

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   32.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
ccf5915b83b544fce98b22fd8335f33b  /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/moh18/gpgpu-sim_UVM_pcie4.0/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_riBAF4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VR9FHW"
Running: cat _ptx_VR9FHW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bM9MJO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bM9MJO --output-file  /dev/null 2> _ptx_VR9FHWinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VR9FHW _ptx2_bM9MJO _ptx_VR9FHWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 46994
gpu_sim_insn = 1245376
gpu_ipc =      26.5007
gpu_tot_sim_cycle = 270412
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       4.6055
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2759
partiton_reqs_in_parallel = 1033868
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8233
partiton_reqs_in_parallel_util = 1033868
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 46994
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.4776 GB/Sec
L2_BW_total  =       0.7781 GB/Sec
gpu_total_sim_rate=7282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16034	W0_Idle:75642	W0_Scoreboard:318557	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 18321 
averagemflatency = 4189 
max_icnt2mem_latency = 18086 
max_icnt2sh_latency = 270411 
mrq_lat_table:157 	28 	51 	98 	54 	124 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	242 	530 	1289 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	101 	23 	23 	0 	5 	0 	0 	0 	512 	261 	1289 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	519 	1035 	555 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	4 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	2 	3 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2866      2869      6298      6303         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      2866      2868      6300      6300         0         0         0     32865      7599     27712         0         0         0         0 
dram[2]:         0         0      2866      2869      6299     30678     32857         0     29235         0         0         0         0         0         0         0 
dram[3]:         0         0      2866      2869      6299      6300         0     29426     32863         0         0         0     42861         0         0         0 
dram[4]:         0         0      2866      2867      6298      6301     29427         0         0         0         0     24303         0         0       228       789 
dram[5]:         0         0      2866      2866      6299      6304     32860         0     27728         0         0         0     42863         0      7862      3124 
dram[6]:         0         0      2866      2866      6298      6301         0         0         0     25159     26015     28481         0         0         0     42864 
dram[7]:         0         0      2866      2866      6299      6304         0         0     18856         0         0         0         0         0         0         0 
dram[8]:         0         0     34112      2868      6298      6301         0         0         0         0     26871         0         0         0         0         0 
dram[9]:         0         0      2866      2869      6299      6304         0         0     23590         0         0         0         0         0         0         0 
dram[10]:         0         0      2866      2868      6298      6301     32859         0         0         0     27710         0         0         0         0     46981 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       11530     11581     19727     19923    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none       13234     13295     19778     19978    none      none      none        4184      6405      2043    none      none      none      none  
dram[2]:     none      none       13267     13322     19794     18345      2468    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none       12728     12775     19778     19879    none        2064      3327    none      none      none        6723    none      none      none  
dram[4]:     none      none       12676     12751     19793     19928      2893    none      none      none      none         352    none      none           0         0
dram[5]:     none      none       12680     12752     19810     19925      2898    none         352    none      none      none        7478    none           0         0
dram[6]:     none      none       12685     12755     20303     20461    none      none      none         352       352       250    none      none      none        7907
dram[7]:     none      none       12681     12742     19601     19754    none      none        5811    none      none      none      none      none      none      none  
dram[8]:     none      none       11364     12729     19602     19745    none      none      none      none         352    none      none      none      none      none  
dram[9]:     none      none       12671     12734     19638     19758    none      none        5631    none      none      none      none      none      none      none  
dram[10]:     none      none       12668     12721     19620     19749      1715    none      none      none        1186    none      none      none      none        9160
maximum mf latency per bank:
dram[0]:        252         0      5453      5458      5486      5540         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0      5468      5489      5490      5550         0         0         0      8369      4999      4086         0         0         0         0
dram[2]:          0         0      5482      5488      5512     12503      4937         0       250         0         0         0         0         0         0         0
dram[3]:          0         0      5465      5474      5542      5558         0      4184      6655         0         0         0     13447         0         0         0
dram[4]:          0         0      5465      5479      5522      5571      5787         0         0         0         0       352         0         0         0         0
dram[5]:          0         0      5460      5473      5527      5576      5796         0       352         0         0         0     14957         0         0         0
dram[6]:          0         0      5465      5471      5493      5549         0         0         0       352       352       250         0         0         0     15814
dram[7]:          0         0      5459      5470      5493      5532         0         0      5811         0         0         0         0         0         0         0
dram[8]:          0         0     10789      5468      5488      5543         0         0         0         0       352         0         0         0         0         0
dram[9]:          0         0      5455      5467      5503      5537         0         0      4721         0         0         0         0         0         0         0
dram[10]:          0         0      5456      5464      5487      5527      3431         0         0         0      2372         0         0         0         0     18321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87067 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.004309
n_activity=440 dram_eff=0.8545
bk0: 4a 87242i bk1: 0a 87261i bk2: 32a 87186i bk3: 32a 87137i bk4: 60a 87113i bk5: 60a 86998i bk6: 0a 87258i bk7: 0a 87258i bk8: 0a 87259i bk9: 0a 87259i bk10: 0a 87260i bk11: 0a 87260i bk12: 0a 87260i bk13: 0a 87260i bk14: 0a 87260i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0235159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87049 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.00463
n_activity=572 dram_eff=0.7063
bk0: 0a 87261i bk1: 0a 87262i bk2: 32a 87186i bk3: 32a 87130i bk4: 60a 87089i bk5: 60a 86978i bk6: 0a 87260i bk7: 0a 87261i bk8: 0a 87261i bk9: 4a 87235i bk10: 8a 87208i bk11: 4a 87232i bk12: 0a 87258i bk13: 0a 87258i bk14: 0a 87259i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0267362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87054 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.004538
n_activity=532 dram_eff=0.7444
bk0: 0a 87261i bk1: 0a 87262i bk2: 32a 87186i bk3: 32a 87131i bk4: 60a 87093i bk5: 64a 86944i bk6: 4a 87233i bk7: 0a 87258i bk8: 4a 87238i bk9: 0a 87257i bk10: 0a 87258i bk11: 0a 87260i bk12: 0a 87260i bk13: 0a 87260i bk14: 0a 87260i bk15: 0a 87261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0251433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87041 n_act=7 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.004859
n_activity=541 dram_eff=0.7837
bk0: 0a 87261i bk1: 0a 87262i bk2: 36a 87178i bk3: 36a 87122i bk4: 60a 87091i bk5: 60a 86978i bk6: 0a 87259i bk7: 8a 87209i bk8: 4a 87225i bk9: 0a 87257i bk10: 0a 87259i bk11: 0a 87260i bk12: 4a 87235i bk13: 0a 87259i bk14: 0a 87260i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0225762
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87043 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.00479
n_activity=576 dram_eff=0.7257
bk0: 0a 87259i bk1: 0a 87263i bk2: 36a 87179i bk3: 36a 87116i bk4: 60a 87093i bk5: 60a 86981i bk6: 4a 87233i bk7: 0a 87259i bk8: 0a 87259i bk9: 0a 87259i bk10: 0a 87260i bk11: 4a 87240i bk12: 0a 87258i bk13: 0a 87260i bk14: 4a 87240i bk15: 4a 87239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0236305
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87037 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.004905
n_activity=616 dram_eff=0.6948
bk0: 0a 87257i bk1: 0a 87260i bk2: 36a 87179i bk3: 36a 87115i bk4: 60a 87097i bk5: 60a 86987i bk6: 4a 87234i bk7: 0a 87258i bk8: 4a 87241i bk9: 0a 87260i bk10: 0a 87261i bk11: 0a 87261i bk12: 4a 87235i bk13: 0a 87259i bk14: 4a 87239i bk15: 4a 87238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0261746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87051 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.004607
n_activity=560 dram_eff=0.7179
bk0: 0a 87260i bk1: 0a 87261i bk2: 36a 87177i bk3: 36a 87122i bk4: 56a 87096i bk5: 56a 86997i bk6: 0a 87259i bk7: 0a 87260i bk8: 0a 87260i bk9: 4a 87240i bk10: 4a 87240i bk11: 4a 87240i bk12: 0a 87259i bk13: 0a 87260i bk14: 0a 87260i bk15: 4a 87235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0232409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87067 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.004309
n_activity=440 dram_eff=0.8545
bk0: 0a 87261i bk1: 0a 87262i bk2: 36a 87178i bk3: 36a 87115i bk4: 56a 87100i bk5: 56a 87002i bk6: 0a 87259i bk7: 0a 87259i bk8: 4a 87240i bk9: 0a 87258i bk10: 0a 87259i bk11: 0a 87259i bk12: 0a 87259i bk13: 0a 87259i bk14: 0a 87260i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0209947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87060 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.004424
n_activity=492 dram_eff=0.7846
bk0: 0a 87261i bk1: 0a 87263i bk2: 40a 87141i bk3: 36a 87125i bk4: 56a 87104i bk5: 56a 86996i bk6: 0a 87258i bk7: 0a 87259i bk8: 0a 87259i bk9: 0a 87259i bk10: 4a 87241i bk11: 0a 87259i bk12: 0a 87260i bk13: 0a 87260i bk14: 0a 87260i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0193216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87067 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.004309
n_activity=440 dram_eff=0.8545
bk0: 0a 87261i bk1: 0a 87262i bk2: 36a 87178i bk3: 36a 87121i bk4: 56a 87109i bk5: 56a 87001i bk6: 0a 87259i bk7: 0a 87259i bk8: 4a 87240i bk9: 0a 87258i bk10: 0a 87259i bk11: 0a 87259i bk12: 0a 87259i bk13: 0a 87259i bk14: 0a 87260i bk15: 0a 87260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0206853
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc02d3280, atomic=0 1 entries : 0x7fda32c40f20 :  mf: uid= 50823, sid01:w00, part=10, addr=0xc02d32a0, load , size=32, unknown  status = IN_PARTITION_DRAM (270411), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87260 n_nop=87055 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.004538
n_activity=504 dram_eff=0.7857
bk0: 0a 87259i bk1: 0a 87262i bk2: 36a 87178i bk3: 36a 87126i bk4: 56a 87098i bk5: 56a 86997i bk6: 4a 87233i bk7: 0a 87259i bk8: 0a 87259i bk9: 0a 87260i bk10: 4a 87235i bk11: 0a 87259i bk12: 0a 87259i bk13: 0a 87260i bk14: 0a 87260i bk15: 3a 87235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.020204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.295
	minimum = 6
	maximum = 110
Network latency average = 19.9257
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.3372
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000944822
	minimum = 0.000723512 (at node 0)
	maximum = 0.0013619 (at node 1)
Accepted packet rate average = 0.000944822
	minimum = 0.000723512 (at node 0)
	maximum = 0.0013619 (at node 1)
Injected flit rate average = 0.00147745
	minimum = 0.000723512 (at node 0)
	maximum = 0.00355372 (at node 37)
Accepted flit rate average= 0.00147745
	minimum = 0.000978869 (at node 29)
	maximum = 0.00268125 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.295 (1 samples)
	minimum = 6 (1 samples)
	maximum = 110 (1 samples)
Network latency average = 19.9257 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.3372 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000944822 (1 samples)
	minimum = 0.000723512 (1 samples)
	maximum = 0.0013619 (1 samples)
Accepted packet rate average = 0.000944822 (1 samples)
	minimum = 0.000723512 (1 samples)
	maximum = 0.0013619 (1 samples)
Injected flit rate average = 0.00147745 (1 samples)
	minimum = 0.000723512 (1 samples)
	maximum = 0.00355372 (1 samples)
Accepted flit rate average = 0.00147745 (1 samples)
	minimum = 0.000978869 (1 samples)
	maximum = 0.00268125 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 7282 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1989
gpu_sim_insn = 1114192
gpu_ipc =     560.1770
gpu_tot_sim_cycle = 494551
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.7711
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8101
partiton_reqs_in_parallel = 43580
partiton_reqs_in_parallel_total    = 1033868
partiton_level_parallism =      21.9105
partiton_level_parallism_total  =       2.1786
partiton_reqs_in_parallel_util = 43580
partiton_reqs_in_parallel_util_total    = 1033868
gpu_sim_cycle_parition_util = 1989
gpu_tot_sim_cycle_parition_util    = 46994
partiton_level_parallism_util =      21.9105
partiton_level_parallism_util_total  =      21.9964
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     101.7892 GB/Sec
L2_BW_total  =       0.8349 GB/Sec
gpu_total_sim_rate=11623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20446	W0_Idle:99482	W0_Scoreboard:346973	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 18321 
averagemflatency = 2447 
max_icnt2mem_latency = 18086 
max_icnt2sh_latency = 494550 
mrq_lat_table:374 	57 	103 	133 	78 	219 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	269 	1858 	20 	242 	530 	1289 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	465 	146 	77 	0 	1585 	15 	0 	0 	512 	261 	1289 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	862 	1493 	1689 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	2 	3 	5 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      2866      2869      6298      6303      1007      1007      1023      1025         0         0         0         0         0         0 
dram[1]:         0         0      2866      2868      6300      6300       970       973      1033     32865      7599     27712         0         0         0         0 
dram[2]:         0         0      2866      2869      6299     30678     32857       981     29235       993         0         0         0         0         0         0 
dram[3]:         0         0      2866      2869      6299      6300       981     29426     32863      1000         0         0     42861         0         0         0 
dram[4]:         0         0      2866      2867      6298      6301     29427       973       976       980         0     24303         0         0       228       789 
dram[5]:         0         0      2866      2866      6299      6304     32860       982     27728      1037         0         0     42863         0      7862      3124 
dram[6]:         0         0      2866      2866      6298      6301       994       998      1035     25159     26015     28481         0         0       292     42864 
dram[7]:         0         0      2866      2866      6299      6304       987       991     18856      1049         0         0         0         0         0         0 
dram[8]:         0         0     34112      2868      6298      6301       973       976      1035      1039     26871         0      1585         0         0         0 
dram[9]:         0         0      2866      2869      6299      6304       981       973     23590      1038         0         0         0         0         0         0 
dram[10]:         0         0      2866      2868      6298      6301     32859       988      1036      1038     27710         0         0         0         0     46981 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       11530     11610     18614     18777      1412      1672      1423      1430    none      none      none      none      none      none  
dram[1]:     none      none       13263     13295     18626     18805      1351      1538      1422      2406      6405      2043    none      none      none      none  
dram[2]:     none      none       13267     13322     18664     17401      1540      1483      1205      1468    none      none      none      none      none      none  
dram[3]:     none      none       12728     12775     18635     18712      1388      1724      1984      1322    none      none        6723    none      none      none  
dram[4]:     none      none       12676     12751     18649     18763      1614      1454      1280      1313    none         584    none      none           0         0
dram[5]:     none      none       12680     12752     18656     18757      1625      1427      1355      1462    none      none        7478    none           0         0
dram[6]:     none      none       12685     12755     17928     18051      1385      1583      1418      1301       584       482    none      none           0      5271
dram[7]:     none      none       12707     12742     17312     17436      1319      1474      2132      1478    none      none      none      none      none      none  
dram[8]:     none      none       11364     12729     17322     17444      1382      1418      1538      1484       585    none         242    none      none      none  
dram[9]:     none      none       12671     12734     17362     17483      1351      1454      2123      1343    none      none      none      none      none      none  
dram[10]:     none      none       12694     12721     17352     17459      1478      1528      1372      1393      1186    none      none      none      none        9160
maximum mf latency per bank:
dram[0]:        252         0      5453      5458      5486      5540       441       493       490       527         0         0         0         0         0         0
dram[1]:          0         0      5468      5489      5490      5550       418       482       473      8369      4999      4086         0         0         0         0
dram[2]:          0         0      5482      5488      5512     12503      4937       458       461       543         0         0         0         0         0         0
dram[3]:          0         0      5465      5474      5542      5558       446      4184      6655       484         0         0     13447         0         0         0
dram[4]:          0         0      5465      5479      5522      5571      5787       481       440       433         0       352         0         0         0         0
dram[5]:          0         0      5460      5473      5527      5576      5796       455       511       520         0         0     14957         0         0         0
dram[6]:          0         0      5465      5471      5493      5549       415       461       478       516       352       250         0         0         0     15814
dram[7]:          0         0      5459      5470      5493      5532       401       452      5811       511         0         0         0         0         0         0
dram[8]:          0         0     10789      5468      5488      5543       467       472       516       520       352         0       245         0         0         0
dram[9]:          0         0      5455      5467      5503      5537       434       471      4721       498         0         0         0         0         0         0
dram[10]:          0         0      5456      5464      5487      5527      3431       470       484       509      2372         0         0         0         0     18321
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90571 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.00818
n_activity=840 dram_eff=0.8857
bk0: 4a 90934i bk1: 0a 90953i bk2: 32a 90878i bk3: 32a 90829i bk4: 64a 90746i bk5: 64a 90684i bk6: 64a 90798i bk7: 64a 90635i bk8: 24a 90636i bk9: 24a 90606i bk10: 0a 90950i bk11: 0a 90952i bk12: 0a 90952i bk13: 0a 90952i bk14: 0a 90952i bk15: 0a 90952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0565573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90558 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.0084
n_activity=1009 dram_eff=0.7572
bk0: 0a 90952i bk1: 0a 90955i bk2: 32a 90880i bk3: 32a 90824i bk4: 64a 90775i bk5: 64a 90664i bk6: 64a 90801i bk7: 64a 90670i bk8: 24a 90696i bk9: 24a 90662i bk10: 8a 90898i bk11: 4a 90922i bk12: 0a 90949i bk13: 0a 90949i bk14: 0a 90950i bk15: 0a 90951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0496855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90562 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.008312
n_activity=965 dram_eff=0.7834
bk0: 0a 90953i bk1: 0a 90954i bk2: 32a 90879i bk3: 32a 90824i bk4: 64a 90732i bk5: 68a 90586i bk6: 64a 90774i bk7: 64a 90681i bk8: 28a 90650i bk9: 24a 90637i bk10: 0a 90949i bk11: 0a 90952i bk12: 0a 90952i bk13: 0a 90952i bk14: 0a 90952i bk15: 0a 90953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0413295
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90559 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.008444
n_activity=928 dram_eff=0.8276
bk0: 0a 90954i bk1: 0a 90955i bk2: 36a 90871i bk3: 36a 90815i bk4: 64a 90733i bk5: 64a 90664i bk6: 64a 90777i bk7: 64a 90621i bk8: 24a 90661i bk9: 24a 90659i bk10: 0a 90949i bk11: 0a 90950i bk12: 4a 90926i bk13: 0a 90950i bk14: 0a 90951i bk15: 0a 90953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0371295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90552 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.008554
n_activity=988 dram_eff=0.7874
bk0: 0a 90951i bk1: 0a 90955i bk2: 36a 90871i bk3: 36a 90808i bk4: 64a 90777i bk5: 64a 90663i bk6: 64a 90753i bk7: 64a 90663i bk8: 24a 90732i bk9: 24a 90675i bk10: 0a 90952i bk11: 4a 90932i bk12: 0a 90950i bk13: 0a 90952i bk14: 4a 90932i bk15: 4a 90931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0355572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90547 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.008664
n_activity=1032 dram_eff=0.7636
bk0: 0a 90949i bk1: 0a 90953i bk2: 36a 90872i bk3: 36a 90808i bk4: 64a 90778i bk5: 64a 90668i bk6: 64a 90786i bk7: 64a 90669i bk8: 28a 90617i bk9: 24a 90707i bk10: 0a 90951i bk11: 0a 90951i bk12: 4a 90925i bk13: 0a 90949i bk14: 4a 90930i bk15: 4a 90930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.040175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90537 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.008818
n_activity=1044 dram_eff=0.7682
bk0: 0a 90950i bk1: 0a 90951i bk2: 36a 90871i bk3: 36a 90816i bk4: 64a 90775i bk5: 64a 90677i bk6: 64a 90774i bk7: 64a 90644i bk8: 24a 90667i bk9: 28a 90639i bk10: 4a 90930i bk11: 4a 90930i bk12: 0a 90950i bk13: 0a 90951i bk14: 4a 90934i bk15: 8a 90834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0526212
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90564 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.008356
n_activity=876 dram_eff=0.8676
bk0: 0a 90953i bk1: 0a 90954i bk2: 36a 90870i bk3: 36a 90807i bk4: 64a 90779i bk5: 64a 90679i bk6: 64a 90792i bk7: 64a 90644i bk8: 28a 90685i bk9: 24a 90683i bk10: 0a 90950i bk11: 0a 90950i bk12: 0a 90950i bk13: 0a 90950i bk14: 0a 90952i bk15: 0a 90952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0430667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90545 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.008686
n_activity=1001 dram_eff=0.7892
bk0: 0a 90952i bk1: 0a 90954i bk2: 40a 90832i bk3: 36a 90816i bk4: 64a 90780i bk5: 64a 90665i bk6: 64a 90762i bk7: 64a 90651i bk8: 24a 90715i bk9: 24a 90700i bk10: 4a 90932i bk11: 0a 90951i bk12: 4a 90908i bk13: 0a 90951i bk14: 0a 90951i bk15: 0a 90951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0335672
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90570 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.00818
n_activity=859 dram_eff=0.8661
bk0: 0a 90953i bk1: 0a 90954i bk2: 36a 90870i bk3: 36a 90813i bk4: 64a 90788i bk5: 64a 90679i bk6: 64a 90764i bk7: 64a 90636i bk8: 24a 90699i bk9: 20a 90701i bk10: 0a 90948i bk11: 0a 90950i bk12: 0a 90950i bk13: 0a 90950i bk14: 0a 90951i bk15: 0a 90951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0358541
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90952 n_nop=90563 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.008334
n_activity=913 dram_eff=0.8302
bk0: 0a 90951i bk1: 0a 90954i bk2: 36a 90872i bk3: 36a 90820i bk4: 64a 90752i bk5: 64a 90652i bk6: 64a 90771i bk7: 64a 90644i bk8: 20a 90702i bk9: 20a 90685i bk10: 4a 90924i bk11: 0a 90948i bk12: 0a 90949i bk13: 0a 90950i bk14: 0a 90951i bk15: 4a 90925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0341499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3162
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.6154
	minimum = 6
	maximum = 101
Network latency average = 15.9803
	minimum = 6
	maximum = 61
Slowest packet = 4441
Flit latency average = 16.6244
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0214889
	minimum = 0.0165996 (at node 0)
	maximum = 0.0316901 (at node 41)
Accepted packet rate average = 0.0214889
	minimum = 0.0165996 (at node 0)
	maximum = 0.0316901 (at node 41)
Injected flit rate average = 0.0330785
	minimum = 0.0165996 (at node 0)
	maximum = 0.084004 (at node 41)
Accepted flit rate average= 0.0330785
	minimum = 0.0231388 (at node 33)
	maximum = 0.0518109 (at node 2)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4552 (2 samples)
	minimum = 6 (2 samples)
	maximum = 105.5 (2 samples)
Network latency average = 17.953 (2 samples)
	minimum = 6 (2 samples)
	maximum = 61 (2 samples)
Flit latency average = 16.9808 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0112169 (2 samples)
	minimum = 0.00866155 (2 samples)
	maximum = 0.016526 (2 samples)
Accepted packet rate average = 0.0112169 (2 samples)
	minimum = 0.00866155 (2 samples)
	maximum = 0.016526 (2 samples)
Injected flit rate average = 0.017278 (2 samples)
	minimum = 0.00866155 (2 samples)
	maximum = 0.0437789 (2 samples)
Accepted flit rate average = 0.017278 (2 samples)
	minimum = 0.0120589 (2 samples)
	maximum = 0.0272461 (2 samples)
Injected packet size average = 1.54035 (2 samples)
Accepted packet size average = 1.54035 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 11623 (inst/sec)
gpgpu_simulation_rate = 2436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 129332
gpu_sim_insn = 1246472
gpu_ipc =       9.6378
gpu_tot_sim_cycle = 848569
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       4.2496
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8101
partiton_reqs_in_parallel = 2845304
partiton_reqs_in_parallel_total    = 1077448
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6228
partiton_reqs_in_parallel_util = 2845304
partiton_reqs_in_parallel_util_total    = 1077448
gpu_sim_cycle_parition_util = 129332
gpu_tot_sim_cycle_parition_util    = 48983
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.7816 GB/Sec
L2_BW_total  =       0.7581 GB/Sec
gpu_total_sim_rate=9152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0824
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 264, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26433	W0_Idle:728553	W0_Scoreboard:979342	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 1614 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 848568 
mrq_lat_table:490 	65 	112 	156 	78 	219 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2594 	1941 	20 	242 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1754 	153 	77 	0 	2704 	15 	0 	0 	513 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3093 	1582 	1689 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	15 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      2866     46219     55186     60977      1007      1007      1023      1025         0     51259         0         0     64685         0 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1033     32865      7599     27712         0         0         0         0 
dram[2]:     54228         0    121837      2869      6299     30678     32857     34175     82937       993     36147     40107         0         0         0         0 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1000     37886     40907     42861     43923      2800         0 
dram[4]:         0         0      2866     61219      6298      8439     29427       973     64145       980     80412     24303     94562         0       228       789 
dram[5]:         0         0      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863         0      7862      3124 
dram[6]:         0         0     41913      2866      6298      6301       994       998      1035     99019     26015     34857         0         0       292     55885 
dram[7]:    128155         0     34684      2866      6299      6304       987     15149     18856      1049     55319     68980         0         0         0    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973       976      1035     64528     26871     37030     48487         0    126523    126334 
dram[9]:         0     51779    123874    122684      6299      6304       981       973     23590      1038    126220     54463    122863     82898         0         0 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      1036      1038     38193    124926         0         0         0     46981 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       12366     10047     20937     17302      1464      1702      1423      1430    none         352    none      none         900    none  
dram[1]:        170       170     14072     15849     19283     19461      1359      1561      1422      1962      3375      1775    none      none      none      none  
dram[2]:        170    none       11251     14028     19357     18018      1553      3340       950      1326       250       169    none      none      none      none  
dram[3]:        170       170     11051     11063     17173     19369      1410      1724      1660      1065       464     17865      7424       144      3952    none  
dram[4]:     none      none       13452      9404     19331     19164      1629      1483      4412      1088       233       584       170    none           0         0
dram[5]:     none      none       13502     13526     19325     19407      1633      1427      1130      1169       352       349      7724    none           0         0
dram[6]:     none      none       11054     13485     18559     18664      1385      1583      1283      1116       434       276    none      none           0      3408
dram[7]:        170    none       11055     13452     17948     18060      1342      2407      1938      1316       352       235    none      none      none       91940
dram[8]:        170      7141     12052     11016     17939     18054      1382      1418      1367      1185       585       352       227    none         380       119
dram[9]:     none         170     11043     11069     17973     18100      1360      1483      2090      1343       250       313     92066       186    none      none  
dram[10]:      32229     40459     12823     13476     17962     18049      1486      1536      1321      1218       989       170    none      none      none        9538
maximum mf latency per bank:
dram[0]:        252         0      5453      8226     46433      5540       441       493       490       527         0       352         0         0       250         0
dram[1]:        341       341      5468     61259      5490      5550       418       482       473      8369      4999      4086         0         0         0         0
dram[2]:        341         0      5482      5488      5512     12503      4937     32052       461       543       359       341         0         0         0         0
dram[3]:        341       341      5465      5474      5542      5558       446      4184      6655       484       352     34591     13447       341      2259         0
dram[4]:          0         0      5465      5479      5522     14145      5787       481     30513       433       358       352       341         0         0         0
dram[5]:          0         0      5460      5473      5527      5576      5796       455       511       520       352       352     14957         0         0         0
dram[6]:          0         0      5465      5471      5493      5549       415       461       478       516       352       347         0         0         0     15814
dram[7]:        341         0      5459      5470      5493      5532       401     15401      5811       511       352       346         0         0         0     91420
dram[8]:        341      5448     10789      5468      5488      5543       467       472       516       520       352       352       347         0       250       239
dram[9]:          0       341      5455      5467      5503      5537       434       471      4721       498       250       346     91286       341         0         0
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       484       509      2372       341         0         0         0     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330684 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.002404
n_activity=1128 dram_eff=0.7057
bk0: 4a 331083i bk1: 0a 331102i bk2: 32a 331028i bk3: 40a 330910i bk4: 68a 330862i bk5: 68a 330793i bk6: 64a 330946i bk7: 64a 330783i bk8: 24a 330785i bk9: 24a 330755i bk10: 0a 331099i bk11: 4a 331082i bk12: 0a 331101i bk13: 0a 331102i bk14: 4a 331082i bk15: 0a 331100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0156448
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330660 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.002543
n_activity=1317 dram_eff=0.6393
bk0: 4a 331077i bk1: 4a 331078i bk2: 32a 331028i bk3: 40a 330903i bk4: 64a 330921i bk5: 64a 330811i bk6: 64a 330949i bk7: 64a 330819i bk8: 24a 330846i bk9: 32a 330798i bk10: 16a 331034i bk11: 8a 331040i bk12: 0a 331097i bk13: 0a 331099i bk14: 0a 331100i bk15: 0a 331101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.013739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330639 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.00264
n_activity=1457 dram_eff=0.5999
bk0: 4a 331077i bk1: 0a 331102i bk2: 36a 330990i bk3: 32a 330973i bk4: 64a 330882i bk5: 68a 330738i bk6: 64a 330926i bk7: 68a 330801i bk8: 36a 330731i bk9: 28a 330779i bk10: 20a 331009i bk11: 8a 331053i bk12: 0a 331095i bk13: 0a 331098i bk14: 0a 331101i bk15: 0a 331103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0115191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02eac00, atomic=0 1 entries : 0x7fda242cf2d0 :  mf: uid=133373, sid25:w08, part=3, addr=0xc02eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (848568), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330625 n_act=19 n_pre=4 n_req=122 n_rd=442 n_write=11 bw_util=0.002736
n_activity=1477 dram_eff=0.6134
bk0: 4a 331078i bk1: 4a 331077i bk2: 38a 330985i bk3: 40a 330924i bk4: 68a 330843i bk5: 64a 330810i bk6: 64a 330927i bk7: 64a 330771i bk8: 32a 330797i bk9: 32a 330795i bk10: 8a 331074i bk11: 8a 331049i bk12: 4a 331074i bk13: 8a 331055i bk14: 4a 331080i bk15: 0a 331101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0104168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330644 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.002622
n_activity=1393 dram_eff=0.6231
bk0: 0a 331100i bk1: 0a 331104i bk2: 36a 331020i bk3: 44a 330903i bk4: 64a 330927i bk5: 68a 330781i bk6: 64a 330902i bk7: 64a 330813i bk8: 32a 330813i bk9: 32a 330809i bk10: 8a 331043i bk11: 4a 331079i bk12: 4a 331072i bk13: 0a 331100i bk14: 4a 331080i bk15: 4a 331080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00991238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330667 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.002531
n_activity=1218 dram_eff=0.688
bk0: 0a 331098i bk1: 0a 331102i bk2: 36a 331021i bk3: 36a 330957i bk4: 64a 330927i bk5: 64a 330817i bk6: 64a 330936i bk7: 64a 330819i bk8: 36a 330754i bk9: 28a 330821i bk10: 4a 331081i bk11: 8a 331072i bk12: 4a 331072i bk13: 0a 331096i bk14: 4a 331077i bk15: 4a 331078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110903
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330646 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.002616
n_activity=1306 dram_eff=0.6631
bk0: 0a 331098i bk1: 0a 331099i bk2: 40a 330982i bk3: 36a 330963i bk4: 64a 330922i bk5: 64a 330824i bk6: 64a 330924i bk7: 64a 330794i bk8: 28a 330810i bk9: 32a 330752i bk10: 12a 331066i bk11: 8a 331042i bk12: 0a 331098i bk13: 0a 331100i bk14: 4a 331084i bk15: 12a 330946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0146723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330660 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.002555
n_activity=1246 dram_eff=0.679
bk0: 4a 331076i bk1: 0a 331102i bk2: 40a 330981i bk3: 36a 330955i bk4: 64a 330927i bk5: 64a 330829i bk6: 64a 330942i bk7: 68a 330762i bk8: 32a 330826i bk9: 28a 330825i bk10: 4a 331080i bk11: 12a 331035i bk12: 0a 331098i bk13: 0a 331099i bk14: 0a 331101i bk15: 4a 331082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0119208
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330642 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.002634
n_activity=1375 dram_eff=0.6342
bk0: 4a 331073i bk1: 4a 331079i bk2: 40a 330976i bk3: 40a 330924i bk4: 64a 330927i bk5: 64a 330815i bk6: 64a 330913i bk7: 64a 330802i bk8: 28a 330859i bk9: 28a 330813i bk10: 4a 331083i bk11: 4a 331082i bk12: 8a 331021i bk13: 0a 331101i bk14: 4a 331081i bk15: 4a 331073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00942311
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330655 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.002567
n_activity=1298 dram_eff=0.6549
bk0: 0a 331102i bk1: 4a 331077i bk2: 40a 330980i bk3: 40a 330921i bk4: 64a 330933i bk5: 64a 330826i bk6: 64a 330913i bk7: 64a 330787i bk8: 28a 330843i bk9: 20a 330852i bk10: 4a 331081i bk11: 12a 331068i bk12: 4a 331081i bk13: 12a 331024i bk14: 0a 331097i bk15: 0a 331098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00999393
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=331101 n_nop=330649 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.002603
n_activity=1326 dram_eff=0.6501
bk0: 4a 331079i bk1: 4a 331081i bk2: 44a 330974i bk3: 36a 330966i bk4: 64a 330899i bk5: 64a 330801i bk6: 64a 330920i bk7: 64a 330794i bk8: 24a 330845i bk9: 24a 330828i bk10: 12a 331035i bk11: 4a 331073i bk12: 0a 331098i bk13: 0a 331100i bk14: 0a 331101i bk15: 16a 330990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00950767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3162
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.45105
	minimum = 6
	maximum = 26
Network latency average = 7.43274
	minimum = 6
	maximum = 21
Slowest packet = 9596
Flit latency average = 7.03295
	minimum = 6
	maximum = 20
Slowest flit = 14588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000375935
	minimum = 0.000247427 (at node 2)
	maximum = 0.000541247 (at node 20)
Accepted packet rate average = 0.000375935
	minimum = 0.000247427 (at node 2)
	maximum = 0.000541247 (at node 20)
Injected flit rate average = 0.000565526
	minimum = 0.000247427 (at node 2)
	maximum = 0.00103997 (at node 48)
Accepted flit rate average= 0.000565526
	minimum = 0.000386605 (at node 30)
	maximum = 0.0010129 (at node 20)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1205 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79 (3 samples)
Network latency average = 14.4463 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.6667 (3 samples)
Flit latency average = 13.6648 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00760323 (3 samples)
	minimum = 0.00585685 (3 samples)
	maximum = 0.0111978 (3 samples)
Accepted packet rate average = 0.00760323 (3 samples)
	minimum = 0.00585685 (3 samples)
	maximum = 0.0111978 (3 samples)
Injected flit rate average = 0.0117072 (3 samples)
	minimum = 0.00585685 (3 samples)
	maximum = 0.0295326 (3 samples)
Accepted flit rate average = 0.0117072 (3 samples)
	minimum = 0.0081681 (3 samples)
	maximum = 0.0185017 (3 samples)
Injected packet size average = 1.53976 (3 samples)
Accepted packet size average = 1.53976 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 34 sec (394 sec)
gpgpu_simulation_rate = 9152 (inst/sec)
gpgpu_simulation_rate = 2153 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1295
gpu_sim_insn = 1114592
gpu_ipc =     860.6888
gpu_tot_sim_cycle = 1072014
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.4035
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8198
partiton_reqs_in_parallel = 28490
partiton_reqs_in_parallel_total    = 3922752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6858
partiton_reqs_in_parallel_util = 28490
partiton_reqs_in_parallel_util_total    = 3922752
gpu_sim_cycle_parition_util = 1295
gpu_tot_sim_cycle_parition_util    = 178315
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     163.3652 GB/Sec
L2_BW_total  =       0.7974 GB/Sec
gpu_total_sim_rate=11239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 306, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 103, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31035	W0_Idle:736026	W0_Scoreboard:993545	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 1266 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 1072013 
mrq_lat_table:490 	65 	112 	156 	78 	219 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4817 	1950 	20 	242 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2825 	254 	77 	0 	3764 	15 	0 	0 	513 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4548 	2091 	1773 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	15 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         7         0         4         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         2         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         4         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         4 
maximum service time to same row:
dram[0]:         0         0      2866     46219     55186     60977      1007      1007      1023      1025         0     51259         0         0     64685         0 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1033     32865      7599     27712         0         0         0         0 
dram[2]:     54228         0    121837      2869      6299     30678     32857     34175     82937       993     36147     40107         0         0         0         0 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1000     37886     40907     42861     43923      2800         0 
dram[4]:         0         0      2866     61219      6298      8439     29427       973     64145       980     80412     24303     94562         0       228       789 
dram[5]:         0         0      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863         0      7862      3124 
dram[6]:         0         0     41913      2866      6298      6301       994       998      1035     99019     26015     34857         0         0       292     55885 
dram[7]:    128155         0     34684      2866      6299      6304       987     15149     18856      1049     55319     68980         0         0         0    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973       976      1035     64528     26871     37030     48487         0    126523    126334 
dram[9]:         0     51779    123874    122684      6299      6304       981       973     23590      1038    126220     54463    122863     82898         0         0 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      1036      1038     38193    124926         0         0         0     46981 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  3.333333  7.000000  3.500000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/184 = 6.679348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       12366     10047     21031     17343      2178      2382      2303      2276    none         584    none      none         900    none  
dram[1]:        170       170     14101     15849     19344     19544      2097      2285      2199      2510      3491      1853    none      none      none      none  
dram[2]:        170    none       11274     14028     19411     18066      2260      4033      1484      2060       350       169    none      none      none      none  
dram[3]:        170       170     11051     11063     17222     19440      2181      2378      2260      1696       712     17981      7424       144      3952    none  
dram[4]:     none      none       13452      9414     19404     19208      2337      2208      4967      1750       310       584       170    none           0         0
dram[5]:     none      none       13502     13526     19372     19462      2299      2128      1712      1770       482       581      7724    none           0         0
dram[6]:     none      none       11054     13514     18670     18766      2098      2296      1988      1659       666       276    none      none           0      3408
dram[7]:        170    none       11066     13467     18082     18153      2134      3103      2502      1946       584       351    none      none      none       91940
dram[8]:        170      7141     12077     11039     18065     18155      2141      2159      2081      1773       585       584       894    none         380       119
dram[9]:     none         170     11043     11093     18061     18187      2067      2189      2715      2194       482       477     92066       186    none      none  
dram[10]:      32229     40459     12853     13476     18055     18150      2141      2220      2167      1965      1105       170    none      none      none        9538
maximum mf latency per bank:
dram[0]:        252         0      5453      8226     46433      5540       441       493       490       527         0       352         0         0       250         0
dram[1]:        341       341      5468     61259      5490      5550       418       482       473      8369      4999      4086         0         0         0         0
dram[2]:        341         0      5482      5488      5512     12503      4937     32052       461       543       359       341         0         0         0         0
dram[3]:        341       341      5465      5474      5542      5558       446      4184      6655       484       352     34591     13447       341      2259         0
dram[4]:          0         0      5465      5479      5522     14145      5787       481     30513       433       358       352       341         0         0         0
dram[5]:          0         0      5460      5473      5527      5576      5796       455       511       520       352       352     14957         0         0         0
dram[6]:          0         0      5465      5471      5493      5549       415       461       478       516       352       347         0         0         0     15814
dram[7]:        341         0      5459      5470      5493      5532       401     15401      5811       511       352       346         0         0         0     91420
dram[8]:        341      5448     10789      5468      5488      5543       467       472       516       520       352       352       347         0       250       239
dram[9]:          0       341      5455      5467      5503      5537       434       471      4721       498       250       346     91286       341         0         0
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       484       509      2372       341         0         0         0     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333087 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.002387
n_activity=1128 dram_eff=0.7057
bk0: 4a 333486i bk1: 0a 333505i bk2: 32a 333431i bk3: 40a 333313i bk4: 68a 333265i bk5: 68a 333196i bk6: 64a 333349i bk7: 64a 333186i bk8: 24a 333188i bk9: 24a 333158i bk10: 0a 333502i bk11: 4a 333485i bk12: 0a 333504i bk13: 0a 333505i bk14: 4a 333485i bk15: 0a 333503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.015532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333063 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.002525
n_activity=1317 dram_eff=0.6393
bk0: 4a 333480i bk1: 4a 333481i bk2: 32a 333431i bk3: 40a 333306i bk4: 64a 333324i bk5: 64a 333214i bk6: 64a 333352i bk7: 64a 333222i bk8: 24a 333249i bk9: 32a 333201i bk10: 16a 333437i bk11: 8a 333443i bk12: 0a 333500i bk13: 0a 333502i bk14: 0a 333503i bk15: 0a 333504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.01364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333042 n_act=18 n_pre=7 n_req=116 n_rd=428 n_write=9 bw_util=0.002621
n_activity=1457 dram_eff=0.5999
bk0: 4a 333480i bk1: 0a 333505i bk2: 36a 333393i bk3: 32a 333376i bk4: 64a 333285i bk5: 68a 333141i bk6: 64a 333329i bk7: 68a 333204i bk8: 36a 333134i bk9: 28a 333182i bk10: 20a 333412i bk11: 8a 333456i bk12: 0a 333498i bk13: 0a 333501i bk14: 0a 333504i bk15: 0a 333506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0114361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333026 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.002729
n_activity=1495 dram_eff=0.6087
bk0: 4a 333481i bk1: 4a 333480i bk2: 40a 333385i bk3: 40a 333327i bk4: 68a 333246i bk5: 64a 333213i bk6: 64a 333330i bk7: 64a 333174i bk8: 32a 333200i bk9: 32a 333198i bk10: 8a 333477i bk11: 8a 333452i bk12: 4a 333477i bk13: 8a 333458i bk14: 4a 333483i bk15: 0a 333504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0103417
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333047 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.002603
n_activity=1393 dram_eff=0.6231
bk0: 0a 333503i bk1: 0a 333507i bk2: 36a 333423i bk3: 44a 333306i bk4: 64a 333330i bk5: 68a 333184i bk6: 64a 333305i bk7: 64a 333216i bk8: 32a 333216i bk9: 32a 333212i bk10: 8a 333446i bk11: 4a 333482i bk12: 4a 333475i bk13: 0a 333503i bk14: 4a 333483i bk15: 4a 333483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00984096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333070 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.002513
n_activity=1218 dram_eff=0.688
bk0: 0a 333501i bk1: 0a 333505i bk2: 36a 333424i bk3: 36a 333360i bk4: 64a 333330i bk5: 64a 333220i bk6: 64a 333339i bk7: 64a 333222i bk8: 36a 333157i bk9: 28a 333224i bk10: 4a 333484i bk11: 8a 333475i bk12: 4a 333475i bk13: 0a 333499i bk14: 4a 333480i bk15: 4a 333481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0110104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333049 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.002597
n_activity=1306 dram_eff=0.6631
bk0: 0a 333501i bk1: 0a 333502i bk2: 40a 333385i bk3: 36a 333366i bk4: 64a 333325i bk5: 64a 333227i bk6: 64a 333327i bk7: 64a 333197i bk8: 28a 333213i bk9: 32a 333155i bk10: 12a 333469i bk11: 8a 333445i bk12: 0a 333501i bk13: 0a 333503i bk14: 4a 333487i bk15: 12a 333349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0145665
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333063 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.002537
n_activity=1246 dram_eff=0.679
bk0: 4a 333479i bk1: 0a 333505i bk2: 40a 333384i bk3: 36a 333358i bk4: 64a 333330i bk5: 64a 333232i bk6: 64a 333345i bk7: 68a 333165i bk8: 32a 333229i bk9: 28a 333228i bk10: 4a 333483i bk11: 12a 333438i bk12: 0a 333501i bk13: 0a 333502i bk14: 0a 333504i bk15: 4a 333485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0118349
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333045 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.002615
n_activity=1375 dram_eff=0.6342
bk0: 4a 333476i bk1: 4a 333482i bk2: 40a 333379i bk3: 40a 333327i bk4: 64a 333330i bk5: 64a 333218i bk6: 64a 333316i bk7: 64a 333205i bk8: 28a 333262i bk9: 28a 333216i bk10: 4a 333486i bk11: 4a 333485i bk12: 8a 333424i bk13: 0a 333504i bk14: 4a 333484i bk15: 4a 333476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00935521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333058 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.002549
n_activity=1298 dram_eff=0.6549
bk0: 0a 333505i bk1: 4a 333480i bk2: 40a 333383i bk3: 40a 333324i bk4: 64a 333336i bk5: 64a 333229i bk6: 64a 333316i bk7: 64a 333190i bk8: 28a 333246i bk9: 20a 333255i bk10: 4a 333484i bk11: 12a 333471i bk12: 4a 333484i bk13: 12a 333427i bk14: 0a 333500i bk15: 0a 333501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00992192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=333504 n_nop=333052 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.002585
n_activity=1326 dram_eff=0.6501
bk0: 4a 333482i bk1: 4a 333484i bk2: 44a 333377i bk3: 36a 333369i bk4: 64a 333302i bk5: 64a 333204i bk6: 64a 333323i bk7: 64a 333197i bk8: 24a 333248i bk9: 24a 333231i bk10: 12a 333438i bk11: 4a 333476i bk12: 0a 333501i bk13: 0a 333503i bk14: 0a 333504i bk15: 16a 333393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00943917

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3162
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3013
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74149
	minimum = 6
	maximum = 49
Network latency average = 9.24238
	minimum = 6
	maximum = 42
Slowest packet = 13928
Flit latency average = 9.10812
	minimum = 6
	maximum = 41
Slowest flit = 23917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0344977
	minimum = 0.0247295 (at node 16)
	maximum = 0.057187 (at node 44)
Accepted packet rate average = 0.0344977
	minimum = 0.0247295 (at node 16)
	maximum = 0.057187 (at node 44)
Injected flit rate average = 0.0517465
	minimum = 0.0247295 (at node 16)
	maximum = 0.0942813 (at node 44)
Accepted flit rate average= 0.0517465
	minimum = 0.0386399 (at node 29)
	maximum = 0.0772798 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5257 (4 samples)
	minimum = 6 (4 samples)
	maximum = 71.5 (4 samples)
Network latency average = 13.1453 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.25 (4 samples)
Flit latency average = 12.5257 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0143268 (4 samples)
	minimum = 0.010575 (4 samples)
	maximum = 0.0226951 (4 samples)
Accepted packet rate average = 0.0143268 (4 samples)
	minimum = 0.010575 (4 samples)
	maximum = 0.0226951 (4 samples)
Injected flit rate average = 0.021717 (4 samples)
	minimum = 0.010575 (4 samples)
	maximum = 0.0457198 (4 samples)
Accepted flit rate average = 0.021717 (4 samples)
	minimum = 0.015786 (4 samples)
	maximum = 0.0331962 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 0 sec (420 sec)
gpgpu_simulation_rate = 11239 (inst/sec)
gpgpu_simulation_rate = 2552 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11698
gpu_sim_insn = 1253132
gpu_ipc =     107.1236
gpu_tot_sim_cycle = 1308398
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.5657
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8198
partiton_reqs_in_parallel = 257356
partiton_reqs_in_parallel_total    = 3951242
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.2166
partiton_reqs_in_parallel_util = 257356
partiton_reqs_in_parallel_util_total    = 3951242
gpu_sim_cycle_parition_util = 11698
gpu_tot_sim_cycle_parition_util    = 179610
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =      35.4731 GB/Sec
L2_BW_total  =       0.9705 GB/Sec
gpu_total_sim_rate=12291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5497
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108369
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 155, 274, 155, 155, 352, 155, 155, 155, 111, 111, 111, 280, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 282, 126, 111, 111, 111, 111, 111, 297, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37087	W0_Idle:886830	W0_Scoreboard:1198244	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 894 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 1308397 
mrq_lat_table:1193 	71 	124 	254 	87 	219 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8709 	2419 	20 	242 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	6412 	284 	77 	0 	4524 	15 	0 	0 	513 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8190 	2168 	1773 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	16 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         3         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         6         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1376      1264      2866     46219     55186     60977      1007      1007      1866      1025      2718     51259      2268      4629     64685      1724 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1972     32865      7599     27712      3257         0      5946      4514 
dram[2]:     54228       784    121837      4349      6299     30678     32857     34175     82937       993     36147     40107      1590      5520      4534      2393 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      2800      3835 
dram[4]:      2772      2448      3789     61219      6298      8439     29427       973     64145      1430     80412     24303     94562      6051      4213      3427 
dram[5]:      2974      3859      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863      3544      7862      3124 
dram[6]:      2916      4845     41913      2866      6298      6301       994       998      5623     99019     26015     34857      1909      3276      3004     55885 
dram[7]:    128155      2694     34684      2866      6299      6304       987     15149     18856      2775     55319     68980      2060      4394      7171    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      3500     64528     26871     37030     48487      2379    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304       981       973     23590      1513    126220     54463    122863     82898      1658      4538 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      2384      2136     38193    124926      1559         0         0     46981 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  1.625000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2057/446 = 4.612108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1698       514      8155      7743     21523     16984      2279      2446      1727      2151       328       520       409       609       733       419
dram[1]:        614       306      7400     11966     18782     19008      2123      2356      1229      1568      1382       630       198    none         144       202
dram[2]:        610      2573      7988     10663     18870     16865      2251      4180      1160      1647       513       325       997       170       883       190
dram[3]:        383       701      8114      5929     17773     19999      2261      2315      1567      1085       431      6281      1600       389       605       712
dram[4]:        491       169     11467      6504     18851     19744      2286      2257      2623       948       610       657       613       770       136       244
dram[5]:        169       152     12702      6747     16860     20012      2411      2161      1423      1097       414       312      3921       581       115       139
dram[6]:        156       169     11531      8760     19186     17133      2072      2352      1201      1310       462       603       193       213       400      1792
dram[7]:        544       421      6461      7991     18599     16600      2255      3197      1559       948       359       450       496       227       885     30762
dram[8]:        788      1544      7786      6801     18593     18653      2150      2107      1288      1720       633       389       664       169       380       184
dram[9]:        618      1483      7591      7587     15686     18694      2099      2281      2269      1325       444       365     23420      1048      1046       624
dram[10]:       4377     10454     10042      6712     15673     16580      2194      2353      1253       962       751       483       337    none      none        9846
maximum mf latency per bank:
dram[0]:        359       359      5453      8226     46433      5540       441       493       490       527       352       359       352       352       359       352
dram[1]:        363       341      5468     61259      5490      5550       418       482       473      8369      4999      4086       341         0       337       341
dram[2]:        341       356      5482      5488      5512     12503      4937     32052       461       543       359       359       359       341       358       337
dram[3]:        341       359      5465      5474      5542      5558       446      4184      6655       484       370     34591     13447       341      2259       352
dram[4]:        352       342      5465      5479      5522     14145      5787       481     30513       433       358       359       358       250       347       359
dram[5]:        341       342      5460      5473      5527      5576      5796       455       511       520       359       359     14957       358       347       347
dram[6]:        341       341      5465      5471      5493      5549       415       461       478       516       360       359       352       341       358     15814
dram[7]:        341       355      5459      5470      5493      5532       401     15401      5811       511       359       359       356       341       352     91420
dram[8]:        358      5448     10789      5468      5488      5543       467       472       516       520       360       358       347       341       250       338
dram[9]:        352       358      5455      5467      5503      5537       434       471      4721       498       346       347     91286       362       358       362
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       484       509      2372       360       355         0         0     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354538 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.003479
n_activity=2927 dram_eff=0.4223
bk0: 20a 355081i bk1: 16a 355110i bk2: 44a 355081i bk3: 48a 354991i bk4: 68a 354985i bk5: 72a 354886i bk6: 64a 355073i bk7: 64a 354912i bk8: 40a 354838i bk9: 28a 354855i bk10: 28a 355114i bk11: 36a 355073i bk12: 20a 355126i bk13: 20a 355078i bk14: 12a 355130i bk15: 16a 355125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0150919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354502 n_act=39 n_pre=24 n_req=191 n_rd=624 n_write=35 bw_util=0.00371
n_activity=3036 dram_eff=0.4341
bk0: 36a 355001i bk1: 8a 355182i bk2: 48a 355062i bk3: 48a 354958i bk4: 68a 355014i bk5: 68a 354905i bk6: 68a 355043i bk7: 64a 354943i bk8: 44a 354856i bk9: 52a 354849i bk10: 44a 354941i bk11: 44a 354981i bk12: 16a 355132i bk13: 0a 355217i bk14: 8a 355173i bk15: 8a 355178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.013431
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354473 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.0038
n_activity=3341 dram_eff=0.4041
bk0: 8a 355178i bk1: 4a 355198i bk2: 48a 355028i bk3: 40a 355026i bk4: 68a 354973i bk5: 76a 354820i bk6: 68a 355020i bk7: 68a 354929i bk8: 56a 354785i bk9: 40a 354886i bk10: 52a 354936i bk11: 48a 354996i bk12: 28a 355028i bk13: 4a 355186i bk14: 12a 355130i bk15: 24a 355106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354465 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.003868
n_activity=3284 dram_eff=0.4184
bk0: 8a 355181i bk1: 8a 355169i bk2: 52a 355013i bk3: 64a 354906i bk4: 68a 354961i bk5: 64a 354934i bk6: 64a 355055i bk7: 72a 354861i bk8: 52a 354835i bk9: 60a 354768i bk10: 44a 354974i bk11: 24a 355083i bk12: 24a 355072i bk13: 16a 355141i bk14: 24a 355082i bk15: 8a 355159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0102302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354485 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.003767
n_activity=3176 dram_eff=0.4213
bk0: 20a 355112i bk1: 12a 355154i bk2: 40a 355104i bk3: 56a 354959i bk4: 68a 355020i bk5: 68a 354905i bk6: 72a 354992i bk7: 64a 354940i bk8: 64a 354754i bk9: 64a 354744i bk10: 40a 354998i bk11: 32a 355089i bk12: 8a 355161i bk13: 4a 355203i bk14: 12a 355149i bk15: 16a 355116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00972063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354481 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.0038
n_activity=3067 dram_eff=0.4402
bk0: 12a 355160i bk1: 12a 355164i bk2: 40a 355112i bk3: 56a 354953i bk4: 72a 354957i bk5: 64a 354941i bk6: 64a 355065i bk7: 64a 354950i bk8: 52a 354778i bk9: 60a 354789i bk10: 48a 355031i bk11: 48a 354899i bk12: 8a 355164i bk13: 16a 355089i bk14: 8a 355153i bk15: 20a 355106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112492
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354449 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.003947
n_activity=3305 dram_eff=0.4242
bk0: 16a 355131i bk1: 8a 355175i bk2: 40a 355103i bk3: 52a 354991i bk4: 64a 355045i bk5: 68a 354913i bk6: 68a 355021i bk7: 64a 354924i bk8: 48a 354797i bk9: 52a 354753i bk10: 52a 354973i bk11: 36a 355008i bk12: 32a 355053i bk13: 12a 355131i bk14: 28a 355074i bk15: 24a 355000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0142473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354523 n_act=36 n_pre=20 n_req=183 n_rd=616 n_write=29 bw_util=0.003632
n_activity=2867 dram_eff=0.4499
bk0: 16a 355112i bk1: 12a 355143i bk2: 56a 355023i bk3: 52a 354970i bk4: 64a 355047i bk5: 68a 354913i bk6: 64a 355065i bk7: 72a 354879i bk8: 64a 354847i bk9: 56a 354823i bk10: 32a 355099i bk11: 24a 355083i bk12: 12a 355130i bk13: 8a 355177i bk14: 8a 355165i bk15: 8a 355166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354512 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.003671
n_activity=2980 dram_eff=0.4376
bk0: 16a 355124i bk1: 12a 355149i bk2: 56a 354996i bk3: 56a 354963i bk4: 64a 355049i bk5: 64a 354937i bk6: 68a 355004i bk7: 68a 354892i bk8: 48a 354906i bk9: 36a 354902i bk10: 36a 355045i bk11: 36a 355008i bk12: 20a 355084i bk13: 12a 355153i bk14: 4a 355202i bk15: 20a 355126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00922516
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354583 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.003294
n_activity=2482 dram_eff=0.4714
bk0: 8a 355159i bk1: 8a 355162i bk2: 52a 355048i bk3: 52a 354995i bk4: 68a 355008i bk5: 64a 354950i bk6: 68a 355007i bk7: 64a 354913i bk8: 36a 354956i bk9: 36a 354896i bk10: 12a 355191i bk11: 36a 355098i bk12: 12a 355134i bk13: 20a 355074i bk14: 12a 355127i bk15: 16a 355105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00976567
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=355224 n_nop=354515 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.003665
n_activity=2882 dram_eff=0.4518
bk0: 20a 355099i bk1: 12a 355135i bk2: 52a 355063i bk3: 56a 354985i bk4: 72a 354956i bk5: 68a 354889i bk6: 68a 355014i bk7: 64a 354921i bk8: 48a 354862i bk9: 52a 354828i bk10: 28a 355098i bk11: 40a 355051i bk12: 24a 355082i bk13: 0a 355213i bk14: 0a 355219i bk15: 16a 355111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00941096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3176
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11741
	minimum = 6
	maximum = 23
Network latency average = 7.11284
	minimum = 6
	maximum = 23
Slowest packet = 22145
Flit latency average = 6.645
	minimum = 6
	maximum = 22
Slowest flit = 33620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00748536
	minimum = 0.00273563 (at node 18)
	maximum = 0.0129087 (at node 26)
Accepted packet rate average = 0.00748536
	minimum = 0.00273563 (at node 18)
	maximum = 0.0129087 (at node 26)
Injected flit rate average = 0.0112964
	minimum = 0.00273563 (at node 18)
	maximum = 0.0238513 (at node 32)
Accepted flit rate average= 0.0112964
	minimum = 0.00547125 (at node 18)
	maximum = 0.0233383 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4441 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61.8 (5 samples)
Network latency average = 11.9388 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.6 (5 samples)
Flit latency average = 11.3495 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0129585 (5 samples)
	minimum = 0.00900714 (5 samples)
	maximum = 0.0207378 (5 samples)
Accepted packet rate average = 0.0129585 (5 samples)
	minimum = 0.00900714 (5 samples)
	maximum = 0.0207378 (5 samples)
Injected flit rate average = 0.0196329 (5 samples)
	minimum = 0.00900714 (5 samples)
	maximum = 0.0413461 (5 samples)
Accepted flit rate average = 0.0196329 (5 samples)
	minimum = 0.0137231 (5 samples)
	maximum = 0.0312246 (5 samples)
Injected packet size average = 1.51505 (5 samples)
Accepted packet size average = 1.51505 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 6 sec (486 sec)
gpgpu_simulation_rate = 12291 (inst/sec)
gpgpu_simulation_rate = 2692 (cycle/sec)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1403
gpu_sim_insn = 1117092
gpu_ipc =     796.2167
gpu_tot_sim_cycle = 1531951
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.6286
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8216
partiton_reqs_in_parallel = 30866
partiton_reqs_in_parallel_total    = 4208598
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.7674
partiton_reqs_in_parallel_util = 30866
partiton_reqs_in_parallel_util_total    = 4208598
gpu_sim_cycle_parition_util = 1403
gpu_tot_sim_cycle_parition_util    = 191308
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     210.7812 GB/Sec
L2_BW_total  =       1.0219 GB/Sec
gpu_total_sim_rate=13768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5497
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5497
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
191, 176, 190, 176, 175, 176, 175, 176, 191, 295, 176, 176, 373, 176, 176, 176, 153, 153, 153, 322, 153, 153, 153, 153, 153, 153, 153, 168, 168, 153, 153, 153, 132, 132, 132, 132, 132, 132, 132, 147, 132, 303, 147, 132, 132, 132, 132, 132, 318, 132, 147, 132, 132, 147, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42949	W0_Idle:898312	W0_Scoreboard:1211686	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 772 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 1531950 
mrq_lat_table:1193 	71 	124 	254 	87 	219 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11652 	2596 	20 	242 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	8034 	410 	249 	326 	5218 	164 	31 	0 	513 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9850 	2535 	1794 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	109 	16 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         9         8        16        16         0         0         6         6         3         6         2         4         1         1 
dram[1]:         2         0         8         8        16        16        16         0         8        12         3         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         7         0         4         6         1         0         1         0 
dram[3]:         0         2         9         9        16         0         0        18        11         8         4         1         2         0         1         1 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         2         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0        10         6         6         3         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         3         3         1         4         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8        10         4         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         3         4         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         6         0         7         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0         7         9         5         7         1         0         0         4 
maximum service time to same row:
dram[0]:      1376      1264      2866     46219     55186     60977      1007      1007      1866      1025      2718     51259      2268      4629     64685      1724 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1972     32865      7599     27712      3257         0      5946      4514 
dram[2]:     54228       784    121837      4349      6299     30678     32857     34175     82937       993     36147     40107      1590      5520      4534      2393 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      2800      3835 
dram[4]:      2772      2448      3789     61219      6298      8439     29427       973     64145      1430     80412     24303     94562      6051      4213      3427 
dram[5]:      2974      3859      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863      3544      7862      3124 
dram[6]:      2916      4845     41913      2866      6298      6301       994       998      5623     99019     26015     34857      1909      3276      3004     55885 
dram[7]:    128155      2694     34684      2866      6299      6304       987     15149     18856      2775     55319     68980      2060      4394      7171    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      3500     64528     26871     37030     48487      2379    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304       981       973     23590      1513    126220     54463    122863     82898      1658      4538 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      2384      2136     38193    124926      1559         0         0     46981 
average row accesses per activate:
dram[0]:  2.333333  2.000000  6.500000  5.000000  8.500000  6.333333 16.000000 16.000000  3.333333  3.500000  2.666667  2.500000  4.000000  2.000000  1.333333  3.500000 
dram[1]:  5.666667  4.000000  8.000000  3.750000  8.500000  8.500000  8.500000 16.000000  4.333333  8.000000  1.625000  2.333333  8.000000      -nan  4.000000  4.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  4.250000 10.000000  2.571429  3.200000  2.000000  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  2.333333  1.500000  3.666667  8.000000  3.333333  1.500000 
dram[4]:  4.500000  6.000000  5.500000 10.000000  8.500000  8.500000  9.500000 16.000000  2.714286  4.000000  2.000000  2.666667  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  2.833333  3.500000  2.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  5.000000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.833333  7.500000  2.500000  3.666667  3.666667 
dram[7]:  2.666667  2.500000 10.000000  5.333333 16.000000  9.000000 16.000000  9.000000  5.333333  6.000000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  1.833333  7.500000  6.000000  1.000000 10.000000 
dram[9]:  2.000000  1.500000  8.500000  8.500000  9.500000 16.000000  8.500000 16.000000  4.500000  3.333333  3.000000  3.333333  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  5.333333  3.000000  3.000000  5.500000      -nan      -nan  2.333333 
average row locality = 2057/446 = 4.612108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         8         2         4         3         0         0         0         0         2         3         2         3         4         0         2         2 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         4         4         1 
dram[4]:         4         3         1         6         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         4         2         6         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         2         1         4         4         2         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 37/21 = 1.76
average mf latency per bank:
dram[0]:       1698       514      8194      7835     21683     17152      2999      3104      2310      2776       589       754       409       609       733       419
dram[1]:        614       306      7498     12030     18933     19109      2807      3056      1700      1953      1475       742       198    none         144       202
dram[2]:        610      2573      8053     10677     19062     16952      2859      4873      1420      2135       606       443       997       170       883       190
dram[3]:        383       701      8134      5947     17874     20182      2954      2896      1934      1428       540      6407      1600       389       605       712
dram[4]:        491       169     11576      6541     19008     19902      2891      2923      2902      1235       737       778       613       770       136       244
dram[5]:        169       152     12798      6747     16973     20150      3133      2837      1823      1440       524       415      3921       581       115       139
dram[6]:        156       169     11569      8837     19386     17309      2706      3067      1629      1671       552       759       193       213       400      1792
dram[7]:        544       421      6480      8081     18796     16805      3053      3853      1930      1289       520       537       496       227       885     30762
dram[8]:        788      1544      7868      6830     18761     18775      2890      2773      1776      2294       827       464      3741       169       380       184
dram[9]:        618      1483      7647      7625     15831     18861      2793      2968      2837      1818       657       475     23420      1048      1046       624
dram[10]:       4377     10454     10079      6781     15815     16726      2810      3124      1738      1306       947       614       337    none      none        9846
maximum mf latency per bank:
dram[0]:        359       359      5453      8226     46433      5540       441       493       490       527       363       362       352       352       359       352
dram[1]:        363       341      5468     61259      5490      5550       418       482       473      8369      4999      4086       341         0       337       341
dram[2]:        341       356      5482      5488      5512     12503      4937     32052       461       543       359       359       359       341       358       337
dram[3]:        341       359      5465      5474      5542      5558       446      4184      6655       484       370     34591     13447       341      2259       352
dram[4]:        352       342      5465      5479      5522     14145      5787       481     30513       433       358       359       358       250       347       359
dram[5]:        341       342      5460      5473      5527      5576      5796       455       511       520       359       359     14957       358       347       347
dram[6]:        341       341      5465      5471      5493      5549       415       461       478       516       360       359       352       341       358     15814
dram[7]:        341       355      5459      5470      5493      5532       401     15401      5811       511       387       359       356       341       352     91420
dram[8]:        358      5448     10789      5468      5488      5543       467       472       516       520       360       358       347       341       250       338
dram[9]:        352       358      5455      5467      5503      5537       434       471      4721       498       346       347     91286       362       358       362
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       487       511      2372       360       355         0         0     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357142 n_act=42 n_pre=26 n_req=171 n_rd=596 n_write=22 bw_util=0.003454
n_activity=2927 dram_eff=0.4223
bk0: 20a 357685i bk1: 16a 357714i bk2: 44a 357685i bk3: 48a 357595i bk4: 68a 357589i bk5: 72a 357490i bk6: 64a 357677i bk7: 64a 357516i bk8: 40a 357442i bk9: 28a 357459i bk10: 28a 357718i bk11: 36a 357677i bk12: 20a 357730i bk13: 20a 357682i bk14: 12a 357734i bk15: 16a 357729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0149821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357106 n_act=39 n_pre=24 n_req=191 n_rd=624 n_write=35 bw_util=0.003683
n_activity=3036 dram_eff=0.4341
bk0: 36a 357605i bk1: 8a 357786i bk2: 48a 357666i bk3: 48a 357562i bk4: 68a 357618i bk5: 68a 357509i bk6: 68a 357647i bk7: 64a 357547i bk8: 44a 357460i bk9: 52a 357453i bk10: 44a 357545i bk11: 44a 357585i bk12: 16a 357736i bk13: 0a 357821i bk14: 8a 357777i bk15: 8a 357782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0133332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357077 n_act=46 n_pre=30 n_req=192 n_rd=644 n_write=31 bw_util=0.003773
n_activity=3341 dram_eff=0.4041
bk0: 8a 357782i bk1: 4a 357802i bk2: 48a 357632i bk3: 40a 357630i bk4: 68a 357577i bk5: 76a 357424i bk6: 68a 357624i bk7: 68a 357533i bk8: 56a 357389i bk9: 40a 357490i bk10: 52a 357540i bk11: 48a 357600i bk12: 28a 357632i bk13: 4a 357790i bk14: 12a 357734i bk15: 24a 357710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0112233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357069 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.00384
n_activity=3284 dram_eff=0.4184
bk0: 8a 357785i bk1: 8a 357773i bk2: 52a 357617i bk3: 64a 357510i bk4: 68a 357565i bk5: 64a 357538i bk6: 64a 357659i bk7: 72a 357465i bk8: 52a 357439i bk9: 60a 357372i bk10: 44a 357578i bk11: 24a 357687i bk12: 24a 357676i bk13: 16a 357745i bk14: 24a 357686i bk15: 8a 357763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0101557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357089 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.003739
n_activity=3176 dram_eff=0.4213
bk0: 20a 357716i bk1: 12a 357758i bk2: 40a 357708i bk3: 56a 357563i bk4: 68a 357624i bk5: 68a 357509i bk6: 72a 357596i bk7: 64a 357544i bk8: 64a 357358i bk9: 64a 357348i bk10: 40a 357602i bk11: 32a 357693i bk12: 8a 357765i bk13: 4a 357807i bk14: 12a 357753i bk15: 16a 357720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00964989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357085 n_act=42 n_pre=26 n_req=192 n_rd=644 n_write=31 bw_util=0.003773
n_activity=3067 dram_eff=0.4402
bk0: 12a 357764i bk1: 12a 357768i bk2: 40a 357716i bk3: 56a 357557i bk4: 72a 357561i bk5: 64a 357545i bk6: 64a 357669i bk7: 64a 357554i bk8: 52a 357382i bk9: 60a 357393i bk10: 48a 357635i bk11: 48a 357503i bk12: 8a 357768i bk13: 16a 357693i bk14: 8a 357757i bk15: 20a 357710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0111674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357053 n_act=45 n_pre=29 n_req=203 n_rd=664 n_write=37 bw_util=0.003918
n_activity=3305 dram_eff=0.4242
bk0: 16a 357735i bk1: 8a 357779i bk2: 40a 357707i bk3: 52a 357595i bk4: 64a 357649i bk5: 68a 357517i bk6: 68a 357625i bk7: 64a 357528i bk8: 48a 357401i bk9: 52a 357357i bk10: 52a 357577i bk11: 36a 357612i bk12: 32a 357657i bk13: 12a 357735i bk14: 28a 357678i bk15: 24a 357604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0141437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357127 n_act=36 n_pre=20 n_req=183 n_rd=616 n_write=29 bw_util=0.003605
n_activity=2867 dram_eff=0.4499
bk0: 16a 357716i bk1: 12a 357747i bk2: 56a 357627i bk3: 52a 357574i bk4: 64a 357651i bk5: 68a 357517i bk6: 64a 357669i bk7: 72a 357483i bk8: 64a 357451i bk9: 56a 357427i bk10: 32a 357703i bk11: 24a 357687i bk12: 12a 357734i bk13: 8a 357781i bk14: 8a 357769i bk15: 8a 357770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0116536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357116 n_act=38 n_pre=22 n_req=190 n_rd=616 n_write=36 bw_util=0.003644
n_activity=2980 dram_eff=0.4376
bk0: 16a 357728i bk1: 12a 357753i bk2: 56a 357600i bk3: 56a 357567i bk4: 64a 357653i bk5: 64a 357541i bk6: 68a 357608i bk7: 68a 357496i bk8: 48a 357510i bk9: 36a 357506i bk10: 36a 357649i bk11: 36a 357612i bk12: 20a 357688i bk13: 12a 357757i bk14: 4a 357806i bk15: 20a 357730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00915803
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357187 n_act=36 n_pre=20 n_req=162 n_rd=564 n_write=21 bw_util=0.00327
n_activity=2482 dram_eff=0.4714
bk0: 8a 357763i bk1: 8a 357766i bk2: 52a 357652i bk3: 52a 357599i bk4: 68a 357612i bk5: 64a 357554i bk6: 68a 357611i bk7: 64a 357517i bk8: 36a 357560i bk9: 36a 357500i bk10: 12a 357795i bk11: 36a 357702i bk12: 12a 357738i bk13: 20a 357678i bk14: 12a 357731i bk15: 16a 357709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0096946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357828 n_nop=357119 n_act=36 n_pre=22 n_req=186 n_rd=620 n_write=31 bw_util=0.003639
n_activity=2882 dram_eff=0.4518
bk0: 20a 357703i bk1: 12a 357739i bk2: 52a 357667i bk3: 56a 357589i bk4: 72a 357560i bk5: 68a 357493i bk6: 68a 357618i bk7: 64a 357525i bk8: 48a 357466i bk9: 52a 357432i bk10: 28a 357702i bk11: 40a 357655i bk12: 24a 357686i bk13: 0a 357817i bk14: 0a 357823i bk15: 16a 357715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00934248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3176
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6825
	minimum = 6
	maximum = 332
Network latency average = 16.9699
	minimum = 6
	maximum = 254
Slowest packet = 29349
Flit latency average = 17.8237
	minimum = 6
	maximum = 253
Slowest flit = 45667
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0445078
	minimum = 0.0328103 (at node 6)
	maximum = 0.14408 (at node 44)
Accepted packet rate average = 0.0445078
	minimum = 0.0328103 (at node 6)
	maximum = 0.14408 (at node 44)
Injected flit rate average = 0.0667618
	minimum = 0.042796 (at node 6)
	maximum = 0.178317 (at node 44)
Accepted flit rate average= 0.0667618
	minimum = 0.0527817 (at node 45)
	maximum = 0.253923 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.8172 (6 samples)
	minimum = 6 (6 samples)
	maximum = 106.833 (6 samples)
Network latency average = 12.7773 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77 (6 samples)
Flit latency average = 12.4286 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0182168 (6 samples)
	minimum = 0.0129743 (6 samples)
	maximum = 0.0412948 (6 samples)
Accepted packet rate average = 0.0182168 (6 samples)
	minimum = 0.0129743 (6 samples)
	maximum = 0.0412948 (6 samples)
Injected flit rate average = 0.0274877 (6 samples)
	minimum = 0.0146386 (6 samples)
	maximum = 0.0641745 (6 samples)
Accepted flit rate average = 0.0274877 (6 samples)
	minimum = 0.0202329 (6 samples)
	maximum = 0.068341 (6 samples)
Injected packet size average = 1.50892 (6 samples)
Accepted packet size average = 1.50892 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 35 sec (515 sec)
gpgpu_simulation_rate = 13768 (inst/sec)
gpgpu_simulation_rate = 2974 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11599
gpu_sim_insn = 1294722
gpu_ipc =     111.6236
gpu_tot_sim_cycle = 1768236
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.7423
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8216
partiton_reqs_in_parallel = 255178
partiton_reqs_in_parallel_total    = 4239464
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.5419
partiton_reqs_in_parallel_util = 255178
partiton_reqs_in_parallel_util_total    = 4239464
gpu_sim_cycle_parition_util = 11599
gpu_tot_sim_cycle_parition_util    = 192711
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =     132.5538 GB/Sec
L2_BW_total  =       1.7549 GB/Sec
gpu_total_sim_rate=13459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177806
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
214, 511, 213, 199, 198, 199, 198, 199, 411, 318, 199, 199, 671, 422, 199, 199, 176, 176, 347, 345, 176, 176, 425, 176, 176, 176, 176, 191, 191, 176, 176, 176, 325, 455, 155, 429, 155, 506, 155, 170, 155, 326, 170, 155, 155, 155, 155, 155, 653, 155, 170, 155, 418, 170, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1058
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49364	W0_Idle:954625	W0_Scoreboard:1593386	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 457 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 1768235 
mrq_lat_table:3665 	108 	196 	522 	173 	223 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26556 	3910 	20 	242 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	22353 	463 	249 	326 	7066 	164 	31 	0 	513 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21960 	2669 	1794 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	133 	16 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         7        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         1         8         8        16        15        17        16         7        10         4         8         6         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         4         8         8         8         6 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         6 
dram[5]:         6         6         9        10        16        16        17        16        10         6         6        12         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        11         4        14         4        10         8 
dram[7]:         5        20        11         9        16        16        16        16         8        10         6         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        13         9         9        16        16        16        16        15         8        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1376      1264      2866     46219     55186     60977      1007      1007      1866      1343      2718     51259      3836      4629     64685      2058 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1972     32865      7599     27712      3257      1372      5946      4514 
dram[2]:     54228       784    121837      4349      6299     30678     32857     34175     82937       993     36147     40107      1590      5520      4534      2393 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      2800      4024 
dram[4]:      2772      4083      3789     61219      6298      8439     29427       973     64145      2444     80412     24303     94562      6051      4213      3427 
dram[5]:      2974      3859      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863      3544      7862      3124 
dram[6]:      3216      4845     41913      2866      6298      6301       994      3538      5623     99019     26015     34857      1909      3276      4984     55885 
dram[7]:    128155      7496     34684      2866      6299      6304       987     15149     18856      2775     55319     68980      2534      4394      7171    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      3500     64528     26871     37030     48487      2379    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304       981       973     23590      1513    126220     54463    122863     82898      1658      4538 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      2384      2136     38193    124926      1559       797      1248     46981 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.200000  3.181818  3.111111  2.466667  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  4.428571  2.533333  2.916667  5.500000  3.750000  5.600000  5.166667 
dram[2]:  4.200000  4.500000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.909091  4.625000  2.444444  3.153846  2.555556  6.200000  4.400000  7.000000 
dram[3]:  7.666667  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.083333  2.117647  3.875000  4.000000  4.142857  2.111111 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.125000  2.466667  4.125000  2.428571  3.714286  3.375000  3.090909 
dram[5]:  5.000000  2.333333  5.000000  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.916667  2.437500  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.400000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.058824  2.545455  2.588235  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  4.400000  4.625000  5.750000  4.800000  5.000000  5.500000  3.857143  3.600000  3.100000  2.615385  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.157895  5.600000  7.000000  6.250000  6.200000 
dram[9]:  5.000000  3.142857  6.666667  6.000000  4.166667  3.857143  8.500000  8.500000  4.000000  3.333333  3.153846  3.636364  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  4.000000  3.500000  3.076923  2.142857  6.250000  6.800000  6.666667  3.571429 
average row locality = 4996/1265 = 3.949407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        11         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        14        10        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        10        11        12 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        13         9         9         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        14        12        13        12         2         3         0         0         5         9         9        10         9        12         9        11 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8        10        15        13        12        14 
dram[9]:        16         9        13        14         3         1         0         0         3         7        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         8        10 
total reads: 1390
min_bank_accesses = 0!
chip skew: 141/119 = 1.18
average mf latency per bank:
dram[0]:        733       690      3649      4060     14918     13146      2999      3332      1166      1166       622       737       652       460       527       528
dram[1]:        739       466      4277      6997     15302     12314      2973      3091      1269      1497       944       753       578       385       475       513
dram[2]:        503       524      4260      3978     15949     14669      2940      4783      1226      1033       870       595       840       574       408       450
dram[3]:        347       422      4285      3806     13932     14783      3264      3008      1278      1490       754      1636      1074       604       729      1045
dram[4]:        679       548      4261      3787     18554     13113      3274      3168      2225      1419       890       461       517       553       298       591
dram[5]:        524       721      4039      3743     13471     15523      3413      3096      1328      1241       823       669      1022       435       407       646
dram[6]:        426       313      4367      4689     14874     12654      2945      3141      1339      1317       784       780       744       462       871      1182
dram[7]:        535       487      3568      3897     13671     13271      3160      3756      1590      1120       641       599       666       636       677      3968
dram[8]:        592       983      4177      4425     15499     15660      2979      3115      1158      1429       679       749      2389       382       346       486
dram[9]:        385       602      3724      3614     12656     11941      3289      3307      1481      1119       687       583      3071       626       515       698
dram[10]:       1754      1881      5192      4129     13217     14902      3086      2919      1124      1326       583       860       592       301       602      3153
maximum mf latency per bank:
dram[0]:        361       380      5453      8226     46433      5540       441       493       490       527       363       362       358       352       359       361
dram[1]:        365       368      5468     61259      5490      5550       418       482       473      8369      4999      4086       359       362       363       363
dram[2]:        373       382      5482      5488      5512     12503      4937     32052       461       543       361       359       359       366       359       359
dram[3]:        369       361      5465      5474      5542      5558       446      4184      6655       484       370     34591     13447       362      2259       360
dram[4]:        362       379      5465      5479      5522     14145      5787       481     30513       433       367       359       363       362       361       362
dram[5]:        360       362      5460      5473      5527      5576      5796       455       511       520       360       364     14957       361       360       360
dram[6]:        364       359      5465      5471      5493      5549       415       461       478       516       377       359       360       359       359     15814
dram[7]:        365       360      5459      5470      5493      5532       401     15401      5811       511       387       359       363       359       360     91420
dram[8]:        359      5448     10789      5468      5488      5543       467       472       516       520       360       359       360       358       358       359
dram[9]:        360       359      5455      5467      5503      5537       434       471      4721       498       364       381     91286       363       370       365
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       487       511      2372       360       359       369       358     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377682 n_act=116 n_pre=100 n_req=458 n_rd=1344 n_write=122 bw_util=0.007729
n_activity=7944 dram_eff=0.3691
bk0: 84a 378828i bk1: 68a 378907i bk2: 96a 378903i bk3: 80a 378945i bk4: 96a 378925i bk5: 92a 378903i bk6: 84a 379086i bk7: 84a 378919i bk8: 104a 378594i bk9: 112a 378552i bk10: 88a 378904i bk11: 104a 378643i bk12: 56a 378989i bk13: 56a 379000i bk14: 80a 378876i bk15: 60a 378921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0170759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377803 n_act=105 n_pre=89 n_req=431 n_rd=1248 n_write=119 bw_util=0.007207
n_activity=7054 dram_eff=0.3876
bk0: 68a 378901i bk1: 44a 379080i bk2: 84a 379013i bk3: 80a 378856i bk4: 84a 379057i bk5: 104a 378842i bk6: 76a 379124i bk7: 76a 378978i bk8: 108a 378590i bk9: 96a 378712i bk10: 112a 378648i bk11: 100a 378781i bk12: 48a 379073i bk13: 36a 379127i bk14: 64a 378928i bk15: 68a 378951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0141685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377712 n_act=118 n_pre=102 n_req=457 n_rd=1300 n_write=132 bw_util=0.007549
n_activity=8000 dram_eff=0.358
bk0: 48a 379031i bk1: 64a 378948i bk2: 88a 378872i bk3: 92a 378819i bk4: 80a 379044i bk5: 88a 378893i bk6: 76a 379096i bk7: 80a 378977i bk8: 100a 378649i bk9: 112a 378561i bk10: 124a 378551i bk11: 112a 378672i bk12: 60a 378876i bk13: 68a 378827i bk14: 48a 379031i bk15: 60a 378996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0128162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377702 n_act=119 n_pre=103 n_req=453 n_rd=1316 n_write=124 bw_util=0.007592
n_activity=7989 dram_eff=0.3605
bk0: 48a 379056i bk1: 60a 379024i bk2: 92a 378913i bk3: 104a 378779i bk4: 84a 378988i bk5: 84a 378934i bk6: 72a 379167i bk7: 84a 378925i bk8: 108a 378636i bk9: 92a 378665i bk10: 104a 378758i bk11: 112a 378627i bk12: 76a 378893i bk13: 68a 378940i bk14: 72a 378925i bk15: 56a 378986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.011282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377745 n_act=114 n_pre=98 n_req=441 n_rd=1288 n_write=119 bw_util=0.007418
n_activity=7769 dram_eff=0.3622
bk0: 64a 378917i bk1: 56a 378944i bk2: 88a 378930i bk3: 100a 378792i bk4: 72a 379150i bk5: 96a 378809i bk6: 72a 379136i bk7: 68a 379062i bk8: 104a 378677i bk9: 104a 378691i bk10: 112a 378700i bk11: 92a 378900i bk12: 44a 379013i bk13: 64a 378939i bk14: 64a 378951i bk15: 88a 378722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0110553
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377724 n_act=117 n_pre=101 n_req=447 n_rd=1300 n_write=122 bw_util=0.007497
n_activity=7693 dram_eff=0.3697
bk0: 72a 378948i bk1: 36a 379099i bk2: 96a 378861i bk3: 104a 378762i bk4: 88a 378968i bk5: 84a 378956i bk6: 68a 379174i bk7: 76a 378999i bk8: 92a 378647i bk9: 112a 378580i bk10: 112a 378806i bk11: 108a 378637i bk12: 48a 379085i bk13: 72a 378839i bk14: 56a 378960i bk15: 76a 378921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0121862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377647 n_act=131 n_pre=115 n_req=460 n_rd=1348 n_write=123 bw_util=0.007755
n_activity=8158 dram_eff=0.3606
bk0: 52a 378984i bk1: 56a 378989i bk2: 96a 378942i bk3: 88a 378912i bk4: 84a 379038i bk5: 92a 378878i bk6: 84a 379064i bk7: 80a 378957i bk8: 116a 378487i bk9: 92a 378612i bk10: 124a 378572i bk11: 112a 378628i bk12: 60a 378970i bk13: 56a 379025i bk14: 80a 378913i bk15: 76a 378763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.015613
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377678 n_act=118 n_pre=102 n_req=464 n_rd=1336 n_write=130 bw_util=0.007729
n_activity=7566 dram_eff=0.3875
bk0: 60a 378936i bk1: 68a 378880i bk2: 124a 378712i bk3: 100a 378771i bk4: 84a 379035i bk5: 84a 378857i bk6: 80a 379083i bk7: 88a 378946i bk8: 88a 378805i bk9: 108a 378629i bk10: 88a 378803i bk11: 96a 378788i bk12: 64a 378915i bk13: 68a 378971i bk14: 76a 378858i bk15: 60a 378884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0135516
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377790 n_act=110 n_pre=94 n_req=440 n_rd=1240 n_write=130 bw_util=0.007223
n_activity=7593 dram_eff=0.3609
bk0: 56a 378981i bk1: 64a 379016i bk2: 104a 378775i bk3: 88a 378888i bk4: 72a 379132i bk5: 76a 378984i bk6: 76a 379103i bk7: 80a 378951i bk8: 92a 378773i bk9: 88a 378651i bk10: 88a 378843i bk11: 124a 378490i bk12: 52a 378979i bk13: 60a 378991i bk14: 52a 379029i bk15: 68a 378961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0106573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377613 n_act=113 n_pre=97 n_req=491 n_rd=1400 n_write=141 bw_util=0.008124
n_activity=7820 dram_eff=0.3941
bk0: 76a 378822i bk1: 52a 378903i bk2: 108a 378887i bk3: 112a 378665i bk4: 88a 378986i bk5: 104a 378820i bk6: 68a 379141i bk7: 68a 379013i bk8: 84a 378843i bk9: 92a 378687i bk10: 120a 378574i bk11: 108a 378692i bk12: 92a 378781i bk13: 84a 378732i bk14: 64a 378931i bk15: 80a 378893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0127424
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=379364 n_nop=377738 n_act=105 n_pre=89 n_req=454 n_rd=1304 n_write=128 bw_util=0.007549
n_activity=7433 dram_eff=0.3853
bk0: 64a 378961i bk1: 64a 378994i bk2: 96a 378868i bk3: 96a 378884i bk4: 92a 378979i bk5: 76a 378962i bk6: 72a 379132i bk7: 84a 378954i bk8: 108a 378631i bk9: 112a 378644i bk10: 108a 378663i bk11: 92a 378759i bk12: 56a 378999i bk13: 76a 378853i bk14: 48a 379102i bk15: 60a 378953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0111186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3239
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.129
	minimum = 6
	maximum = 20
Network latency average = 7.12419
	minimum = 6
	maximum = 19
Slowest packet = 41023
Flit latency average = 6.6103
	minimum = 6
	maximum = 19
Slowest flit = 85546
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0279709
	minimum = 0.0145708 (at node 5)
	maximum = 0.0415571 (at node 40)
Accepted packet rate average = 0.0279709
	minimum = 0.0145708 (at node 5)
	maximum = 0.0415571 (at node 40)
Injected flit rate average = 0.0424253
	minimum = 0.0176747 (at node 5)
	maximum = 0.0760443 (at node 40)
Accepted flit rate average= 0.0424253
	minimum = 0.0260378 (at node 5)
	maximum = 0.06919 (at node 0)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4331 (7 samples)
	minimum = 6 (7 samples)
	maximum = 94.4286 (7 samples)
Network latency average = 11.9697 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.7143 (7 samples)
Flit latency average = 11.5974 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0196102 (7 samples)
	minimum = 0.0132024 (7 samples)
	maximum = 0.0413323 (7 samples)
Accepted packet rate average = 0.0196102 (7 samples)
	minimum = 0.0132024 (7 samples)
	maximum = 0.0413323 (7 samples)
Injected flit rate average = 0.0296216 (7 samples)
	minimum = 0.0150723 (7 samples)
	maximum = 0.0658702 (7 samples)
Accepted flit rate average = 0.0296216 (7 samples)
	minimum = 0.0210621 (7 samples)
	maximum = 0.0684623 (7 samples)
Injected packet size average = 1.51052 (7 samples)
Accepted packet size average = 1.51052 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 23 sec (623 sec)
gpgpu_simulation_rate = 13459 (inst/sec)
gpgpu_simulation_rate = 2838 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2895
gpu_sim_insn = 1132352
gpu_ipc =     391.1406
gpu_tot_sim_cycle = 1993281
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.7750
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 178
gpu_stall_icnt2sh    = 8225
partiton_reqs_in_parallel = 63690
partiton_reqs_in_parallel_total    = 4494642
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.2868
partiton_reqs_in_parallel_util = 63690
partiton_reqs_in_parallel_util_total    = 4494642
gpu_sim_cycle_parition_util = 2895
gpu_tot_sim_cycle_parition_util    = 204310
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9991
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     223.4218 GB/Sec
L2_BW_total  =       1.8812 GB/Sec
gpu_total_sim_rate=14121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
250, 547, 234, 235, 234, 235, 219, 220, 447, 354, 235, 220, 707, 458, 235, 235, 212, 197, 383, 366, 212, 212, 461, 197, 212, 212, 212, 227, 212, 212, 197, 212, 361, 476, 176, 450, 176, 527, 191, 206, 176, 362, 206, 191, 176, 176, 191, 191, 689, 191, 191, 176, 454, 206, 191, 191, 176, 191, 191, 191, 191, 191, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 50458
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1112
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108310	W0_Idle:991733	W0_Scoreboard:1605406	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 413 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 1993280 
mrq_lat_table:3665 	108 	196 	522 	173 	223 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32748 	4531 	25 	248 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	24146 	816 	462 	1514 	9610 	883 	37 	2 	519 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23609 	3045 	1817 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	16 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         9         8        16        16        16        16         6         6         5         7        10         4         3         8 
dram[1]:        13         4         8         8        16        16        16        16         8        12         4         4         8         1         4         4 
dram[2]:         4         1         8         8        16        15        17        16         7        10         4         8         6         3         2        12 
dram[3]:         4         2         9        10        16        16        16        18        11         8         5         4         8         8         8         6 
dram[4]:         8        12         9        11        16        16        17        16         6         8        11         8        10         1        12         6 
dram[5]:         6         6         9        10        16        16        17        16        10         6         6        12         4         4        12         8 
dram[6]:        14         4        16        10        16        16        16        16         7         7        11         4        14         4        10         8 
dram[7]:         5        20        11         9        16        16        16        16         8        10         6         8        10         4         6         2 
dram[8]:         2         4         9        10        16        16        16        16        11         6        12         7         8         6         1        10 
dram[9]:         3        13         9         9        16        16        16        16        15         8        14         8         3        12         3         4 
dram[10]:         6         2        10        10        16        16        17        16         7         9         6         7        10         1         2         4 
maximum service time to same row:
dram[0]:      1376      1264      2866     46219     55186     60977      1007      1007      1866      1343      2718     51259      3836      4629     64685      2058 
dram[1]:    127418     55839      2866     65262      6300      6300       970       973      1972     32865      7599     27712      3257      1372      5946      4514 
dram[2]:     54228       784    121837      4349      6299     30678     32857     34175     82937       993     36147     40107      1590      5520      4534      2393 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      2800      4024 
dram[4]:      2772      4083      3789     61219      6298      8439     29427       973     64145      2444     80412     24303     94562      6051      4213      3427 
dram[5]:      2974      3859      2866      2866      6299      6304     32860       982     27728    127403    123232     44259     42863      3544      7862      3124 
dram[6]:      3216      4845     41913      2866      6298      6301       994      3538      5623     99019     26015     34857      1909      3276      4984     55885 
dram[7]:    128155      7496     34684      2866      6299      6304       987     15149     18856      2775     55319     68980      2534      4394      7171    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      3500     64528     26871     37030     48487      2379    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304       981       973     23590      1513    126220     54463    122863     82898      1658      4538 
dram[10]:     31267     48239     48057      2868      6298      6301     32859       988      2384      2136     38193    124926      1559       797      1248     46981 
average row accesses per activate:
dram[0]:  4.857143  3.857143  5.666667 10.333333  4.333333  5.200000  4.200000  5.250000  3.200000  3.181818  3.111111  2.466667  3.285714  6.500000  4.000000  3.125000 
dram[1]:  5.000000  3.800000  8.000000  3.500000  5.500000  4.666667  4.750000  4.750000  3.090909  4.428571  2.533333  2.916667  5.500000  3.750000  5.600000  5.166667 
dram[2]:  4.200000  4.500000  4.000000  4.857143  5.250000  4.000000  5.000000  4.000000  2.909091  4.625000  2.444444  3.153846  2.555556  6.200000  4.400000  7.000000 
dram[3]:  7.666667  5.200000  5.666667  4.875000  4.800000  5.750000  9.000000  4.600000  3.600000  2.454545  3.083333  2.117647  3.875000  4.000000  4.142857  2.111111 
dram[4]:  3.250000  3.428571  6.600000  6.500000  9.000000  4.500000  9.500000  8.500000  2.583333  4.125000  2.466667  4.125000  2.428571  3.714286  3.375000  3.090909 
dram[5]:  5.000000  2.333333  5.000000  5.571429  4.166667  5.500000  9.000000  4.750000  3.222222  2.692308  2.916667  2.437500  5.250000  4.571429  2.875000  5.166667 
dram[6]:  5.200000  5.400000  5.500000  6.200000  5.500000  5.200000  4.200000  4.000000  2.058824  2.545455  2.588235  2.375000  3.571429  4.800000  3.625000  3.100000 
dram[7]:  4.833333  4.142857  4.400000  4.625000  5.750000  4.800000  5.000000  5.500000  3.857143  3.600000  3.100000  2.615385  2.777778  5.800000  2.545455  5.200000 
dram[8]:  4.000000  4.166667  3.454545  6.600000 10.000000  5.000000  6.333333  4.000000  3.750000  2.333333  2.727273  2.157895  5.600000  7.000000  6.250000  6.200000 
dram[9]:  5.000000  3.142857  6.666667  6.000000  4.166667  3.857143  8.500000  8.500000  4.000000  3.333333  3.153846  3.636364  5.142857  3.000000  5.600000  4.857143 
dram[10]:  5.400000  4.500000  4.857143  7.200000  4.000000  5.250000  6.333333  5.250000  4.000000  3.500000  3.076923  2.142857  6.250000  6.800000  6.666667  3.571429 
average row locality = 4996/1265 = 3.949407
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        11         9        12        12        10 
dram[1]:        13         8        11         8         1         2         0         0         7         7        10        10        10         6        12        14 
dram[2]:         9        11        10        11         1         2         1         0         7         9        13        13         8        14        10        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        11         8        12        11        11         5 
dram[4]:        10        10        11        14         0         3         1         0         5         7         9        10         6        10        11        12 
dram[5]:        12         5        11        13         3         1         1         0         6         7         7        12         9        14         9        12 
dram[6]:        13        13         9         9         1         3         0         0         6         5        13        10        10        10         9        12 
dram[7]:        14        12        13        12         2         3         0         0         5         9         9        10         9        12         9        11 
dram[8]:        10         9        12        11         2         1         0         0         7         6         8        10        15        13        12        14 
dram[9]:        16         9        13        14         3         1         0         0         3         7        11        13        13        12        12        14 
dram[10]:        11        11        10        12         1         2         1         0         9         7        13         7        11        15         8        10 
total reads: 1390
min_bank_accesses = 0!
chip skew: 141/119 = 1.18
average mf latency per bank:
dram[0]:        733       690      3713      4170     15235     13491      3817      4200      1536      1534       842       906       652       460       527       528
dram[1]:        739       466      4368      7106     15703     12606      3841      3959      1635      1816      1103       935       578       385       475       513
dram[2]:        503       524      4349      4081     16252     15029      3679      5647      1570      1312      1000       734       840       574       408       450
dram[3]:        347       422      4412      3921     14220     15060      4204      3742      1565      1977       968      1827      1074       604       729      1045
dram[4]:        679       548      4365      3913     19009     13428      4205      4163      2593      1805      1051       594       517       553       298       591
dram[5]:        524       721      4128      3859     13774     15870      4370      4075      1691      1556       945       802      1022       435       407       646
dram[6]:        426       313      4488      4782     15242     12998      3779      3941      1616      1689       921       963       744       462       871      1182
dram[7]:        535       487      3640      3986     14010     13630      4031      4594      2034      1449       822       778       666       636       677      3968
dram[8]:        592       983      4265      4555     16047     16184      3921      4034      1587      1873       875       913     11915       382       346       486
dram[9]:        385       602      3882      3789     13039     12202      4301      4298      2011      1494       818       703      3071       626       515       698
dram[10]:       1754      1881      5369      4247     13506     15285      3956      3691      1441      1659       733      1091       592       301       602      3153
maximum mf latency per bank:
dram[0]:        361       380      5453      8226     46433      5540       441       493       490       527       363       362       358       352       359       361
dram[1]:        365       368      5468     61259      5490      5550       418       482       473      8369      4999      4086       359       362       363       363
dram[2]:        373       382      5482      5488      5512     12503      4937     32052       461       543       361       359       359       366       359       359
dram[3]:        369       361      5465      5474      5542      5558       446      4184      6655       484       370     34591     13447       362      2259       360
dram[4]:        362       379      5465      5479      5522     14145      5787       481     30513       433       367       359       363       362       361       362
dram[5]:        360       362      5460      5473      5527      5576      5796       455       511       520       360       364     14957       361       360       360
dram[6]:        364       359      5465      5471      5493      5549       415       461       478       516       377       359       360       359       359     15814
dram[7]:        365       360      5459      5470      5493      5532       401     15401      5811       511       387       359       363       359       360     91420
dram[8]:        359      5448     10789      5468      5488      5543       467       472       516       520       360       359       419       358       358       359
dram[9]:        360       359      5455      5467      5503      5537       434       471      4721       498       364       381     91286       363       370       365
dram[10]:      30277     39159     30267      5464      5487      5527      3431       470       487       511      2372       360       359       369       358     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383056 n_act=116 n_pre=100 n_req=458 n_rd=1344 n_write=122 bw_util=0.007621
n_activity=7944 dram_eff=0.3691
bk0: 84a 384202i bk1: 68a 384281i bk2: 96a 384277i bk3: 80a 384319i bk4: 96a 384299i bk5: 92a 384277i bk6: 84a 384460i bk7: 84a 384293i bk8: 104a 383968i bk9: 112a 383926i bk10: 88a 384278i bk11: 104a 384017i bk12: 56a 384363i bk13: 56a 384374i bk14: 80a 384250i bk15: 60a 384295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0168374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383177 n_act=105 n_pre=89 n_req=431 n_rd=1248 n_write=119 bw_util=0.007106
n_activity=7054 dram_eff=0.3876
bk0: 68a 384275i bk1: 44a 384454i bk2: 84a 384387i bk3: 80a 384230i bk4: 84a 384431i bk5: 104a 384216i bk6: 76a 384498i bk7: 76a 384352i bk8: 108a 383964i bk9: 96a 384086i bk10: 112a 384022i bk11: 100a 384155i bk12: 48a 384447i bk13: 36a 384501i bk14: 64a 384302i bk15: 68a 384325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0139705
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383086 n_act=118 n_pre=102 n_req=457 n_rd=1300 n_write=132 bw_util=0.007444
n_activity=8000 dram_eff=0.358
bk0: 48a 384405i bk1: 64a 384322i bk2: 88a 384246i bk3: 92a 384193i bk4: 80a 384418i bk5: 88a 384267i bk6: 76a 384470i bk7: 80a 384351i bk8: 100a 384023i bk9: 112a 383935i bk10: 124a 383925i bk11: 112a 384046i bk12: 60a 384250i bk13: 68a 384201i bk14: 48a 384405i bk15: 60a 384370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0126372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383076 n_act=119 n_pre=103 n_req=453 n_rd=1316 n_write=124 bw_util=0.007486
n_activity=7989 dram_eff=0.3605
bk0: 48a 384430i bk1: 60a 384398i bk2: 92a 384287i bk3: 104a 384153i bk4: 84a 384362i bk5: 84a 384308i bk6: 72a 384541i bk7: 84a 384299i bk8: 108a 384010i bk9: 92a 384039i bk10: 104a 384132i bk11: 112a 384001i bk12: 76a 384267i bk13: 68a 384314i bk14: 72a 384299i bk15: 56a 384360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0111245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383119 n_act=114 n_pre=98 n_req=441 n_rd=1288 n_write=119 bw_util=0.007314
n_activity=7769 dram_eff=0.3622
bk0: 64a 384291i bk1: 56a 384318i bk2: 88a 384304i bk3: 100a 384166i bk4: 72a 384524i bk5: 96a 384183i bk6: 72a 384510i bk7: 68a 384436i bk8: 104a 384051i bk9: 104a 384065i bk10: 112a 384074i bk11: 92a 384274i bk12: 44a 384387i bk13: 64a 384313i bk14: 64a 384325i bk15: 88a 384096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0109009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383098 n_act=117 n_pre=101 n_req=447 n_rd=1300 n_write=122 bw_util=0.007392
n_activity=7693 dram_eff=0.3697
bk0: 72a 384322i bk1: 36a 384473i bk2: 96a 384235i bk3: 104a 384136i bk4: 88a 384342i bk5: 84a 384330i bk6: 68a 384548i bk7: 76a 384373i bk8: 92a 384021i bk9: 112a 383954i bk10: 112a 384180i bk11: 108a 384011i bk12: 48a 384459i bk13: 72a 384213i bk14: 56a 384334i bk15: 76a 384295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.012016
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383021 n_act=131 n_pre=115 n_req=460 n_rd=1348 n_write=123 bw_util=0.007647
n_activity=8158 dram_eff=0.3606
bk0: 52a 384358i bk1: 56a 384363i bk2: 96a 384316i bk3: 88a 384286i bk4: 84a 384412i bk5: 92a 384252i bk6: 84a 384438i bk7: 80a 384331i bk8: 116a 383861i bk9: 92a 383986i bk10: 124a 383946i bk11: 112a 384002i bk12: 60a 384344i bk13: 56a 384399i bk14: 80a 384287i bk15: 76a 384137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0153949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383052 n_act=118 n_pre=102 n_req=464 n_rd=1336 n_write=130 bw_util=0.007621
n_activity=7566 dram_eff=0.3875
bk0: 60a 384310i bk1: 68a 384254i bk2: 124a 384086i bk3: 100a 384145i bk4: 84a 384409i bk5: 84a 384231i bk6: 80a 384457i bk7: 88a 384320i bk8: 88a 384179i bk9: 108a 384003i bk10: 88a 384177i bk11: 96a 384162i bk12: 64a 384289i bk13: 68a 384345i bk14: 76a 384232i bk15: 60a 384258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0133623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383164 n_act=110 n_pre=94 n_req=440 n_rd=1240 n_write=130 bw_util=0.007122
n_activity=7593 dram_eff=0.3609
bk0: 56a 384355i bk1: 64a 384390i bk2: 104a 384149i bk3: 88a 384262i bk4: 72a 384506i bk5: 76a 384358i bk6: 76a 384477i bk7: 80a 384325i bk8: 92a 384147i bk9: 88a 384025i bk10: 88a 384217i bk11: 124a 383864i bk12: 52a 384353i bk13: 60a 384365i bk14: 52a 384403i bk15: 68a 384335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0105084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=382987 n_act=113 n_pre=97 n_req=491 n_rd=1400 n_write=141 bw_util=0.008011
n_activity=7820 dram_eff=0.3941
bk0: 76a 384196i bk1: 52a 384277i bk2: 108a 384261i bk3: 112a 384039i bk4: 88a 384360i bk5: 104a 384194i bk6: 68a 384515i bk7: 68a 384387i bk8: 84a 384217i bk9: 92a 384061i bk10: 120a 383948i bk11: 108a 384066i bk12: 92a 384155i bk13: 84a 384106i bk14: 64a 384305i bk15: 80a 384267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0125644
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384738 n_nop=383112 n_act=105 n_pre=89 n_req=454 n_rd=1304 n_write=128 bw_util=0.007444
n_activity=7433 dram_eff=0.3853
bk0: 64a 384335i bk1: 64a 384368i bk2: 96a 384242i bk3: 96a 384258i bk4: 92a 384353i bk5: 76a 384336i bk6: 72a 384506i bk7: 84a 384328i bk8: 108a 384005i bk9: 112a 384018i bk10: 108a 384037i bk11: 92a 384133i bk12: 56a 384373i bk13: 76a 384227i bk14: 48a 384476i bk15: 60a 384327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0109633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3239
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23261
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9411
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6339
	minimum = 6
	maximum = 583
Network latency average = 35.71
	minimum = 6
	maximum = 420
Slowest packet = 68314
Flit latency average = 43.4763
	minimum = 6
	maximum = 419
Slowest flit = 103486
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471596
	minimum = 0.0345543 (at node 16)
	maximum = 0.25 (at node 44)
Accepted packet rate average = 0.0471596
	minimum = 0.0345543 (at node 16)
	maximum = 0.25 (at node 44)
Injected flit rate average = 0.0707395
	minimum = 0.0559779 (at node 32)
	maximum = 0.266586 (at node 44)
Accepted flit rate average= 0.0707395
	minimum = 0.0456116 (at node 16)
	maximum = 0.483414 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5832 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.5 (8 samples)
Network latency average = 14.9373 (8 samples)
	minimum = 6 (8 samples)
	maximum = 112.625 (8 samples)
Flit latency average = 15.5822 (8 samples)
	minimum = 6 (8 samples)
	maximum = 111.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0230539 (8 samples)
	minimum = 0.0158714 (8 samples)
	maximum = 0.0674158 (8 samples)
Accepted packet rate average = 0.0230539 (8 samples)
	minimum = 0.0158714 (8 samples)
	maximum = 0.0674158 (8 samples)
Injected flit rate average = 0.0347614 (8 samples)
	minimum = 0.0201855 (8 samples)
	maximum = 0.0909597 (8 samples)
Accepted flit rate average = 0.0347614 (8 samples)
	minimum = 0.0241308 (8 samples)
	maximum = 0.120331 (8 samples)
Injected packet size average = 1.50783 (8 samples)
Accepted packet size average = 1.50783 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 14 sec (674 sec)
gpgpu_simulation_rate = 14121 (inst/sec)
gpgpu_simulation_rate = 2957 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 20660
gpu_sim_insn = 1536501
gpu_ipc =      74.3708
gpu_tot_sim_cycle = 2238627
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       4.9380
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 13888
gpu_stall_icnt2sh    = 86295
partiton_reqs_in_parallel = 440810
partiton_reqs_in_parallel_total    = 4558332
partiton_level_parallism =      21.3364
partiton_level_parallism_total  =       2.2331
partiton_reqs_in_parallel_util = 440810
partiton_reqs_in_parallel_util_total    = 4558332
gpu_sim_cycle_parition_util = 20660
gpu_tot_sim_cycle_parition_util    = 207205
partiton_level_parallism_util =      21.3364
partiton_level_parallism_util_total  =      21.9391
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =     360.2985 GB/Sec
L2_BW_total  =       5.0002 GB/Sec
gpu_total_sim_rate=11976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
431, 570, 453, 258, 427, 258, 242, 644, 470, 583, 258, 511, 925, 481, 258, 258, 493, 220, 406, 663, 235, 402, 484, 220, 235, 403, 404, 341, 406, 235, 339, 533, 384, 499, 498, 473, 602, 743, 214, 528, 199, 554, 452, 368, 199, 199, 499, 214, 845, 214, 214, 199, 673, 414, 451, 460, 199, 383, 514, 359, 214, 471, 448, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 127602
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120911
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1805
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180761	W0_Idle:1039547	W0_Scoreboard:2106865	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 297 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 254 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 2238589 
mrq_lat_table:6728 	180 	330 	902 	453 	561 	439 	126 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	103901 	11652 	282 	251 	531 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	61878 	6287 	19083 	9059 	15710 	3702 	243 	41 	520 	261 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50313 	14157 	19422 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	22494 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	181 	16 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         7        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        12        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         6        10         8        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        10        13        17        14        14        14        22 
dram[4]:         9        12        20        16        16        16        17        16         6         8        14         8        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10         8        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14         8        15        18        14        20 
dram[8]:        16        13         9        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:      3259      4464      7886     46219     55186     60977      2534      4203      6847      3768      8152     51259      6243      8059     64685      4155 
dram[1]:    127418     55839      4949     65262      6300      6300       970      2379      6321     32865      7599     27712      6237      4805      6129      4514 
dram[2]:     54228      4518    121837      4349      6378     30678     32857     34175     82937      5738     36147     40107      3493      7800      8125      5139 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      8085      8552 
dram[4]:      2772      4083      6479     61219      6298      8439     29427       973     64145      3944     80412     24303     94562      6051      4213      4864 
dram[5]:      6515      3859      6088      7345      6299      6304     32860      6969     27728    127403    123232     44259     42863      5241      7862      4890 
dram[6]:      3773      7031     41913      6447      6298      6301       994      3538      6591     99019     26015     34857      8320      7830      4984     55885 
dram[7]:    128155      7496     34684      5320      6299      6304       987     15149     18856      4132     55319     68980      4822      4394      8248    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      5920     64528     26871     37030     48487      4974    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304      5965      1584     23590      7389    126220     54463    122863     82898      7889      8418 
dram[10]:     31267     48239     48057      4042      6298      6301     32859       988      6581      5883     38193    124926      5848      3250      2238     46981 
average row accesses per activate:
dram[0]:  3.882353  2.947368  5.000000  5.250000  2.928571  3.909091  3.090909  3.545455  3.166667  3.050000  4.176471  2.406250  3.470588  5.363636  4.066667  2.826087 
dram[1]:  4.769231  3.000000  4.538462  4.500000  3.307692  3.538461  3.100000  2.615385  2.882353  3.187500  2.760000  3.368421  4.461538  4.200000  4.187500  5.000000 
dram[2]:  3.933333  4.133333  3.350000  3.666667  3.700000  2.812500  2.923077  3.300000  2.950000  3.785714  2.692308  2.818182  2.950000  3.722222  3.933333  3.562500 
dram[3]:  4.071429  4.750000  4.571429  3.300000  4.000000  3.600000  3.300000  3.000000  3.111111  2.631579  3.555556  2.782609  3.052632  3.315789  3.705882  3.200000 
dram[4]:  2.818182  3.111111  4.615385  4.357143  3.636364  3.307692  5.200000  3.500000  2.192308  2.850000  2.769231  2.909091  4.055555  3.181818  3.500000  2.826087 
dram[5]:  4.214286  3.882353  3.611111  4.769231  3.230769  3.384615  3.500000  3.777778  2.409091  2.650000  3.333333  2.615385  3.933333  3.625000  3.047619  3.200000 
dram[6]:  3.625000  4.583333  3.937500  3.823529  3.500000  3.900000  3.300000  2.750000  2.000000  2.500000  2.880000  2.444444  3.812500  4.692307  3.736842  3.529412 
dram[7]:  4.214286  3.705882  3.888889  3.529412  2.833333  3.250000  3.000000  3.076923  3.687500  2.947368  3.000000  2.695652  3.444444  3.866667  2.850000  3.058824 
dram[8]:  2.904762  4.117647  2.850000  4.285714  3.666667  2.923077  5.000000  3.700000  2.944444  2.571429  2.750000  2.464286  5.083333  4.428571  4.636364  3.857143 
dram[9]:  3.764706  3.333333  4.400000  4.285714  3.066667  3.250000  4.111111  3.714286  3.857143  3.733333  3.227273  3.368421  4.538462  2.904762  5.454545  3.823529 
dram[10]:  4.230769  3.500000  3.300000  3.875000  3.076923  3.100000  2.692308  4.000000  3.222222  3.312500  2.913043  2.739130  3.764706  4.200000  3.823529  3.857143 
average row locality = 9724/2854 = 3.407148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11         9        17        17        16        17        18        16 
dram[4]:        17        16        16        17         2         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        15 
dram[8]:        16        17        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        16        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:       1505      1432      3087      3160     10783      9441      4675      4683      2786      2838      2051      2270      1475      1432      1570      1325
dram[1]:       1592      1272      3588      4117      9301      8789      5117      4296      3000      2749      2213      2206      1540      1083      1429      1335
dram[2]:       1311      1451      2974      3458     10329      9197      4258      5760      2741      2897      2303      2238      1318      1260      1373      1434
dram[3]:       1417      1467      3454      3449      9192     10654      4692      4196      3029      2909      2317      2580      1615      1413      1400      1409
dram[4]:       1330      1176      3520      3441     10009      9652      5929      4746      3304      2939      2188      1975      1310      1320      1266      1493
dram[5]:       1456      1333      3404      3708      9401      9195      4766      5449      2981      3279      1953      2320      1394      1502      1285      1655
dram[6]:       1333      1298      3297      3179      9164      9667      4449      4668      2530      2931      2146      2140      1453      1311      1374      1755
dram[7]:       1522      1333      3342      3427     10616      9662      4987      4560      2780      2923      2161      2099      1347      1244      1202      3261
dram[8]:       1300      1557      3703      3671     10768      9799      4834      4573      2742      2919      1978      2042      6390      1642      1243      1595
dram[9]:       1541      1388      3484      3543      8356      7399      4545      5157      2981      2724      2253      2149      3140      1395      1418      1469
dram[10]:       2091      2005      3754      3515      9415     11514      4785      4404      2991      3041      2243      2296      1636      1375      1521      2661
maximum mf latency per bank:
dram[0]:        919       593      5453      8226     46433      5540       466       548       542       790       659       604       745      1022       569       683
dram[1]:        572       561      5468     61259      5490      5550       495       523       473      8369      4999      4086       462       514       600       457
dram[2]:        537       683      5482      5488      5512     12503      4937     32052       536       573       878       525       455       491       638       587
dram[3]:        555       434      5465      5474      5542      5558       635      4184      6655       594       526     34591     13447       947      2259       640
dram[4]:        633       601      5465      5479      5522     14145      5787       527     30513       552       464       616       579       577       486       569
dram[5]:        544       563      5460      5473      5527      5576      5796       518       698       733       674       766     14957       495       702       847
dram[6]:       1109       433      5465      5471      5493      5549       431       461       478       666       701       385       411       800       519     15814
dram[7]:        785       407      5459      5470      5493      5532       448     15401      5811       949       407       651       815       475       534     91420
dram[8]:        588      5448     10789      5468      5488      5543       467       472       516       713       614       643       446       673       514       592
dram[9]:        445       799      5455      5467      5503      5537       550       486      4721      1092       580       547     91286       612       607       442
dram[10]:      30277     39159     30267      5464      5487      5527      3431       491       640       532      2372       826       636       431       510     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419539 n_act=261 n_pre=245 n_req=912 n_rd=2856 n_write=198 bw_util=0.01444
n_activity=14042 dram_eff=0.435
bk0: 192a 421554i bk1: 152a 421744i bk2: 176a 421823i bk3: 188a 421397i bk4: 152a 421766i bk5: 160a 421810i bk6: 136a 422175i bk7: 156a 421673i bk8: 188a 421091i bk9: 204a 421017i bk10: 216a 420941i bk11: 236a 420589i bk12: 168a 421523i bk13: 164a 421333i bk14: 176a 421204i bk15: 192a 420879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0598182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419737 n_act=241 n_pre=225 n_req=874 n_rd=2696 n_write=200 bw_util=0.01369
n_activity=12854 dram_eff=0.4506
bk0: 172a 421697i bk1: 172a 421556i bk2: 172a 421721i bk3: 188a 421498i bk4: 160a 421752i bk5: 172a 421527i bk6: 124a 422144i bk7: 136a 421871i bk8: 152a 421816i bk9: 160a 421732i bk10: 208a 421373i bk11: 192a 421632i bk12: 164a 421882i bk13: 180a 421554i bk14: 196a 421643i bk15: 148a 421808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0425267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419642 n_act=265 n_pre=249 n_req=882 n_rd=2748 n_write=195 bw_util=0.01391
n_activity=13972 dram_eff=0.4213
bk0: 172a 421916i bk1: 184a 421595i bk2: 200a 421264i bk3: 148a 421769i bk4: 136a 422044i bk5: 168a 421699i bk6: 148a 421734i bk7: 132a 421926i bk8: 196a 421156i bk9: 172a 421129i bk10: 216a 421126i bk11: 184a 421354i bk12: 172a 421508i bk13: 192a 421212i bk14: 168a 421364i bk15: 160a 421641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.044531
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419677 n_act=257 n_pre=241 n_req=878 n_rd=2728 n_write=196 bw_util=0.01382
n_activity=13377 dram_eff=0.4372
bk0: 156a 421586i bk1: 164a 421872i bk2: 192a 421489i bk3: 200a 421313i bk4: 164a 421494i bk5: 128a 421541i bk6: 132a 421966i bk7: 148a 421768i bk8: 180a 421382i bk9: 164a 421353i bk10: 188a 421711i bk11: 188a 421524i bk12: 168a 421823i bk13: 184a 421357i bk14: 180a 421355i bk15: 192a 421191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.044642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419516 n_act=281 n_pre=265 n_req=904 n_rd=2844 n_write=193 bw_util=0.01436
n_activity=14502 dram_eff=0.4188
bk0: 180a 421429i bk1: 160a 421312i bk2: 176a 421707i bk3: 176a 421718i bk4: 152a 421810i bk5: 160a 421554i bk6: 100a 422328i bk7: 140a 421865i bk8: 184a 421246i bk9: 188a 421063i bk10: 220a 421130i bk11: 192a 421254i bk12: 228a 421088i bk13: 212a 421180i bk14: 184a 421281i bk15: 192a 420958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0590996
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419580 n_act=268 n_pre=252 n_req=896 n_rd=2804 n_write=195 bw_util=0.01418
n_activity=13794 dram_eff=0.4348
bk0: 172a 421612i bk1: 196a 421250i bk2: 192a 421203i bk3: 184a 421581i bk4: 156a 421589i bk5: 164a 421419i bk6: 136a 421729i bk7: 136a 421946i bk8: 172a 421037i bk9: 172a 421385i bk10: 212a 421284i bk11: 200a 421075i bk12: 168a 421357i bk13: 164a 421429i bk14: 188a 421232i bk15: 192a 421288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0644743
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419612 n_act=272 n_pre=256 n_req=889 n_rd=2760 n_write=199 bw_util=0.01399
n_activity=14016 dram_eff=0.4222
bk0: 160a 421759i bk1: 148a 421888i bk2: 184a 421814i bk3: 188a 421564i bk4: 156a 422089i bk5: 144a 422072i bk6: 132a 422241i bk7: 132a 422201i bk8: 196a 421398i bk9: 160a 421657i bk10: 216a 421569i bk11: 200a 421728i bk12: 172a 421857i bk13: 176a 421704i bk14: 220a 421313i bk15: 176a 421391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.030383
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419717 n_act=262 n_pre=246 n_req=864 n_rd=2680 n_write=194 bw_util=0.01359
n_activity=13241 dram_eff=0.4341
bk0: 164a 421871i bk1: 188a 421677i bk2: 212a 421731i bk3: 176a 421613i bk4: 124a 422140i bk5: 144a 421808i bk6: 132a 422192i bk7: 160a 421830i bk8: 188a 421409i bk9: 180a 421445i bk10: 176a 421705i bk11: 184a 421575i bk12: 180a 421594i bk13: 160a 421840i bk14: 164a 421665i bk15: 148a 421849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0291776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419781 n_act=252 n_pre=236 n_req=856 n_rd=2632 n_write=198 bw_util=0.01338
n_activity=13320 dram_eff=0.4249
bk0: 180a 421469i bk1: 212a 421601i bk2: 164a 421877i bk3: 176a 421770i bk4: 120a 422242i bk5: 140a 421832i bk6: 120a 422488i bk7: 148a 422140i bk8: 172a 421689i bk9: 168a 421701i bk10: 200a 421582i bk11: 208a 421492i bk12: 156a 421882i bk13: 184a 421837i bk14: 132a 421882i bk15: 152a 421727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0234437
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419628 n_act=243 n_pre=227 n_req=901 n_rd=2800 n_write=201 bw_util=0.01419
n_activity=13197 dram_eff=0.4548
bk0: 184a 421549i bk1: 168a 421558i bk2: 200a 421728i bk3: 176a 421532i bk4: 168a 421672i bk5: 192a 421387i bk6: 148a 421937i bk7: 104a 421897i bk8: 172a 421755i bk9: 172a 421512i bk10: 220a 421236i bk11: 188a 421648i bk12: 172a 421937i bk13: 176a 421461i bk14: 172a 421812i bk15: 188a 421522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0369937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=423099 n_nop=419710 n_act=253 n_pre=237 n_req=868 n_rd=2708 n_write=191 bw_util=0.0137
n_activity=13328 dram_eff=0.435
bk0: 152a 422081i bk1: 160a 421875i bk2: 196a 421520i bk3: 184a 421592i bk4: 152a 421999i bk5: 116a 422064i bk6: 136a 421927i bk7: 144a 421943i bk8: 184a 421468i bk9: 168a 421738i bk10: 200a 421520i bk11: 188a 421588i bk12: 192a 421551i bk13: 188a 421558i bk14: 196a 421281i bk15: 152a 421436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0354716

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3315
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.8516
	minimum = 6
	maximum = 564
Network latency average = 19.6027
	minimum = 6
	maximum = 527
Slowest packet = 125687
Flit latency average = 17.8827
	minimum = 6
	maximum = 526
Slowest flit = 194355
Fragmentation average = 0.0259251
	minimum = 0
	maximum = 336
Injected packet rate average = 0.0760288
	minimum = 0.0559562 (at node 0)
	maximum = 0.0910983 (at node 13)
Accepted packet rate average = 0.0760288
	minimum = 0.0559562 (at node 0)
	maximum = 0.0910983 (at node 13)
Injected flit rate average = 0.11949
	minimum = 0.0718331 (at node 0)
	maximum = 0.170579 (at node 39)
Accepted flit rate average= 0.11949
	minimum = 0.104071 (at node 44)
	maximum = 0.167602 (at node 13)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.613 (9 samples)
	minimum = 6 (9 samples)
	maximum = 200.889 (9 samples)
Network latency average = 15.4556 (9 samples)
	minimum = 6 (9 samples)
	maximum = 158.667 (9 samples)
Flit latency average = 15.8378 (9 samples)
	minimum = 6 (9 samples)
	maximum = 157.889 (9 samples)
Fragmentation average = 0.00288056 (9 samples)
	minimum = 0 (9 samples)
	maximum = 37.3333 (9 samples)
Injected packet rate average = 0.02894 (9 samples)
	minimum = 0.0203253 (9 samples)
	maximum = 0.0700471 (9 samples)
Accepted packet rate average = 0.02894 (9 samples)
	minimum = 0.0203253 (9 samples)
	maximum = 0.0700471 (9 samples)
Injected flit rate average = 0.0441756 (9 samples)
	minimum = 0.0259242 (9 samples)
	maximum = 0.0998063 (9 samples)
Accepted flit rate average = 0.0441756 (9 samples)
	minimum = 0.0330131 (9 samples)
	maximum = 0.125584 (9 samples)
Injected packet size average = 1.52646 (9 samples)
Accepted packet size average = 1.52646 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 23 sec (923 sec)
gpgpu_simulation_rate = 11976 (inst/sec)
gpgpu_simulation_rate = 2425 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4342
gpu_sim_insn = 1211812
gpu_ipc =     279.0907
gpu_tot_sim_cycle = 2465119
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       4.9759
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 13888
gpu_stall_icnt2sh    = 86345
partiton_reqs_in_parallel = 95524
partiton_reqs_in_parallel_total    = 4999142
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.0667
partiton_reqs_in_parallel_util = 95524
partiton_reqs_in_parallel_util_total    = 4999142
gpu_sim_cycle_parition_util = 4342
gpu_tot_sim_cycle_parition_util    = 227865
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9402
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     221.9631 GB/Sec
L2_BW_total  =       4.9318 GB/Sec
gpu_total_sim_rate=12278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
503, 642, 525, 330, 499, 330, 314, 716, 542, 655, 330, 583, 997, 553, 330, 330, 529, 256, 442, 699, 271, 438, 520, 256, 271, 439, 440, 377, 442, 271, 375, 569, 420, 535, 534, 509, 638, 779, 250, 564, 235, 590, 488, 404, 235, 235, 535, 250, 881, 250, 250, 235, 709, 450, 487, 496, 235, 419, 550, 395, 250, 507, 484, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 204933
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2278
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296772	W0_Idle:1090485	W0_Scoreboard:2119170	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 297 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 251 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 2465118 
mrq_lat_table:6728 	180 	330 	902 	453 	561 	439 	126 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112815 	12776 	306 	316 	572 	1290 	9 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	63644 	6730 	19380 	10780 	20229 	4974 	271 	63 	587 	294 	1291 	7 	5 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51930 	14571 	19439 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	30614 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	188 	18 	0 	2 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         7        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16         8        12        12        12        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         6        10         8        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        10        13        17        14        14        14        22 
dram[4]:         9        12        20        16        16        16        17        16         6         8        14         8        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10         8        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         7        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14         8        15        18        14        20 
dram[8]:        16        13         9        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14         9        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:      3259      4464      7886     46219     55186     60977      2534      4203      6847      3768      8152     51259      6243      8059     64685      4155 
dram[1]:    127418     55839      4949     65262      6300      6300       970      2379      6321     32865      7599     27712      6237      4805      6129      4514 
dram[2]:     54228      4518    121837      4349      6378     30678     32857     34175     82937      5738     36147     40107      3493      7800      8125      5139 
dram[3]:     66430    127591    126447     59619     89873      6300       981     29426     32863      1726     37886     40907     42861     43923      8085      8552 
dram[4]:      2772      4083      6479     61219      6298      8439     29427       973     64145      3944     80412     24303     94562      6051      4213      4864 
dram[5]:      6515      3859      6088      7345      6299      6304     32860      6969     27728    127403    123232     44259     42863      5241      7862      4890 
dram[6]:      3773      7031     41913      6447      6298      6301       994      3538      6591     99019     26015     34857      8320      7830      4984     55885 
dram[7]:    128155      7496     34684      5320      6299      6304       987     15149     18856      4132     55319     68980      4822      4394      8248    122863 
dram[8]:     38406      6006     34112     37873      6298      6301       973      3552      5920     64528     26871     37030     48487      4974    126523    126334 
dram[9]:      3770     51779    123874    122684      6299      6304      5965      1584     23590      7389    126220     54463    122863     82898      7889      8418 
dram[10]:     31267     48239     48057      4042      6298      6301     32859       988      6581      5883     38193    124926      5848      3250      2238     46981 
average row accesses per activate:
dram[0]:  3.882353  2.947368  5.000000  5.250000  2.928571  3.909091  3.090909  3.545455  3.166667  3.050000  4.176471  2.406250  3.470588  5.363636  4.066667  2.826087 
dram[1]:  4.769231  3.000000  4.538462  4.500000  3.307692  3.538461  3.100000  2.615385  2.882353  3.187500  2.760000  3.368421  4.461538  4.200000  4.187500  5.000000 
dram[2]:  3.933333  4.133333  3.350000  3.666667  3.700000  2.812500  2.923077  3.300000  2.950000  3.785714  2.692308  2.818182  2.950000  3.722222  3.933333  3.562500 
dram[3]:  4.071429  4.750000  4.571429  3.300000  4.000000  3.600000  3.300000  3.000000  3.111111  2.631579  3.555556  2.782609  3.052632  3.315789  3.705882  3.200000 
dram[4]:  2.818182  3.111111  4.615385  4.357143  3.636364  3.307692  5.200000  3.500000  2.192308  2.850000  2.769231  2.909091  4.055555  3.181818  3.500000  2.826087 
dram[5]:  4.214286  3.882353  3.611111  4.769231  3.230769  3.384615  3.500000  3.777778  2.409091  2.650000  3.333333  2.615385  3.933333  3.625000  3.047619  3.200000 
dram[6]:  3.625000  4.583333  3.937500  3.823529  3.500000  3.900000  3.300000  2.750000  2.000000  2.500000  2.880000  2.444444  3.812500  4.692307  3.736842  3.529412 
dram[7]:  4.214286  3.705882  3.888889  3.529412  2.833333  3.250000  3.000000  3.076923  3.687500  2.947368  3.000000  2.695652  3.444444  3.866667  2.850000  3.058824 
dram[8]:  2.904762  4.117647  2.850000  4.285714  3.666667  2.923077  5.000000  3.700000  2.944444  2.571429  2.750000  2.464286  5.083333  4.428571  4.636364  3.857143 
dram[9]:  3.764706  3.333333  4.400000  4.285714  3.066667  3.250000  4.111111  3.714286  3.857143  3.733333  3.227273  3.368421  4.538462  2.904762  5.454545  3.823529 
dram[10]:  4.230769  3.500000  3.300000  3.875000  3.076923  3.100000  2.692308  4.000000  3.222222  3.312500  2.913043  2.739130  3.764706  4.200000  3.823529  3.857143 
average row locality = 9724/2854 = 3.407148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11         9        17        17        16        17        18        16 
dram[4]:        17        16        16        17         2         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        15 
dram[8]:        16        17        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        16        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2160
min_bank_accesses = 0!
chip skew: 201/191 = 1.05
average mf latency per bank:
dram[0]:       1505      1432      3319      3322     11151      9790      5349      5273      3106      3147      2213      2419      1475      1432      1570      1325
dram[1]:       1592      1272      3768      4287      9733      9188      5847      4951      3372      3086      2361      2360      1540      1083      1429      1335
dram[2]:       1311      1451      3061      3573     10900      9664      4838      6446      3013      3228      2446      2399      1318      1260      1373      1434
dram[3]:       1417      1467      3553      3543      9643     11204      5361      4757      3360      3261      2499      2744      1615      1413      1400      1409
dram[4]:       1330      1176      3654      3611     10465     10042      6797      5408      3609      3240      2327      2132      1310      1320      1266      1493
dram[5]:       1456      1333      3580      3933      9791      9589      5466      6133      3311      3606      2086      2467      1394      1502      1285      1655
dram[6]:       1333      1298      3523      3395      9620     10129      5117      5333      2822      3262      2282      2286      1453      1311      1374      1755
dram[7]:       1522      1333      3486      3609     11240     10195      5664      5131      3079      3236      2321      2262      1347      1244      1202      3261
dram[8]:       1300      1557      3832      3784     11544     10359      5722      5256      3142      3293      2162      2197     14096      1642      1243      1595
dram[9]:       1541      1388      3611      3688      8773      7723      5180      6056      3306      3021      2390      2293      3140      1395      1418      1469
dram[10]:       2091      2005      3941      3759      9743     11954      5423      5038      3283      3355      2392      2457      1636      1375      1521      2661
maximum mf latency per bank:
dram[0]:        919       593      5453      8226     46433      5540       466       548       542       790       659       604       745      1022       569       683
dram[1]:        572       561      5468     61259      5490      5550       495       523       473      8369      4999      4086       462       514       600       457
dram[2]:        537       683      5482      5488      5512     12503      4937     32052       536       573       878       525       455       491       638       587
dram[3]:        555       434      5465      5474      5542      5558       635      4184      6655       594       526     34591     13447       947      2259       640
dram[4]:        633       601      5465      5479      5522     14145      5787       527     30513       552       464       616       579       577       486       569
dram[5]:        544       563      5460      5473      5527      5576      5796       518       698       733       674       766     14957       495       702       847
dram[6]:       1109       433      5465      5471      5493      5549       431       461       478       666       701       385       411       800       519     15814
dram[7]:        785       407      5459      5470      5493      5532       448     15401      5811       949       407       651       815       475       534     91420
dram[8]:        588      5448     10789      5468      5488      5543       467       472       516       713       614       643       463       673       514       592
dram[9]:        445       799      5455      5467      5503      5537       550       486      4721      1092       580       547     91286       612       607       442
dram[10]:      30277     39159     30267      5464      5487      5527      3431       491       640       532      2372       826       636       431       510     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427600 n_act=261 n_pre=245 n_req=912 n_rd=2856 n_write=198 bw_util=0.01417
n_activity=14042 dram_eff=0.435
bk0: 192a 429615i bk1: 152a 429805i bk2: 176a 429884i bk3: 188a 429458i bk4: 152a 429827i bk5: 160a 429871i bk6: 136a 430236i bk7: 156a 429734i bk8: 188a 429152i bk9: 204a 429078i bk10: 216a 429002i bk11: 236a 428650i bk12: 168a 429584i bk13: 164a 429394i bk14: 176a 429265i bk15: 192a 428940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0586998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427798 n_act=241 n_pre=225 n_req=874 n_rd=2696 n_write=200 bw_util=0.01343
n_activity=12854 dram_eff=0.4506
bk0: 172a 429758i bk1: 172a 429617i bk2: 172a 429782i bk3: 188a 429559i bk4: 160a 429813i bk5: 172a 429588i bk6: 124a 430205i bk7: 136a 429932i bk8: 152a 429877i bk9: 160a 429793i bk10: 208a 429434i bk11: 192a 429693i bk12: 164a 429943i bk13: 180a 429615i bk14: 196a 429704i bk15: 148a 429869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0417316
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427703 n_act=265 n_pre=249 n_req=882 n_rd=2748 n_write=195 bw_util=0.01365
n_activity=13972 dram_eff=0.4213
bk0: 172a 429977i bk1: 184a 429656i bk2: 200a 429325i bk3: 148a 429830i bk4: 136a 430105i bk5: 168a 429760i bk6: 148a 429795i bk7: 132a 429987i bk8: 196a 429217i bk9: 172a 429190i bk10: 216a 429187i bk11: 184a 429415i bk12: 172a 429569i bk13: 192a 429273i bk14: 168a 429425i bk15: 160a 429702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436984
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427738 n_act=257 n_pre=241 n_req=878 n_rd=2728 n_write=196 bw_util=0.01356
n_activity=13377 dram_eff=0.4372
bk0: 156a 429647i bk1: 164a 429933i bk2: 192a 429550i bk3: 200a 429374i bk4: 164a 429555i bk5: 128a 429602i bk6: 132a 430027i bk7: 148a 429829i bk8: 180a 429443i bk9: 164a 429414i bk10: 188a 429772i bk11: 188a 429585i bk12: 168a 429884i bk13: 184a 429418i bk14: 180a 429416i bk15: 192a 429252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0438074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427577 n_act=281 n_pre=265 n_req=904 n_rd=2844 n_write=193 bw_util=0.01409
n_activity=14502 dram_eff=0.4188
bk0: 180a 429490i bk1: 160a 429373i bk2: 176a 429768i bk3: 176a 429779i bk4: 152a 429871i bk5: 160a 429615i bk6: 100a 430389i bk7: 140a 429926i bk8: 184a 429307i bk9: 188a 429124i bk10: 220a 429191i bk11: 192a 429315i bk12: 228a 429149i bk13: 212a 429241i bk14: 184a 429342i bk15: 192a 429019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0579947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427641 n_act=268 n_pre=252 n_req=896 n_rd=2804 n_write=195 bw_util=0.01391
n_activity=13794 dram_eff=0.4348
bk0: 172a 429673i bk1: 196a 429311i bk2: 192a 429264i bk3: 184a 429642i bk4: 156a 429650i bk5: 164a 429480i bk6: 136a 429790i bk7: 136a 430007i bk8: 172a 429098i bk9: 172a 429446i bk10: 212a 429345i bk11: 200a 429136i bk12: 168a 429418i bk13: 164a 429490i bk14: 188a 429293i bk15: 192a 429349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0632689
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427673 n_act=272 n_pre=256 n_req=889 n_rd=2760 n_write=199 bw_util=0.01373
n_activity=14016 dram_eff=0.4222
bk0: 160a 429820i bk1: 148a 429949i bk2: 184a 429875i bk3: 188a 429625i bk4: 156a 430150i bk5: 144a 430133i bk6: 132a 430302i bk7: 132a 430262i bk8: 196a 429459i bk9: 160a 429718i bk10: 216a 429630i bk11: 200a 429789i bk12: 172a 429918i bk13: 176a 429765i bk14: 220a 429374i bk15: 176a 429452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0298149
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427778 n_act=262 n_pre=246 n_req=864 n_rd=2680 n_write=194 bw_util=0.01333
n_activity=13241 dram_eff=0.4341
bk0: 164a 429932i bk1: 188a 429738i bk2: 212a 429792i bk3: 176a 429674i bk4: 124a 430201i bk5: 144a 429869i bk6: 132a 430253i bk7: 160a 429891i bk8: 188a 429470i bk9: 180a 429506i bk10: 176a 429766i bk11: 184a 429636i bk12: 180a 429655i bk13: 160a 429901i bk14: 164a 429726i bk15: 148a 429910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0286321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427842 n_act=252 n_pre=236 n_req=856 n_rd=2632 n_write=198 bw_util=0.01313
n_activity=13320 dram_eff=0.4249
bk0: 180a 429530i bk1: 212a 429662i bk2: 164a 429938i bk3: 176a 429831i bk4: 120a 430303i bk5: 140a 429893i bk6: 120a 430549i bk7: 148a 430201i bk8: 172a 429750i bk9: 168a 429762i bk10: 200a 429643i bk11: 208a 429553i bk12: 156a 429943i bk13: 184a 429898i bk14: 132a 429943i bk15: 152a 429788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0230054
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427689 n_act=243 n_pre=227 n_req=901 n_rd=2800 n_write=201 bw_util=0.01392
n_activity=13197 dram_eff=0.4548
bk0: 184a 429610i bk1: 168a 429619i bk2: 200a 429789i bk3: 176a 429593i bk4: 168a 429733i bk5: 192a 429448i bk6: 148a 429998i bk7: 104a 429958i bk8: 172a 429816i bk9: 172a 429573i bk10: 220a 429297i bk11: 188a 429709i bk12: 172a 429998i bk13: 176a 429522i bk14: 172a 429873i bk15: 188a 429583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0363021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=431160 n_nop=427771 n_act=253 n_pre=237 n_req=868 n_rd=2708 n_write=191 bw_util=0.01345
n_activity=13328 dram_eff=0.435
bk0: 152a 430142i bk1: 160a 429936i bk2: 196a 429581i bk3: 184a 429653i bk4: 152a 430060i bk5: 116a 430125i bk6: 136a 429988i bk7: 144a 430004i bk8: 184a 429529i bk9: 168a 429799i bk10: 200a 429581i bk11: 188a 429649i bk12: 192a 429612i bk13: 188a 429619i bk14: 196a 429342i bk15: 152a 429497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0348084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3315
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.5346
	minimum = 6
	maximum = 673
Network latency average = 40.8586
	minimum = 6
	maximum = 338
Slowest packet = 239074
Flit latency average = 50.8254
	minimum = 6
	maximum = 337
Slowest flit = 372197
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468463
	minimum = 0.0359364 (at node 2)
	maximum = 0.27678 (at node 44)
Accepted packet rate average = 0.0468463
	minimum = 0.0359364 (at node 2)
	maximum = 0.27678 (at node 44)
Injected flit rate average = 0.0702695
	minimum = 0.0524073 (at node 32)
	maximum = 0.287837 (at node 44)
Accepted flit rate average= 0.0702695
	minimum = 0.043308 (at node 2)
	maximum = 0.542502 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9052 (10 samples)
	minimum = 6 (10 samples)
	maximum = 248.1 (10 samples)
Network latency average = 17.9959 (10 samples)
	minimum = 6 (10 samples)
	maximum = 176.6 (10 samples)
Flit latency average = 19.3366 (10 samples)
	minimum = 6 (10 samples)
	maximum = 175.8 (10 samples)
Fragmentation average = 0.00259251 (10 samples)
	minimum = 0 (10 samples)
	maximum = 33.6 (10 samples)
Injected packet rate average = 0.0307306 (10 samples)
	minimum = 0.0218864 (10 samples)
	maximum = 0.0907204 (10 samples)
Accepted packet rate average = 0.0307306 (10 samples)
	minimum = 0.0218864 (10 samples)
	maximum = 0.0907204 (10 samples)
Injected flit rate average = 0.046785 (10 samples)
	minimum = 0.0285725 (10 samples)
	maximum = 0.118609 (10 samples)
Accepted flit rate average = 0.046785 (10 samples)
	minimum = 0.0340425 (10 samples)
	maximum = 0.167275 (10 samples)
Injected packet size average = 1.52242 (10 samples)
Accepted packet size average = 1.52242 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 39 sec (999 sec)
gpgpu_simulation_rate = 12278 (inst/sec)
gpgpu_simulation_rate = 2467 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53409
gpu_sim_insn = 2703696
gpu_ipc =      50.6225
gpu_tot_sim_cycle = 2743214
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       5.4571
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 208261
gpu_stall_icnt2sh    = 795999
partiton_reqs_in_parallel = 980625
partiton_reqs_in_parallel_total    = 5094666
partiton_level_parallism =      18.3607
partiton_level_parallism_total  =       2.2147
partiton_reqs_in_parallel_util = 980625
partiton_reqs_in_parallel_util_total    = 5094666
gpu_sim_cycle_parition_util = 53094
gpu_tot_sim_cycle_parition_util    = 232207
partiton_level_parallism_util =      18.4696
partiton_level_parallism_util_total  =      21.2943
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     533.8830 GB/Sec
L2_BW_total  =      14.8262 GB/Sec
gpu_total_sim_rate=7583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641990
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
753, 905, 891, 569, 813, 653, 528, 1043, 867, 834, 694, 797, 1238, 916, 644, 655, 804, 530, 679, 1080, 650, 702, 759, 456, 603, 739, 652, 727, 705, 521, 664, 794, 668, 811, 872, 758, 876, 1059, 503, 969, 553, 842, 788, 656, 488, 500, 723, 579, 1232, 631, 602, 513, 1035, 675, 762, 760, 489, 698, 789, 766, 575, 788, 764, 530, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1152803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1139932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7985
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1619321	W0_Idle:1165510	W0_Scoreboard:2881294	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 326 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 2742845 
mrq_lat_table:11620 	300 	467 	1195 	862 	1139 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	349169 	70258 	3484 	2212 	642 	1338 	102 	1717 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	84424 	18182 	152255 	76573 	44419 	43034 	3371 	2505 	815 	362 	1331 	103 	1714 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	82683 	69609 	129200 	8378 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	128188 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	256 	39 	17 	3 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         8        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14         9        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     15068     17410     19249     46219     55186     60977      6735      8328     17329     17186      8659     51259     11476     13974     64685     17815 
dram[1]:    127418     55839     11845     65262     10051     11279      9750      7010     11117     32865      9750     27712     21413     25432     18004     18179 
dram[2]:     54228     14059    121837      9029      8548     30678     32857     34175     82937      9510     36147     40107      8296     12157     13343     11818 
dram[3]:     66430    127591    126447     59619     89873      7370      7189     29426     32863     16596     37886     40907     42861     43923      9788     13888 
dram[4]:     15198     15457      8783     61219     11101      9273     29427     18504     64145     19985     80412     24303     94562     17185     15959     13265 
dram[5]:     11406      5160      8903     16995     16997     16342     32860     13792     27728    127403    123232     44259     42863      8423     11215     13881 
dram[6]:     18707     10008     41913      9612     10215      6399      7145      7060     15616     99019     26015     34857     10601     14750     17731     55885 
dram[7]:    128155      9256     34684     15358     10791     10816      6115     15149     20718     13208     55319     68980      8508     10563     13081    122863 
dram[8]:     38406     18166     34112     37873      7114     12875     17363     11115      7396     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     12456     51779    123874    122684     10299     15461      8404      6316     23590     10709    126220     54463    122863     82898     16148      8418 
dram[10]:     31267     48239     48057     17124     14757      8027     32859      5991     14711     11367     38193    124926     16307     12078      9945     46981 
average row accesses per activate:
dram[0]:  3.025000  3.075000  3.655172  3.862069  2.382353  2.961539  2.892857  2.026316  2.588235  3.161290  3.612903  2.280000  3.333333  4.500000  3.314286  2.555556 
dram[1]:  3.781250  2.714286  3.121212  3.962963  2.484848  3.200000  2.176471  2.025000  3.000000  2.939394  2.707317  3.242424  4.555555  4.100000  3.750000  3.593750 
dram[2]:  2.897436  3.400000  3.352941  2.942857  2.741935  2.325000  2.179487  2.419355  2.885714  3.629630  2.972973  3.166667  3.230769  3.432432  3.102564  3.342857 
dram[3]:  3.216216  3.382353  3.147059  2.731707  2.965517  2.962963  2.216216  2.857143  2.777778  3.312500  3.323529  2.681818  2.531915  3.051282  3.000000  2.818182 
dram[4]:  2.644444  2.775000  3.566667  4.038462  2.593750  2.821429  2.821429  2.888889  2.512820  2.818182  2.521739  2.923077  3.542857  3.097561  3.075000  2.782609 
dram[5]:  3.571429  2.860465  2.875000  3.593750  3.000000  3.222222  2.925926  3.040000  2.375000  2.771429  2.600000  2.627907  3.647059  2.900000  2.863636  3.342105 
dram[6]:  3.263158  3.157895  3.424242  3.382353  2.257143  2.962963  2.516129  2.437500  2.170213  2.414634  3.051282  2.555556  3.050000  3.270270  3.050000  2.875000 
dram[7]:  3.388889  3.157895  3.363636  4.034483  2.966667  3.192308  2.925926  2.677419  3.777778  3.392857  3.181818  2.894737  2.928571  3.500000  2.688889  2.790698 
dram[8]:  2.900000  2.777778  2.820513  3.117647  2.964286  2.545455  3.227273  3.000000  2.878788  2.800000  2.871795  2.571429  3.484848  3.896552  2.950000  3.270270 
dram[9]:  3.157895  2.690476  3.454545  3.437500  2.750000  3.074074  3.200000  2.925926  3.653846  3.535714  2.897436  3.026316  4.275862  3.100000  3.400000  3.275000 
dram[10]:  3.216216  3.257143  2.842105  3.323529  2.928571  2.925926  2.612903  2.500000  3.419355  3.033333  2.825000  3.028571  4.064516  3.243243  3.179487  3.200000 
average row locality = 18567/6148 = 3.020006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       4758      5448      6835      6575     10659     10316     10568     12556      9507      9895      8332      9571      5415      5109      5293      5850
dram[1]:       5051      5171      6432      7201     10231     10695     12619     12936      9024      8536      8911      8553      5377      4333      5504      4511
dram[2]:       4647      4878      5210      6058     10281     10509     11865     12880      9629      8684      9511      9108      5230      4615      6705      6251
dram[3]:       4844      5259      6386      7226      9986      9607     11725     12061      9334      8857     10149      9851      5349      5305      5319      5926
dram[4]:       6178      5005      7428      7527     10004     10733     12532     11426      9303      9489      8806      8556      6292      6104      4721      4862
dram[5]:       5143      5248      6350      6847     10498      9365     11302     12635      9201      9495      7792      7950      5621      5304      4878      5387
dram[6]:       4743      5304      7150      6638      9434     10367     12052     12721      8791      9047      8828      8418      6127      5148      5084      6210
dram[7]:       4137      3977      6344      6533      9468     10024     10822     12499      8632      9755      8066      8744      4869      5192      5502      7175
dram[8]:       5457      4742      6153      6321      8403      9329     11610     10660      8654      8797      9092      9403     11618      4658      6038      5459
dram[9]:       5328      4878      7108      6759      9352      8481     12216     11573     10585      9896      9147      9323      5228      4983      5852      5461
dram[10]:       5308      4758      7003      7965      9776     10730     11632     12293      9168      9611      9388      9039      4902      5362      5816      6014
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     26123     25765     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     29423     26712     26702     20291     26155     27305     27459     28918     25894     23039     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     28557     24768     23705     26182
dram[9]:      29333     29341     25782     28427     27593     27645     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     39159     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     29591     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523163 n_act=555 n_pre=539 n_req=1667 n_rd=5876 n_write=198 bw_util=0.02291
n_activity=25808 dram_eff=0.4707
bk0: 412a 526285i bk1: 420a 525881i bk2: 360a 526994i bk3: 384a 525979i bk4: 312a 526009i bk5: 296a 526354i bk6: 324a 526298i bk7: 308a 526101i bk8: 312a 525790i bk9: 352a 525798i bk10: 380a 526574i bk11: 384a 525898i bk12: 412a 526013i bk13: 432a 525484i bk14: 396a 525356i bk15: 392a 525367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.148102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523293 n_act=525 n_pre=509 n_req=1651 n_rd=5804 n_write=200 bw_util=0.02264
n_activity=24944 dram_eff=0.4814
bk0: 408a 525828i bk1: 388a 525717i bk2: 348a 526388i bk3: 364a 525859i bk4: 316a 525995i bk5: 308a 526175i bk6: 296a 526671i bk7: 324a 526286i bk8: 328a 526477i bk9: 344a 526498i bk10: 376a 526565i bk11: 364a 526922i bk12: 424a 526696i bk13: 420a 525993i bk14: 408a 525820i bk15: 388a 525704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.18707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=522990 n_act=569 n_pre=553 n_req=1701 n_rd=6024 n_write=195 bw_util=0.02345
n_activity=26618 dram_eff=0.4673
bk0: 388a 526248i bk1: 412a 525817i bk2: 388a 525797i bk3: 340a 525845i bk4: 328a 525775i bk5: 360a 525469i bk6: 336a 525367i bk7: 300a 525783i bk8: 364a 525926i bk9: 352a 525959i bk10: 376a 526220i bk11: 392a 526500i bk12: 440a 525982i bk13: 432a 525701i bk14: 416a 526048i bk15: 400a 525650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.196064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=522961 n_act=584 n_pre=568 n_req=1703 n_rd=6020 n_write=198 bw_util=0.02345
n_activity=26350 dram_eff=0.472
bk0: 404a 525560i bk1: 396a 525813i bk2: 364a 525588i bk3: 384a 525355i bk4: 332a 526018i bk5: 304a 525708i bk6: 328a 526065i bk7: 312a 526277i bk8: 356a 526020i bk9: 380a 526302i bk10: 384a 526140i bk11: 404a 526484i bk12: 412a 526204i bk13: 408a 525868i bk14: 420a 525608i bk15: 432a 525423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.185224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523043 n_act=575 n_pre=559 n_req=1684 n_rd=5960 n_write=194 bw_util=0.02321
n_activity=26202 dram_eff=0.4697
bk0: 408a 525908i bk1: 380a 525563i bk2: 364a 525965i bk3: 352a 526352i bk4: 320a 525947i bk5: 304a 526390i bk6: 312a 526145i bk7: 312a 525825i bk8: 348a 525463i bk9: 332a 525325i bk10: 396a 525876i bk11: 392a 526173i bk12: 432a 526025i bk13: 440a 526516i bk14: 424a 525680i bk15: 444a 525010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.186548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=522904 n_act=576 n_pre=560 n_req=1719 n_rd=6096 n_write=195 bw_util=0.02372
n_activity=26719 dram_eff=0.4709
bk0: 436a 525592i bk1: 424a 525413i bk2: 392a 525332i bk3: 396a 525650i bk4: 324a 525658i bk5: 336a 525340i bk6: 312a 525852i bk7: 304a 526953i bk8: 340a 525072i bk9: 348a 525229i bk10: 400a 525353i bk11: 380a 525871i bk12: 428a 526116i bk13: 396a 525467i bk14: 436a 525347i bk15: 444a 525576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.23277
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=522942 n_act=597 n_pre=581 n_req=1702 n_rd=6012 n_write=199 bw_util=0.02342
n_activity=27155 dram_eff=0.4574
bk0: 424a 525720i bk1: 408a 525476i bk2: 384a 526130i bk3: 388a 525647i bk4: 304a 526468i bk5: 308a 526108i bk6: 312a 526501i bk7: 312a 526782i bk8: 364a 526504i bk9: 356a 526145i bk10: 404a 526438i bk11: 396a 526578i bk12: 416a 526608i bk13: 416a 526141i bk14: 424a 525580i bk15: 396a 525585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.195054
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523027 n_act=542 n_pre=526 n_req=1706 n_rd=6040 n_write=196 bw_util=0.02352
n_activity=26371 dram_eff=0.4729
bk0: 416a 525751i bk1: 416a 525715i bk2: 376a 526122i bk3: 404a 525573i bk4: 344a 525863i bk5: 320a 526126i bk6: 316a 526391i bk7: 332a 526445i bk8: 360a 526141i bk9: 336a 525664i bk10: 356a 525907i bk11: 376a 525844i bk12: 424a 525845i bk13: 432a 525556i bk14: 420a 525637i bk15: 412a 525112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272106
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523222 n_act=555 n_pre=539 n_req=1653 n_rd=5816 n_write=199 bw_util=0.02268
n_activity=25108 dram_eff=0.4791
bk0: 400a 525532i bk1: 428a 525624i bk2: 376a 525622i bk3: 360a 525762i bk4: 320a 526000i bk5: 324a 525698i bk6: 284a 526937i bk7: 312a 526469i bk8: 340a 526356i bk9: 344a 525873i bk10: 384a 526666i bk11: 364a 526942i bk12: 372a 526840i bk13: 388a 526746i bk14: 400a 525559i bk15: 420a 525302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.198693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523060 n_act=531 n_pre=515 n_req=1707 n_rd=6024 n_write=201 bw_util=0.02348
n_activity=25051 dram_eff=0.497
bk0: 408a 525662i bk1: 380a 526032i bk2: 392a 525924i bk3: 376a 525502i bk4: 336a 526109i bk5: 316a 526726i bk6: 320a 526877i bk7: 316a 526055i bk8: 336a 526377i bk9: 344a 525961i bk10: 388a 526188i bk11: 392a 525954i bk12: 432a 525981i bk13: 428a 525352i bk14: 408a 525229i bk15: 452a 525131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203735
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530331 n_nop=523147 n_act=540 n_pre=524 n_req=1674 n_rd=5928 n_write=192 bw_util=0.02308
n_activity=25449 dram_eff=0.481
bk0: 408a 525561i bk1: 388a 525661i bk2: 364a 525582i bk3: 388a 525424i bk4: 320a 526011i bk5: 308a 525931i bk6: 320a 526386i bk7: 320a 526415i bk8: 376a 526356i bk9: 320a 526648i bk10: 384a 526332i bk11: 360a 526633i bk12: 440a 526375i bk13: 416a 525636i bk14: 432a 525422i bk15: 384a 525586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.196632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3364
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.5171
	minimum = 6
	maximum = 842
Network latency average = 35.1553
	minimum = 6
	maximum = 814
Slowest packet = 270568
Flit latency average = 29.647
	minimum = 6
	maximum = 813
Slowest flit = 422463
Fragmentation average = 0.0563568
	minimum = 0
	maximum = 466
Injected packet rate average = 0.112654
	minimum = 0.0810077 (at node 2)
	maximum = 0.131037 (at node 29)
Accepted packet rate average = 0.112654
	minimum = 0.0810077 (at node 2)
	maximum = 0.131037 (at node 29)
Injected flit rate average = 0.192696
	minimum = 0.107127 (at node 2)
	maximum = 0.279871 (at node 29)
Accepted flit rate average= 0.192696
	minimum = 0.166631 (at node 30)
	maximum = 0.244802 (at node 21)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.1426 (11 samples)
	minimum = 6 (11 samples)
	maximum = 302.091 (11 samples)
Network latency average = 19.5559 (11 samples)
	minimum = 6 (11 samples)
	maximum = 234.545 (11 samples)
Flit latency average = 20.2739 (11 samples)
	minimum = 6 (11 samples)
	maximum = 233.727 (11 samples)
Fragmentation average = 0.00748018 (11 samples)
	minimum = 0 (11 samples)
	maximum = 72.9091 (11 samples)
Injected packet rate average = 0.0381782 (11 samples)
	minimum = 0.027261 (11 samples)
	maximum = 0.0943856 (11 samples)
Accepted packet rate average = 0.0381782 (11 samples)
	minimum = 0.027261 (11 samples)
	maximum = 0.0943856 (11 samples)
Injected flit rate average = 0.0600497 (11 samples)
	minimum = 0.0357138 (11 samples)
	maximum = 0.13327 (11 samples)
Accepted flit rate average = 0.0600497 (11 samples)
	minimum = 0.046096 (11 samples)
	maximum = 0.174323 (11 samples)
Injected packet size average = 1.57288 (11 samples)
Accepted packet size average = 1.57288 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 54 sec (1974 sec)
gpgpu_simulation_rate = 7583 (inst/sec)
gpgpu_simulation_rate = 1389 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4417
gpu_sim_insn = 1431682
gpu_ipc =     324.1299
gpu_tot_sim_cycle = 2969781
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       5.5228
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 208261
gpu_stall_icnt2sh    = 796008
partiton_reqs_in_parallel = 97174
partiton_reqs_in_parallel_total    = 6075291
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.0784
partiton_reqs_in_parallel_util = 97174
partiton_reqs_in_parallel_util_total    = 6075291
gpu_sim_cycle_parition_util = 4417
gpu_tot_sim_cycle_parition_util    = 285301
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3051
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     219.7392 GB/Sec
L2_BW_total  =      14.0219 GB/Sec
gpu_total_sim_rate=7985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
825, 977, 963, 641, 885, 725, 600, 1115, 939, 906, 766, 869, 1310, 988, 716, 727, 840, 566, 715, 1116, 686, 738, 795, 492, 639, 775, 688, 763, 741, 557, 700, 830, 704, 847, 908, 794, 912, 1095, 539, 1005, 589, 878, 824, 692, 524, 536, 759, 615, 1268, 667, 638, 549, 1071, 711, 798, 796, 525, 734, 825, 802, 611, 824, 800, 566, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1230323
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1216072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9365
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1735338	W0_Idle:1214895	W0_Scoreboard:2894044	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 325 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 2969780 
mrq_lat_table:11620 	300 	467 	1195 	862 	1139 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	357941 	71387 	3528 	2392 	757 	1338 	102 	1717 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	86335 	18506 	152548 	78217 	48830 	44320 	3423 	2550 	989 	462 	1331 	103 	1714 	5 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84453 	69885 	129202 	8378 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	136380 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	42 	17 	3 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        12        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         8        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14         9        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     15068     17410     19249     46219     55186     60977      6735      8328     17329     17186      8659     51259     11476     13974     64685     17815 
dram[1]:    127418     55839     11845     65262     10051     11279      9750      7010     11117     32865      9750     27712     21413     25432     18004     18179 
dram[2]:     54228     14059    121837      9029      8548     30678     32857     34175     82937      9510     36147     40107      8296     12157     13343     11818 
dram[3]:     66430    127591    126447     59619     89873      7370      7189     29426     32863     16596     37886     40907     42861     43923      9788     13888 
dram[4]:     15198     15457      8783     61219     11101      9273     29427     18504     64145     19985     80412     24303     94562     17185     15959     13265 
dram[5]:     11406      5160      8903     16995     16997     16342     32860     13792     27728    127403    123232     44259     42863      8423     11215     13881 
dram[6]:     18707     10008     41913      9612     10215      6399      7145      7060     15616     99019     26015     34857     10601     14750     17731     55885 
dram[7]:    128155      9256     34684     15358     10791     10816      6115     15149     20718     13208     55319     68980      8508     10563     13081    122863 
dram[8]:     38406     18166     34112     37873      7114     12875     17363     11115      7396     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     12456     51779    123874    122684     10299     15461      8404      6316     23590     10709    126220     54463    122863     82898     16148      8418 
dram[10]:     31267     48239     48057     17124     14757      8027     32859      5991     14711     11367     38193    124926     16307     12078      9945     46981 
average row accesses per activate:
dram[0]:  3.025000  3.075000  3.655172  3.862069  2.382353  2.961539  2.892857  2.026316  2.588235  3.161290  3.612903  2.280000  3.333333  4.500000  3.314286  2.555556 
dram[1]:  3.781250  2.714286  3.121212  3.962963  2.484848  3.200000  2.176471  2.025000  3.000000  2.939394  2.707317  3.242424  4.555555  4.100000  3.750000  3.593750 
dram[2]:  2.897436  3.400000  3.352941  2.942857  2.741935  2.325000  2.179487  2.419355  2.885714  3.629630  2.972973  3.166667  3.230769  3.432432  3.102564  3.342857 
dram[3]:  3.216216  3.382353  3.147059  2.731707  2.965517  2.962963  2.216216  2.857143  2.777778  3.312500  3.323529  2.681818  2.531915  3.051282  3.000000  2.818182 
dram[4]:  2.644444  2.775000  3.566667  4.038462  2.593750  2.821429  2.821429  2.888889  2.512820  2.818182  2.521739  2.923077  3.542857  3.097561  3.075000  2.782609 
dram[5]:  3.571429  2.860465  2.875000  3.593750  3.000000  3.222222  2.925926  3.040000  2.375000  2.771429  2.600000  2.627907  3.647059  2.900000  2.863636  3.342105 
dram[6]:  3.263158  3.157895  3.424242  3.382353  2.257143  2.962963  2.516129  2.437500  2.170213  2.414634  3.051282  2.555556  3.050000  3.270270  3.050000  2.875000 
dram[7]:  3.388889  3.157895  3.363636  4.034483  2.966667  3.192308  2.925926  2.677419  3.777778  3.392857  3.181818  2.894737  2.928571  3.500000  2.688889  2.790698 
dram[8]:  2.900000  2.777778  2.820513  3.117647  2.964286  2.545455  3.227273  3.000000  2.878788  2.800000  2.871795  2.571429  3.484848  3.896552  2.950000  3.270270 
dram[9]:  3.157895  2.690476  3.454545  3.437500  2.750000  3.074074  3.200000  2.925926  3.653846  3.535714  2.897436  3.026316  4.275862  3.100000  3.400000  3.275000 
dram[10]:  3.216216  3.257143  2.842105  3.323529  2.928571  2.925926  2.612903  2.500000  3.419355  3.033333  2.825000  3.028571  4.064516  3.243243  3.179487  3.200000 
average row locality = 18567/6148 = 3.020006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       4758      5448      6993      6683     11022     10695     10856     12855      9715     10086      8434      9676      5415      5109      5293      5850
dram[1]:       5051      5171      6641      7398     10601     11033     12927     13216      9212      8717      9000      8644      5377      4333      5504      4511
dram[2]:       4647      4878      5385      6219     10621     10857     12134     13182      9802      8860      9603      9196      5230      4615      6705      6251
dram[3]:       4844      5259      6542      7379     10286      9878     12000     12350      9509      9020     10248      9939      5349      5305      5319      5926
dram[4]:       6178      5005      7604      7664     10272     11004     12824     11724      9480      9671      8890      8642      6292      6104      4721      4862
dram[5]:       5143      5248      6481      6999     10849      9705     11621     12945      9398      9671      7880      8035      5621      5304      4878      5387
dram[6]:       4743      5304      7262      6756      9743     10694     12345     13016      8956      9215      8912      8502      6127      5148      5084      6210
dram[7]:       4137      3977      6556      6711      9747     10307     11109     12777      8804      9940      8160      8832      4869      5192      5502      7175
dram[8]:       5457      4742      6329      6513      8757      9636     11983     10985      8876      8983      9203      9507     15702      4658      6038      5459
dram[9]:       5328      4878      7285      6933      9683      8796     12504     11865     10767     10063      9236      9406      5228      4983      5852      5461
dram[10]:       5308      4758      7158      8114     10152     11048     11915     12574      9321      9793      9475      9132      4902      5362      5816      6014
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     26123     25765     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     29423     26712     26702     20291     26155     27305     27459     28918     25894     23039     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     28557     24768     23705     26182
dram[9]:      29333     29341     25782     28427     27593     27645     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     39159     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     29591     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531363 n_act=555 n_pre=539 n_req=1667 n_rd=5876 n_write=198 bw_util=0.02256
n_activity=25808 dram_eff=0.4707
bk0: 412a 534485i bk1: 420a 534081i bk2: 360a 535194i bk3: 384a 534179i bk4: 312a 534209i bk5: 296a 534554i bk6: 324a 534498i bk7: 308a 534301i bk8: 312a 533990i bk9: 352a 533998i bk10: 380a 534774i bk11: 384a 534098i bk12: 412a 534213i bk13: 432a 533684i bk14: 396a 533556i bk15: 392a 533567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.145847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531493 n_act=525 n_pre=509 n_req=1651 n_rd=5804 n_write=200 bw_util=0.0223
n_activity=24944 dram_eff=0.4814
bk0: 408a 534028i bk1: 388a 533917i bk2: 348a 534588i bk3: 364a 534059i bk4: 316a 534195i bk5: 308a 534375i bk6: 296a 534871i bk7: 324a 534486i bk8: 328a 534677i bk9: 344a 534698i bk10: 376a 534765i bk11: 364a 535122i bk12: 424a 534896i bk13: 420a 534193i bk14: 408a 534020i bk15: 388a 533904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.184222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531190 n_act=569 n_pre=553 n_req=1701 n_rd=6024 n_write=195 bw_util=0.0231
n_activity=26618 dram_eff=0.4673
bk0: 388a 534448i bk1: 412a 534017i bk2: 388a 533997i bk3: 340a 534045i bk4: 328a 533975i bk5: 360a 533669i bk6: 336a 533567i bk7: 300a 533983i bk8: 364a 534126i bk9: 352a 534159i bk10: 376a 534420i bk11: 392a 534700i bk12: 440a 534182i bk13: 432a 533901i bk14: 416a 534248i bk15: 400a 533850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.193079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531161 n_act=584 n_pre=568 n_req=1703 n_rd=6020 n_write=198 bw_util=0.02309
n_activity=26350 dram_eff=0.472
bk0: 404a 533760i bk1: 396a 534013i bk2: 364a 533788i bk3: 384a 533555i bk4: 332a 534218i bk5: 304a 533908i bk6: 328a 534265i bk7: 312a 534477i bk8: 356a 534220i bk9: 380a 534502i bk10: 384a 534340i bk11: 404a 534684i bk12: 412a 534404i bk13: 408a 534068i bk14: 420a 533808i bk15: 432a 533623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.182404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531243 n_act=575 n_pre=559 n_req=1684 n_rd=5960 n_write=194 bw_util=0.02285
n_activity=26202 dram_eff=0.4697
bk0: 408a 534108i bk1: 380a 533763i bk2: 364a 534165i bk3: 352a 534552i bk4: 320a 534147i bk5: 304a 534590i bk6: 312a 534345i bk7: 312a 534025i bk8: 348a 533663i bk9: 332a 533525i bk10: 396a 534076i bk11: 392a 534373i bk12: 432a 534225i bk13: 440a 534716i bk14: 424a 533880i bk15: 444a 533210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.183707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531104 n_act=576 n_pre=560 n_req=1719 n_rd=6096 n_write=195 bw_util=0.02336
n_activity=26719 dram_eff=0.4709
bk0: 436a 533792i bk1: 424a 533613i bk2: 392a 533532i bk3: 396a 533850i bk4: 324a 533858i bk5: 336a 533540i bk6: 312a 534052i bk7: 304a 535153i bk8: 340a 533272i bk9: 348a 533429i bk10: 400a 533553i bk11: 380a 534071i bk12: 428a 534316i bk13: 396a 533667i bk14: 436a 533547i bk15: 444a 533776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.229225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531142 n_act=597 n_pre=581 n_req=1702 n_rd=6012 n_write=199 bw_util=0.02307
n_activity=27155 dram_eff=0.4574
bk0: 424a 533920i bk1: 408a 533676i bk2: 384a 534330i bk3: 388a 533847i bk4: 304a 534668i bk5: 308a 534308i bk6: 312a 534701i bk7: 312a 534982i bk8: 364a 534704i bk9: 356a 534345i bk10: 404a 534638i bk11: 396a 534778i bk12: 416a 534808i bk13: 416a 534341i bk14: 424a 533780i bk15: 396a 533785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.192084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531227 n_act=542 n_pre=526 n_req=1706 n_rd=6040 n_write=196 bw_util=0.02316
n_activity=26371 dram_eff=0.4729
bk0: 416a 533951i bk1: 416a 533915i bk2: 376a 534322i bk3: 404a 533773i bk4: 344a 534063i bk5: 320a 534326i bk6: 316a 534591i bk7: 332a 534645i bk8: 360a 534341i bk9: 336a 533864i bk10: 356a 534107i bk11: 376a 534044i bk12: 424a 534045i bk13: 432a 533756i bk14: 420a 533837i bk15: 412a 533312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531422 n_act=555 n_pre=539 n_req=1653 n_rd=5816 n_write=199 bw_util=0.02234
n_activity=25108 dram_eff=0.4791
bk0: 400a 533732i bk1: 428a 533824i bk2: 376a 533822i bk3: 360a 533962i bk4: 320a 534200i bk5: 324a 533898i bk6: 284a 535137i bk7: 312a 534669i bk8: 340a 534556i bk9: 344a 534073i bk10: 384a 534866i bk11: 364a 535142i bk12: 372a 535040i bk13: 388a 534946i bk14: 400a 533759i bk15: 420a 533502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.195667
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531260 n_act=531 n_pre=515 n_req=1707 n_rd=6024 n_write=201 bw_util=0.02312
n_activity=25051 dram_eff=0.497
bk0: 408a 533862i bk1: 380a 534232i bk2: 392a 534124i bk3: 376a 533702i bk4: 336a 534309i bk5: 316a 534926i bk6: 320a 535077i bk7: 316a 534255i bk8: 336a 534577i bk9: 344a 534161i bk10: 388a 534388i bk11: 392a 534154i bk12: 432a 534181i bk13: 428a 533552i bk14: 408a 533429i bk15: 452a 533331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200633
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538531 n_nop=531347 n_act=540 n_pre=524 n_req=1674 n_rd=5928 n_write=192 bw_util=0.02273
n_activity=25449 dram_eff=0.481
bk0: 408a 533761i bk1: 388a 533861i bk2: 364a 533782i bk3: 388a 533624i bk4: 320a 534211i bk5: 308a 534131i bk6: 320a 534586i bk7: 320a 534615i bk8: 376a 534556i bk9: 320a 534848i bk10: 384a 534532i bk11: 360a 534833i bk12: 440a 534575i bk13: 416a 533836i bk14: 432a 533622i bk15: 384a 533786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.193638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3364
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274514
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145014
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.7133
	minimum = 6
	maximum = 588
Network latency average = 40.243
	minimum = 6
	maximum = 338
Slowest packet = 861037
Flit latency average = 49.9436
	minimum = 6
	maximum = 337
Slowest flit = 1436409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0463768
	minimum = 0.0362319 (at node 2)
	maximum = 0.274457 (at node 44)
Accepted packet rate average = 0.0463768
	minimum = 0.0362319 (at node 2)
	maximum = 0.274457 (at node 44)
Injected flit rate average = 0.0695652
	minimum = 0.0520833 (at node 30)
	maximum = 0.285326 (at node 44)
Accepted flit rate average= 0.0695652
	minimum = 0.0434783 (at node 2)
	maximum = 0.538043 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.7735 (12 samples)
	minimum = 6 (12 samples)
	maximum = 325.917 (12 samples)
Network latency average = 21.2798 (12 samples)
	minimum = 6 (12 samples)
	maximum = 243.167 (12 samples)
Flit latency average = 22.7464 (12 samples)
	minimum = 6 (12 samples)
	maximum = 242.333 (12 samples)
Fragmentation average = 0.00685683 (12 samples)
	minimum = 0 (12 samples)
	maximum = 66.8333 (12 samples)
Injected packet rate average = 0.0388614 (12 samples)
	minimum = 0.0280086 (12 samples)
	maximum = 0.109391 (12 samples)
Accepted packet rate average = 0.0388614 (12 samples)
	minimum = 0.0280086 (12 samples)
	maximum = 0.109391 (12 samples)
Injected flit rate average = 0.0608426 (12 samples)
	minimum = 0.0370779 (12 samples)
	maximum = 0.145941 (12 samples)
Accepted flit rate average = 0.0608426 (12 samples)
	minimum = 0.0458779 (12 samples)
	maximum = 0.204633 (12 samples)
Injected packet size average = 1.56563 (12 samples)
Accepted packet size average = 1.56563 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 14 sec (2054 sec)
gpgpu_simulation_rate = 7985 (inst/sec)
gpgpu_simulation_rate = 1445 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 89842
gpu_sim_insn = 4962251
gpu_ipc =      55.2331
gpu_tot_sim_cycle = 3284309
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       6.5048
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 732821
gpu_stall_icnt2sh    = 2365174
partiton_reqs_in_parallel = 1451964
partiton_reqs_in_parallel_total    = 6172465
partiton_level_parallism =      16.1613
partiton_level_parallism_total  =       2.3215
partiton_reqs_in_parallel_util = 1451964
partiton_reqs_in_parallel_util_total    = 6172465
gpu_sim_cycle_parition_util = 89778
gpu_tot_sim_cycle_parition_util    = 289718
partiton_level_parallism_util =      16.1728
partiton_level_parallism_util_total  =      20.0909
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     552.4843 GB/Sec
L2_BW_total  =      27.7923 GB/Sec
gpu_total_sim_rate=5666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966714
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1473, 1518, 1574, 1220, 1532, 1307, 1146, 1788, 1478, 1487, 1284, 1516, 2012, 1587, 1367, 1338, 1167, 868, 977, 1404, 988, 989, 1097, 764, 916, 1132, 1005, 1037, 1028, 878, 979, 1144, 906, 1138, 1245, 1160, 1189, 1346, 801, 1266, 881, 1140, 1127, 965, 815, 747, 1007, 926, 1529, 944, 941, 867, 1357, 1000, 1234, 1078, 788, 1036, 1206, 1116, 903, 1153, 1026, 832, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3205162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3190244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10032
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4683256	W0_Idle:1533213	W0_Scoreboard:3776096	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 283 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 3284271 
mrq_lat_table:15068 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	717306 	234095 	4234 	2541 	1034 	1544 	355 	1721 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	104028 	31484 	366353 	210353 	97241 	132988 	12474 	2616 	1134 	723 	1537 	348 	1717 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	129410 	182692 	346226 	26810 	536 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	266370 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	403 	81 	17 	3 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.957447  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.490196  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.348837  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.705882  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.860000  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.673469  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22137/8155 = 2.714531
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       7177      7795      8989      8831     11665     10895     15820     16860     20085     20564     20966     21601      8007      7572      7512      7959
dram[1]:       7349      7604      8288      9148     11278     11689     16358     17932     19311     19907     19861     19803      7719      6857      7606      7070
dram[2]:       7003      7350      7839      8002     11563     12669     17216     17194     21303     20361     20630     21035      7874      7185      8809      8325
dram[3]:       7457      7672      8448      9393     11442     10492     17334     16451     21445     20598     22033     21176      7834      7480      7844      8445
dram[4]:       8383      7371      9275      9142     11773     11769     17211     16151     20241     20022     20079     20487      8683      8526      7175      7432
dram[5]:       7893      7889      8839      9234     11655     10932     16387     16647     20547     21111     19606     19301      8068      7597      7300      7853
dram[6]:       7528      8251      9265      8817     10537     11535     16607     17523     19937     20478     20016     20338      8330      7743      7527      8361
dram[7]:       6852      6859      8455      8911     11551     11307     15919     17810     19622     20376     19121     19934      7291      7887      7805      9063
dram[8]:       7740      7398      8283      8644      9983     11020     15643     15912     19731     20155     20357     20345     15352      7409      7815      7919
dram[9]:       7886      7658      9568      8924     11183     10493     17639     16652     22283     21304     21054     21385      8006      7620      8295      8133
dram[10]:       7653      7645      8906     10211     11368     11872     16829     17986     21334     20792     21078     20592      7724      8175      8684      8327
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20291     26155     27305     27459     28918     25894     23039     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696401 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.02115
n_activity=35991 dram_eff=0.4144
bk0: 500a 700863i bk1: 496a 700489i bk2: 448a 701533i bk3: 448a 700667i bk4: 396a 700565i bk5: 396a 700767i bk6: 384a 700878i bk7: 384a 700656i bk8: 424a 700236i bk9: 424a 700340i bk10: 456a 701258i bk11: 456a 700474i bk12: 512a 700401i bk13: 512a 699978i bk14: 512a 699691i bk15: 512a 699744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.111598
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696445 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02116
n_activity=35033 dram_eff=0.4261
bk0: 496a 700321i bk1: 496a 700083i bk2: 448a 700769i bk3: 448a 700368i bk4: 396a 700468i bk5: 396a 700751i bk6: 384a 701120i bk7: 384a 700950i bk8: 424a 700992i bk9: 424a 701082i bk10: 460a 701121i bk11: 460a 701397i bk12: 512a 701296i bk13: 512a 700580i bk14: 512a 700304i bk15: 512a 700063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.14099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696420 n_act=747 n_pre=731 n_req=2010 n_rd=7260 n_write=195 bw_util=0.02114
n_activity=35793 dram_eff=0.4166
bk0: 496a 700610i bk1: 492a 700340i bk2: 448a 700473i bk3: 448a 700197i bk4: 396a 700448i bk5: 396a 700302i bk6: 384a 700116i bk7: 384a 700291i bk8: 424a 700521i bk9: 424a 700516i bk10: 460a 700799i bk11: 460a 701183i bk12: 512a 700659i bk13: 512a 700236i bk14: 512a 700615i bk15: 512a 700089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.148001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696393 n_act=759 n_pre=743 n_req=2013 n_rd=7260 n_write=198 bw_util=0.02115
n_activity=35181 dram_eff=0.424
bk0: 496a 700081i bk1: 496a 700318i bk2: 448a 700067i bk3: 444a 699974i bk4: 396a 700661i bk5: 396a 700231i bk6: 384a 700803i bk7: 384a 700968i bk8: 424a 700678i bk9: 424a 701021i bk10: 460a 700759i bk11: 460a 701235i bk12: 512a 700661i bk13: 512a 700411i bk14: 512a 700093i bk15: 512a 700000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.139429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696399 n_act=754 n_pre=738 n_req=2011 n_rd=7268 n_write=194 bw_util=0.02116
n_activity=35213 dram_eff=0.4238
bk0: 496a 700425i bk1: 496a 699971i bk2: 448a 700487i bk3: 448a 700886i bk4: 392a 700511i bk5: 396a 700912i bk6: 384a 700688i bk7: 384a 700434i bk8: 424a 700015i bk9: 424a 699847i bk10: 460a 700607i bk11: 460a 700766i bk12: 512a 700565i bk13: 512a 701108i bk14: 516a 700081i bk15: 516a 699690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.140707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696426 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02117
n_activity=35183 dram_eff=0.4245
bk0: 496a 700301i bk1: 496a 700023i bk2: 448a 700037i bk3: 448a 700304i bk4: 396a 700268i bk5: 396a 700011i bk6: 384a 700466i bk7: 384a 701561i bk8: 424a 699672i bk9: 424a 699815i bk10: 460a 700100i bk11: 460a 700524i bk12: 512a 700664i bk13: 512a 699915i bk14: 516a 699882i bk15: 516a 700170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.17523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696370 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.02118
n_activity=36501 dram_eff=0.4094
bk0: 496a 700296i bk1: 496a 700089i bk2: 448a 700774i bk3: 448a 700356i bk4: 396a 701001i bk5: 396a 700695i bk6: 384a 701087i bk7: 384a 701391i bk8: 424a 701188i bk9: 424a 700803i bk10: 460a 701107i bk11: 460a 701259i bk12: 512a 701203i bk13: 512a 700623i bk14: 516a 700189i bk15: 516a 700009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.146898
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696491 n_act=715 n_pre=699 n_req=2009 n_rd=7252 n_write=196 bw_util=0.02112
n_activity=35521 dram_eff=0.4194
bk0: 492a 700391i bk1: 488a 700279i bk2: 448a 700592i bk3: 448a 700244i bk4: 396a 700620i bk5: 396a 700606i bk6: 384a 700998i bk7: 384a 701124i bk8: 424a 700818i bk9: 424a 700241i bk10: 460a 700442i bk11: 460a 700462i bk12: 512a 700425i bk13: 512a 700128i bk14: 512a 700185i bk15: 512a 699628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696402 n_act=756 n_pre=740 n_req=2013 n_rd=7256 n_write=199 bw_util=0.02114
n_activity=35491 dram_eff=0.4201
bk0: 492a 700071i bk1: 492a 700246i bk2: 448a 700235i bk3: 448a 700270i bk4: 396a 700533i bk5: 396a 700346i bk6: 384a 701445i bk7: 384a 701056i bk8: 424a 700856i bk9: 424a 700453i bk10: 460a 701219i bk11: 460a 701470i bk12: 516a 701188i bk13: 508a 701008i bk14: 512a 700021i bk15: 512a 699781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.149719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696488 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.02117
n_activity=34198 dram_eff=0.4366
bk0: 492a 700122i bk1: 492a 700408i bk2: 448a 700595i bk3: 448a 700041i bk4: 396a 700758i bk5: 396a 701320i bk6: 384a 701575i bk7: 384a 700669i bk8: 428a 700810i bk9: 428a 700404i bk10: 460a 700799i bk11: 460a 700693i bk12: 512a 700583i bk13: 512a 699963i bk14: 512a 699673i bk15: 512a 699800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705353 n_nop=696465 n_act=730 n_pre=714 n_req=2005 n_rd=7252 n_write=192 bw_util=0.02111
n_activity=35456 dram_eff=0.4199
bk0: 492a 700132i bk1: 492a 700158i bk2: 448a 700176i bk3: 448a 700077i bk4: 392a 700631i bk5: 392a 700368i bk6: 384a 701042i bk7: 384a 701100i bk8: 428a 701055i bk9: 428a 701136i bk10: 456a 701000i bk11: 460a 701142i bk12: 512a 700909i bk13: 512a 700162i bk14: 512a 699976i bk15: 512a 699778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.14809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.3332
	minimum = 6
	maximum = 862
Network latency average = 40.4187
	minimum = 6
	maximum = 753
Slowest packet = 883031
Flit latency average = 32.0178
	minimum = 6
	maximum = 751
Slowest flit = 2744378
Fragmentation average = 0.0713807
	minimum = 0
	maximum = 521
Injected packet rate average = 0.116578
	minimum = 0.0899529 (at node 5)
	maximum = 0.136017 (at node 46)
Accepted packet rate average = 0.116578
	minimum = 0.0899529 (at node 5)
	maximum = 0.136017 (at node 46)
Injected flit rate average = 0.207548
	minimum = 0.112292 (at node 5)
	maximum = 0.313686 (at node 46)
Accepted flit rate average= 0.207548
	minimum = 0.160839 (at node 30)
	maximum = 0.274111 (at node 15)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.8166 (13 samples)
	minimum = 6 (13 samples)
	maximum = 367.154 (13 samples)
Network latency average = 22.752 (13 samples)
	minimum = 6 (13 samples)
	maximum = 282.385 (13 samples)
Flit latency average = 23.4596 (13 samples)
	minimum = 6 (13 samples)
	maximum = 281.462 (13 samples)
Fragmentation average = 0.0118202 (13 samples)
	minimum = 0 (13 samples)
	maximum = 101.769 (13 samples)
Injected packet rate average = 0.0448396 (13 samples)
	minimum = 0.0327736 (13 samples)
	maximum = 0.11144 (13 samples)
Accepted packet rate average = 0.0448396 (13 samples)
	minimum = 0.0327736 (13 samples)
	maximum = 0.11144 (13 samples)
Injected flit rate average = 0.0721276 (13 samples)
	minimum = 0.0428636 (13 samples)
	maximum = 0.158844 (13 samples)
Accepted flit rate average = 0.0721276 (13 samples)
	minimum = 0.054721 (13 samples)
	maximum = 0.209978 (13 samples)
Injected packet size average = 1.60857 (13 samples)
Accepted packet size average = 1.60857 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 50 sec (3770 sec)
gpgpu_simulation_rate = 5666 (inst/sec)
gpgpu_simulation_rate = 871 (cycle/sec)
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4342
gpu_sim_insn = 1323702
gpu_ipc =     304.8600
gpu_tot_sim_cycle = 3510801
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       6.4622
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 732821
gpu_stall_icnt2sh    = 2365176
partiton_reqs_in_parallel = 95524
partiton_reqs_in_parallel_total    = 7624429
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.1989
partiton_reqs_in_parallel_util = 95524
partiton_reqs_in_parallel_util_total    = 7624429
gpu_sim_cycle_parition_util = 4342
gpu_tot_sim_cycle_parition_util    = 379496
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      20.1125
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     223.5348 GB/Sec
L2_BW_total  =      26.2758 GB/Sec
gpu_total_sim_rate=5891

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1509, 1554, 1610, 1256, 1568, 1343, 1182, 1824, 1514, 1523, 1320, 1552, 2048, 1623, 1403, 1374, 1203, 904, 1013, 1440, 1024, 1025, 1133, 800, 952, 1168, 1041, 1073, 1064, 914, 1015, 1180, 942, 1174, 1281, 1196, 1225, 1382, 837, 1302, 917, 1176, 1163, 1001, 851, 783, 1043, 962, 1565, 980, 977, 903, 1393, 1036, 1270, 1114, 824, 1072, 1242, 1152, 939, 1189, 1062, 868, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3283464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3268546
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10032
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4799773	W0_Idle:1585295	W0_Scoreboard:3788655	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 282 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 3510800 
mrq_lat_table:15068 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	726504 	235137 	4234 	2541 	1034 	1544 	355 	1721 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	105730 	32033 	366641 	212010 	102067 	134200 	12480 	2616 	1134 	723 	1537 	348 	1717 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	131124 	183013 	346239 	26810 	536 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	274562 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	412 	81 	17 	3 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.957447  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.490196  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.348837  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.705882  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.860000  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.673469  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22137/8155 = 2.714531
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:       7177      7795      9030      8878     11788     11021     16064     17103     20244     20723     21053     21693      8007      7572      7512      7959
dram[1]:       7349      7604      8332      9192     11402     11818     16598     18170     19464     20054     19937     19881      7719      6857      7606      7070
dram[2]:       7003      7350      7885      8051     11697     12803     17447     17432     21452     20510     20711     21114      7874      7185      8809      8325
dram[3]:       7457      7672      8497      9446     11569     10616     17571     16679     21602     20753     22122     21256      7834      7480      7844      8445
dram[4]:       8383      7371      9326      9192     11899     11891     17443     16384     20390     20175     20155     20563      8683      8526      7175      7432
dram[5]:       7893      7889      8891      9293     11794     11075     16647     16885     20710     21263     19682     19374      8068      7597      7300      7853
dram[6]:       7528      8251      9317      8867     10679     11671     16839     17757     20085     20623     20087     20413      8330      7743      7527      8361
dram[7]:       6852      6859      8503      8961     11684     11435     16150     18046     19773     20525     19195     20009      7291      7887      7805      9063
dram[8]:       7740      7398      8341      8699     10138     11166     15919     16175     19922     20328     20451     20432     18498      7409      7815      7919
dram[9]:       7886      7658      9615      8974     11317     10628     17880     16889     22429     21444     21130     21460      8006      7620      8295      8133
dram[10]:       7653      7645      8957     10262     11505     12010     17068     18226     21484     20938     21158     20668      7724      8175      8684      8327
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20291     26155     27305     27459     28918     25894     23039     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704462 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.02091
n_activity=35991 dram_eff=0.4144
bk0: 500a 708924i bk1: 496a 708550i bk2: 448a 709594i bk3: 448a 708728i bk4: 396a 708626i bk5: 396a 708828i bk6: 384a 708939i bk7: 384a 708717i bk8: 424a 708297i bk9: 424a 708401i bk10: 456a 709319i bk11: 456a 708535i bk12: 512a 708462i bk13: 512a 708039i bk14: 512a 707752i bk15: 512a 707805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.110337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704506 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.02092
n_activity=35033 dram_eff=0.4261
bk0: 496a 708382i bk1: 496a 708144i bk2: 448a 708830i bk3: 448a 708429i bk4: 396a 708529i bk5: 396a 708812i bk6: 384a 709181i bk7: 384a 709011i bk8: 424a 709053i bk9: 424a 709143i bk10: 460a 709182i bk11: 460a 709458i bk12: 512a 709357i bk13: 512a 708641i bk14: 512a 708365i bk15: 512a 708124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.139397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704481 n_act=747 n_pre=731 n_req=2010 n_rd=7260 n_write=195 bw_util=0.0209
n_activity=35793 dram_eff=0.4166
bk0: 496a 708671i bk1: 492a 708401i bk2: 448a 708534i bk3: 448a 708258i bk4: 396a 708509i bk5: 396a 708363i bk6: 384a 708177i bk7: 384a 708352i bk8: 424a 708582i bk9: 424a 708577i bk10: 460a 708860i bk11: 460a 709244i bk12: 512a 708720i bk13: 512a 708297i bk14: 512a 708676i bk15: 512a 708150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.146329
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704454 n_act=759 n_pre=743 n_req=2013 n_rd=7260 n_write=198 bw_util=0.02091
n_activity=35181 dram_eff=0.424
bk0: 496a 708142i bk1: 496a 708379i bk2: 448a 708128i bk3: 444a 708035i bk4: 396a 708722i bk5: 396a 708292i bk6: 384a 708864i bk7: 384a 709029i bk8: 424a 708739i bk9: 424a 709082i bk10: 460a 708820i bk11: 460a 709296i bk12: 512a 708722i bk13: 512a 708472i bk14: 512a 708154i bk15: 512a 708061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.137854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704460 n_act=754 n_pre=738 n_req=2011 n_rd=7268 n_write=194 bw_util=0.02092
n_activity=35213 dram_eff=0.4238
bk0: 496a 708486i bk1: 496a 708032i bk2: 448a 708548i bk3: 448a 708947i bk4: 392a 708572i bk5: 396a 708973i bk6: 384a 708749i bk7: 384a 708495i bk8: 424a 708076i bk9: 424a 707908i bk10: 460a 708668i bk11: 460a 708827i bk12: 512a 708626i bk13: 512a 709169i bk14: 516a 708142i bk15: 516a 707751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.139117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704487 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.02093
n_activity=35183 dram_eff=0.4245
bk0: 496a 708362i bk1: 496a 708084i bk2: 448a 708098i bk3: 448a 708365i bk4: 396a 708329i bk5: 396a 708072i bk6: 384a 708527i bk7: 384a 709622i bk8: 424a 707733i bk9: 424a 707876i bk10: 460a 708161i bk11: 460a 708585i bk12: 512a 708725i bk13: 512a 707976i bk14: 516a 707943i bk15: 516a 708231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.17325
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704431 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.02094
n_activity=36501 dram_eff=0.4094
bk0: 496a 708357i bk1: 496a 708150i bk2: 448a 708835i bk3: 448a 708417i bk4: 396a 709062i bk5: 396a 708756i bk6: 384a 709148i bk7: 384a 709452i bk8: 424a 709249i bk9: 424a 708864i bk10: 460a 709168i bk11: 460a 709320i bk12: 512a 709264i bk13: 512a 708684i bk14: 516a 708250i bk15: 516a 708070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.145238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704552 n_act=715 n_pre=699 n_req=2009 n_rd=7252 n_write=196 bw_util=0.02088
n_activity=35521 dram_eff=0.4194
bk0: 492a 708452i bk1: 488a 708340i bk2: 448a 708653i bk3: 448a 708305i bk4: 396a 708681i bk5: 396a 708667i bk6: 384a 709059i bk7: 384a 709185i bk8: 424a 708879i bk9: 424a 708302i bk10: 460a 708503i bk11: 460a 708523i bk12: 512a 708486i bk13: 512a 708189i bk14: 512a 708246i bk15: 512a 707689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202567
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704463 n_act=756 n_pre=740 n_req=2013 n_rd=7256 n_write=199 bw_util=0.0209
n_activity=35491 dram_eff=0.4201
bk0: 492a 708132i bk1: 492a 708307i bk2: 448a 708296i bk3: 448a 708331i bk4: 396a 708594i bk5: 396a 708407i bk6: 384a 709506i bk7: 384a 709117i bk8: 424a 708917i bk9: 424a 708514i bk10: 460a 709280i bk11: 460a 709531i bk12: 516a 709249i bk13: 508a 709069i bk14: 512a 708082i bk15: 512a 707842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.148028
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704549 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.02093
n_activity=34198 dram_eff=0.4366
bk0: 492a 708183i bk1: 492a 708469i bk2: 448a 708656i bk3: 448a 708102i bk4: 396a 708819i bk5: 396a 709381i bk6: 384a 709636i bk7: 384a 708730i bk8: 428a 708871i bk9: 428a 708465i bk10: 460a 708860i bk11: 460a 708754i bk12: 512a 708644i bk13: 512a 708024i bk14: 512a 707734i bk15: 512a 707861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151812
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713414 n_nop=704526 n_act=730 n_pre=714 n_req=2005 n_rd=7252 n_write=192 bw_util=0.02087
n_activity=35456 dram_eff=0.4199
bk0: 492a 708193i bk1: 492a 708219i bk2: 448a 708237i bk3: 448a 708138i bk4: 392a 708692i bk5: 392a 708429i bk6: 384a 709103i bk7: 384a 709161i bk8: 428a 709116i bk9: 428a 709197i bk10: 456a 709061i bk11: 460a 709203i bk12: 512a 708970i bk13: 512a 708223i bk14: 512a 708037i bk15: 512a 707839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.146417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.161
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.4409
	minimum = 6
	maximum = 588
Network latency average = 41.3128
	minimum = 6
	maximum = 338
Slowest packet = 1929115
Flit latency average = 51.2444
	minimum = 6
	maximum = 337
Slowest flit = 3328328
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471781
	minimum = 0.0368579 (at node 0)
	maximum = 0.279198 (at node 44)
Accepted packet rate average = 0.0471781
	minimum = 0.0368579 (at node 0)
	maximum = 0.279198 (at node 44)
Injected flit rate average = 0.0707671
	minimum = 0.0529832 (at node 30)
	maximum = 0.290256 (at node 44)
Accepted flit rate average= 0.0707671
	minimum = 0.0442294 (at node 0)
	maximum = 0.547339 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.5755 (14 samples)
	minimum = 6 (14 samples)
	maximum = 382.929 (14 samples)
Network latency average = 24.0778 (14 samples)
	minimum = 6 (14 samples)
	maximum = 286.357 (14 samples)
Flit latency average = 25.4442 (14 samples)
	minimum = 6 (14 samples)
	maximum = 285.429 (14 samples)
Fragmentation average = 0.0109759 (14 samples)
	minimum = 0 (14 samples)
	maximum = 94.5 (14 samples)
Injected packet rate average = 0.0450066 (14 samples)
	minimum = 0.0330653 (14 samples)
	maximum = 0.123422 (14 samples)
Accepted packet rate average = 0.0450066 (14 samples)
	minimum = 0.0330653 (14 samples)
	maximum = 0.123422 (14 samples)
Injected flit rate average = 0.0720305 (14 samples)
	minimum = 0.0435865 (14 samples)
	maximum = 0.168231 (14 samples)
Accepted flit rate average = 0.0720305 (14 samples)
	minimum = 0.0539716 (14 samples)
	maximum = 0.234075 (14 samples)
Injected packet size average = 1.60044 (14 samples)
Accepted packet size average = 1.60044 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 11 sec (3851 sec)
gpgpu_simulation_rate = 5891 (inst/sec)
gpgpu_simulation_rate = 911 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33834
gpu_sim_insn = 2978170
gpu_ipc =      88.0230
gpu_tot_sim_cycle = 3769321
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       6.8091
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990118
partiton_reqs_in_parallel = 507156
partiton_reqs_in_parallel_total    = 7719953
partiton_level_parallism =      14.9895
partiton_level_parallism_total  =       2.1827
partiton_reqs_in_parallel_util = 507156
partiton_reqs_in_parallel_util_total    = 7719953
gpu_sim_cycle_parition_util = 33178
gpu_tot_sim_cycle_parition_util    = 383838
partiton_level_parallism_util =      15.2859
partiton_level_parallism_util_total  =      19.7285
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     543.9561 GB/Sec
L2_BW_total  =      29.3563 GB/Sec
gpu_total_sim_rate=5706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184174
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1839, 1967, 1999, 1603, 1927, 1694, 1547, 2082, 1962, 1909, 1701, 1926, 2428, 1981, 1803, 1744, 1365, 1051, 1196, 1658, 1202, 1243, 1353, 1007, 1185, 1320, 1219, 1194, 1246, 1105, 1152, 1372, 1079, 1326, 1478, 1398, 1373, 1555, 974, 1465, 1119, 1327, 1330, 1207, 1080, 1025, 1251, 1145, 1748, 1138, 1160, 1071, 1561, 1188, 1438, 1301, 976, 1326, 1414, 1330, 1141, 1337, 1274, 1021, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3979160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3949811
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5335291	W0_Idle:1613789	W0_Scoreboard:4722563	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 351 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 3767929 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	830090 	313997 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	117207 	33755 	421174 	262829 	126784 	166445 	19910 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	150446 	236551 	453328 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	280920 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	426 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12572     12969     14034     13995     17976     17490     21944     23572     29396     29272     30918     31218     12665     11055     11955     12253
dram[1]:      12590     12633     13584     14290     17248     18229     22952     24738     28483     28485     29648     29263     12039     10850     12167     11107
dram[2]:      11311     12516     13101     13664     17993     18384     23276     23997     29588     30067     29513     30666     12047     11080     12965     13249
dram[3]:      12199     12438     14207     14722     17829     17111     23680     22879     30169     28363     31538     30487     12441     11621     12124     12787
dram[4]:      13313     12745     13961     14310     18977     18455     24275     22873     28652     29535     29359     30129     12580     12980     11721     11648
dram[5]:      12862     12897     14208     14634     18906     17764     22788     23176     29319     30077     29398     28606     12557     11902     11548     12022
dram[6]:      12063     13181     14589     13793     16685     17872     23488     24205     28744     29216     29115     28702     13025     11962     11582     12668
dram[7]:      12514     12364     14063     14245     17752     17667     22244     24196     28446     29458     28526     29733     11812     12488     12430     13784
dram[8]:      12703     11753     13669     13861     16146     17306     22588     23099     28753     28530     30045     29586     22301     11509     12284     12220
dram[9]:      12729     12668     15079     14148     17647     17454     24241     22935     31041     30317     30962     30774     11970     11693     12782     12158
dram[10]:      12652     12585     14254     15092     18033     18504     23210     24350     30444     29921     30821     30422     11922     12492     13007     12740
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767285 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01922
n_activity=35991 dram_eff=0.4144
bk0: 500a 771747i bk1: 496a 771373i bk2: 448a 772417i bk3: 448a 771551i bk4: 396a 771449i bk5: 396a 771651i bk6: 384a 771762i bk7: 384a 771540i bk8: 424a 771120i bk9: 424a 771224i bk10: 456a 772142i bk11: 456a 771358i bk12: 512a 771285i bk13: 512a 770862i bk14: 512a 770575i bk15: 512a 770628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.101407
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767329 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01923
n_activity=35033 dram_eff=0.4261
bk0: 496a 771205i bk1: 496a 770967i bk2: 448a 771653i bk3: 448a 771252i bk4: 396a 771352i bk5: 396a 771635i bk6: 384a 772004i bk7: 384a 771834i bk8: 424a 771876i bk9: 424a 771966i bk10: 460a 772005i bk11: 460a 772281i bk12: 512a 772180i bk13: 512a 771464i bk14: 512a 771188i bk15: 512a 770947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.128116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767298 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01922
n_activity=35845 dram_eff=0.4162
bk0: 496a 771495i bk1: 496a 771193i bk2: 448a 771356i bk3: 448a 771080i bk4: 396a 771331i bk5: 396a 771185i bk6: 384a 770999i bk7: 384a 771174i bk8: 424a 771405i bk9: 424a 771400i bk10: 460a 771683i bk11: 460a 772067i bk12: 512a 771544i bk13: 512a 771121i bk14: 512a 771500i bk15: 512a 770974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.134486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767271 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01923
n_activity=35233 dram_eff=0.4236
bk0: 496a 770966i bk1: 496a 771203i bk2: 448a 770952i bk3: 448a 770827i bk4: 396a 771544i bk5: 396a 771114i bk6: 384a 771686i bk7: 384a 771851i bk8: 424a 771561i bk9: 424a 771904i bk10: 460a 771643i bk11: 460a 772119i bk12: 512a 771545i bk13: 512a 771295i bk14: 512a 770978i bk15: 512a 770885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.126697
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767277 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01924
n_activity=35265 dram_eff=0.4234
bk0: 496a 771309i bk1: 496a 770855i bk2: 448a 771372i bk3: 448a 771771i bk4: 396a 771364i bk5: 396a 771795i bk6: 384a 771571i bk7: 384a 771317i bk8: 424a 770899i bk9: 424a 770731i bk10: 460a 771491i bk11: 460a 771650i bk12: 512a 771449i bk13: 512a 771992i bk14: 516a 770965i bk15: 516a 770574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.127858
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767310 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01924
n_activity=35183 dram_eff=0.4245
bk0: 496a 771185i bk1: 496a 770907i bk2: 448a 770921i bk3: 448a 771188i bk4: 396a 771152i bk5: 396a 770895i bk6: 384a 771350i bk7: 384a 772445i bk8: 424a 770556i bk9: 424a 770699i bk10: 460a 770984i bk11: 460a 771408i bk12: 512a 771548i bk13: 512a 770799i bk14: 516a 770766i bk15: 516a 771054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.159228
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767254 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01925
n_activity=36501 dram_eff=0.4094
bk0: 496a 771180i bk1: 496a 770973i bk2: 448a 771658i bk3: 448a 771240i bk4: 396a 771885i bk5: 396a 771579i bk6: 384a 771971i bk7: 384a 772275i bk8: 424a 772072i bk9: 424a 771687i bk10: 460a 771991i bk11: 460a 772143i bk12: 512a 772087i bk13: 512a 771507i bk14: 516a 771073i bk15: 516a 770893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.133484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767369 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.0192
n_activity=35573 dram_eff=0.419
bk0: 492a 771276i bk1: 492a 771132i bk2: 448a 771475i bk3: 448a 771127i bk4: 396a 771503i bk5: 396a 771489i bk6: 384a 771882i bk7: 384a 772008i bk8: 424a 771702i bk9: 424a 771125i bk10: 460a 771326i bk11: 460a 771346i bk12: 512a 771309i bk13: 512a 771012i bk14: 512a 771070i bk15: 512a 770513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186173
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767280 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01922
n_activity=35543 dram_eff=0.4197
bk0: 492a 770955i bk1: 492a 771130i bk2: 448a 771119i bk3: 448a 771154i bk4: 396a 771417i bk5: 396a 771230i bk6: 384a 772329i bk7: 384a 771940i bk8: 424a 771740i bk9: 424a 771337i bk10: 460a 772103i bk11: 460a 772354i bk12: 516a 772072i bk13: 512a 771861i bk14: 512a 770904i bk15: 512a 770665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.136047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767372 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.01923
n_activity=34198 dram_eff=0.4366
bk0: 492a 771006i bk1: 492a 771292i bk2: 448a 771479i bk3: 448a 770925i bk4: 396a 771642i bk5: 396a 772204i bk6: 384a 772459i bk7: 384a 771553i bk8: 428a 771694i bk9: 428a 771288i bk10: 460a 771683i bk11: 460a 771577i bk12: 512a 771467i bk13: 512a 770847i bk14: 512a 770557i bk15: 512a 770684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139526
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=776237 n_nop=767343 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01919
n_activity=35508 dram_eff=0.4195
bk0: 492a 771016i bk1: 492a 771042i bk2: 448a 771060i bk3: 448a 770961i bk4: 392a 771515i bk5: 392a 771252i bk6: 384a 771926i bk7: 384a 771984i bk8: 428a 771939i bk9: 428a 772021i bk10: 460a 771853i bk11: 460a 772025i bk12: 512a 771792i bk13: 512a 771046i bk14: 512a 770860i bk15: 512a 770662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.134567

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 83.2731
	minimum = 6
	maximum = 860
Network latency average = 44.3321
	minimum = 6
	maximum = 662
Slowest packet = 1952096
Flit latency average = 32.9713
	minimum = 6
	maximum = 662
Slowest flit = 3368886
Fragmentation average = 0.0152933
	minimum = 0
	maximum = 490
Injected packet rate average = 0.114781
	minimum = 0.0857151 (at node 25)
	maximum = 0.132725 (at node 48)
Accepted packet rate average = 0.114781
	minimum = 0.0857151 (at node 25)
	maximum = 0.132725 (at node 48)
Injected flit rate average = 0.197498
	minimum = 0.0888186 (at node 25)
	maximum = 0.320855 (at node 44)
Accepted flit rate average= 0.197498
	minimum = 0.131085 (at node 41)
	maximum = 0.278412 (at node 2)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.422 (15 samples)
	minimum = 6 (15 samples)
	maximum = 414.733 (15 samples)
Network latency average = 25.4281 (15 samples)
	minimum = 6 (15 samples)
	maximum = 311.4 (15 samples)
Flit latency average = 25.946 (15 samples)
	minimum = 6 (15 samples)
	maximum = 310.533 (15 samples)
Fragmentation average = 0.0112637 (15 samples)
	minimum = 0 (15 samples)
	maximum = 120.867 (15 samples)
Injected packet rate average = 0.0496583 (15 samples)
	minimum = 0.0365753 (15 samples)
	maximum = 0.124043 (15 samples)
Accepted packet rate average = 0.0496583 (15 samples)
	minimum = 0.0365753 (15 samples)
	maximum = 0.124043 (15 samples)
Injected flit rate average = 0.080395 (15 samples)
	minimum = 0.0466019 (15 samples)
	maximum = 0.178406 (15 samples)
Accepted flit rate average = 0.080395 (15 samples)
	minimum = 0.0591125 (15 samples)
	maximum = 0.237031 (15 samples)
Injected packet size average = 1.61896 (15 samples)
Accepted packet size average = 1.61896 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 58 sec (4498 sec)
gpgpu_simulation_rate = 5706 (inst/sec)
gpgpu_simulation_rate = 837 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2141
gpu_sim_insn = 1122762
gpu_ipc =     524.4101
gpu_tot_sim_cycle = 3993612
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       6.7078
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990119
partiton_reqs_in_parallel = 47102
partiton_reqs_in_parallel_total    = 8227109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       2.0719
partiton_reqs_in_parallel_util = 47102
partiton_reqs_in_parallel_util_total    = 8227109
gpu_sim_cycle_parition_util = 2141
gpu_tot_sim_cycle_parition_util    = 417016
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7401
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     216.2191 GB/Sec
L2_BW_total  =      27.8235 GB/Sec
gpu_total_sim_rate=5907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1860, 1988, 2020, 1639, 1948, 1730, 1583, 2103, 1983, 1945, 1737, 1947, 2449, 2002, 1839, 1765, 1401, 1072, 1217, 1694, 1238, 1264, 1374, 1028, 1206, 1356, 1240, 1215, 1282, 1126, 1173, 1408, 1100, 1362, 1499, 1434, 1394, 1591, 995, 1486, 1140, 1363, 1351, 1228, 1116, 1046, 1272, 1166, 1769, 1159, 1196, 1092, 1597, 1209, 1474, 1322, 1012, 1347, 1435, 1351, 1162, 1358, 1310, 1042, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3999532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3970183
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5364833	W0_Idle:1637299	W0_Scoreboard:4735704	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 350 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 3993611 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834683 	314288 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	119255 	33996 	421423 	263513 	128100 	166788 	19913 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152187 	236856 	453330 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	283756 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	431 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12572     12969     14046     14016     18009     17534     22095     23700     29460     29341     30946     31251     12665     11055     11955     12253
dram[1]:      12590     12633     13594     14303     17296     18277     23106     24876     28544     28553     29678     29290     12039     10850     12167     11107
dram[2]:      11311     12516     13114     13680     18032     18423     23414     24145     29649     30139     29545     30686     12047     11080     12965     13249
dram[3]:      12199     12438     14221     14736     17882     17146     23817     23028     30237     28417     31567     30500     12441     11621     12124     12787
dram[4]:      13313     12745     13973     14331     19028     18498     24417     23020     28720     29599     29384     30153     12580     12980     11721     11648
dram[5]:      12862     12897     14217     14658     18955     17816     22920     23321     29386     30141     29421     28630     12557     11902     11548     12022
dram[6]:      12063     13181     14608     13815     16743     17926     23635     24345     28811     29284     29132     28725     13025     11962     11582     12668
dram[7]:      12514     12364     14075     14265     17815     17716     22384     24342     28511     29520     28556     29757     11812     12488     12430     13784
dram[8]:      12703     11753     13694     13873     16201     17345     22736     23255     28829     28603     30070     29610     23275     11509     12284     12220
dram[9]:      12729     12668     15098     14160     17698     17504     24394     23084     31101     30382     30992     30785     11970     11693     12782     12158
dram[10]:      12652     12585     14267     15109     18082     18557     23351     24490     30504     29988     30853     30449     11922     12492     13007     12740
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771259 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01912
n_activity=35991 dram_eff=0.4144
bk0: 500a 775721i bk1: 496a 775347i bk2: 448a 776391i bk3: 448a 775525i bk4: 396a 775423i bk5: 396a 775625i bk6: 384a 775736i bk7: 384a 775514i bk8: 424a 775094i bk9: 424a 775198i bk10: 456a 776116i bk11: 456a 775332i bk12: 512a 775259i bk13: 512a 774836i bk14: 512a 774549i bk15: 512a 774602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.100891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771303 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01913
n_activity=35033 dram_eff=0.4261
bk0: 496a 775179i bk1: 496a 774941i bk2: 448a 775627i bk3: 448a 775226i bk4: 396a 775326i bk5: 396a 775609i bk6: 384a 775978i bk7: 384a 775808i bk8: 424a 775850i bk9: 424a 775940i bk10: 460a 775979i bk11: 460a 776255i bk12: 512a 776154i bk13: 512a 775438i bk14: 512a 775162i bk15: 512a 774921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.127463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771272 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01912
n_activity=35845 dram_eff=0.4162
bk0: 496a 775469i bk1: 496a 775167i bk2: 448a 775330i bk3: 448a 775054i bk4: 396a 775305i bk5: 396a 775159i bk6: 384a 774973i bk7: 384a 775148i bk8: 424a 775379i bk9: 424a 775374i bk10: 460a 775657i bk11: 460a 776041i bk12: 512a 775518i bk13: 512a 775095i bk14: 512a 775474i bk15: 512a 774948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.133801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771245 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01913
n_activity=35233 dram_eff=0.4236
bk0: 496a 774940i bk1: 496a 775177i bk2: 448a 774926i bk3: 448a 774801i bk4: 396a 775518i bk5: 396a 775088i bk6: 384a 775660i bk7: 384a 775825i bk8: 424a 775535i bk9: 424a 775878i bk10: 460a 775617i bk11: 460a 776093i bk12: 512a 775519i bk13: 512a 775269i bk14: 512a 774952i bk15: 512a 774859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.126052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771251 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01914
n_activity=35265 dram_eff=0.4234
bk0: 496a 775283i bk1: 496a 774829i bk2: 448a 775346i bk3: 448a 775745i bk4: 396a 775338i bk5: 396a 775769i bk6: 384a 775545i bk7: 384a 775291i bk8: 424a 774873i bk9: 424a 774705i bk10: 460a 775465i bk11: 460a 775624i bk12: 512a 775423i bk13: 512a 775966i bk14: 516a 774939i bk15: 516a 774548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.127207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771284 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01914
n_activity=35183 dram_eff=0.4245
bk0: 496a 775159i bk1: 496a 774881i bk2: 448a 774895i bk3: 448a 775162i bk4: 396a 775126i bk5: 396a 774869i bk6: 384a 775324i bk7: 384a 776419i bk8: 424a 774530i bk9: 424a 774673i bk10: 460a 774958i bk11: 460a 775382i bk12: 512a 775522i bk13: 512a 774773i bk14: 516a 774740i bk15: 516a 775028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.158417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771228 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01915
n_activity=36501 dram_eff=0.4094
bk0: 496a 775154i bk1: 496a 774947i bk2: 448a 775632i bk3: 448a 775214i bk4: 396a 775859i bk5: 396a 775553i bk6: 384a 775945i bk7: 384a 776249i bk8: 424a 776046i bk9: 424a 775661i bk10: 460a 775965i bk11: 460a 776117i bk12: 512a 776061i bk13: 512a 775481i bk14: 516a 775047i bk15: 516a 774867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.132804
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771343 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.0191
n_activity=35573 dram_eff=0.419
bk0: 492a 775250i bk1: 492a 775106i bk2: 448a 775449i bk3: 448a 775101i bk4: 396a 775477i bk5: 396a 775463i bk6: 384a 775856i bk7: 384a 775982i bk8: 424a 775676i bk9: 424a 775099i bk10: 460a 775300i bk11: 460a 775320i bk12: 512a 775283i bk13: 512a 774986i bk14: 512a 775044i bk15: 512a 774487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185224
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771254 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01912
n_activity=35543 dram_eff=0.4197
bk0: 492a 774929i bk1: 492a 775104i bk2: 448a 775093i bk3: 448a 775128i bk4: 396a 775391i bk5: 396a 775204i bk6: 384a 776303i bk7: 384a 775914i bk8: 424a 775714i bk9: 424a 775311i bk10: 460a 776077i bk11: 460a 776328i bk12: 516a 776046i bk13: 512a 775835i bk14: 512a 774878i bk15: 512a 774639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.135354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771346 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.01914
n_activity=34198 dram_eff=0.4366
bk0: 492a 774980i bk1: 492a 775266i bk2: 448a 775453i bk3: 448a 774899i bk4: 396a 775616i bk5: 396a 776178i bk6: 384a 776433i bk7: 384a 775527i bk8: 428a 775668i bk9: 428a 775262i bk10: 460a 775657i bk11: 460a 775551i bk12: 512a 775441i bk13: 512a 774821i bk14: 512a 774531i bk15: 512a 774658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=780211 n_nop=771317 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01909
n_activity=35508 dram_eff=0.4195
bk0: 492a 774990i bk1: 492a 775016i bk2: 448a 775034i bk3: 448a 774935i bk4: 392a 775489i bk5: 392a 775226i bk6: 384a 775900i bk7: 384a 775958i bk8: 428a 775913i bk9: 428a 775995i bk10: 460a 775827i bk11: 460a 775999i bk12: 512a 775766i bk13: 512a 775020i bk14: 512a 774834i bk15: 512a 774636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.133882

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.178
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.4343
	minimum = 6
	maximum = 581
Network latency average = 28.1775
	minimum = 6
	maximum = 416
Slowest packet = 2337731
Flit latency average = 33.2411
	minimum = 6
	maximum = 415
Slowest flit = 4024877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0456449
	minimum = 0.0308411 (at node 8)
	maximum = 0.21028 (at node 44)
Accepted packet rate average = 0.0456449
	minimum = 0.0308411 (at node 8)
	maximum = 0.21028 (at node 44)
Injected flit rate average = 0.0684673
	minimum = 0.046729 (at node 8)
	maximum = 0.23271 (at node 44)
Accepted flit rate average= 0.0684673
	minimum = 0.0457944 (at node 8)
	maximum = 0.398131 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.7977 (16 samples)
	minimum = 6 (16 samples)
	maximum = 425.125 (16 samples)
Network latency average = 25.5999 (16 samples)
	minimum = 6 (16 samples)
	maximum = 317.938 (16 samples)
Flit latency average = 26.402 (16 samples)
	minimum = 6 (16 samples)
	maximum = 317.062 (16 samples)
Fragmentation average = 0.0105597 (16 samples)
	minimum = 0 (16 samples)
	maximum = 113.312 (16 samples)
Injected packet rate average = 0.0494075 (16 samples)
	minimum = 0.0362169 (16 samples)
	maximum = 0.129432 (16 samples)
Accepted packet rate average = 0.0494075 (16 samples)
	minimum = 0.0362169 (16 samples)
	maximum = 0.129432 (16 samples)
Injected flit rate average = 0.0796495 (16 samples)
	minimum = 0.0466099 (16 samples)
	maximum = 0.1818 (16 samples)
Accepted flit rate average = 0.0796495 (16 samples)
	minimum = 0.0582801 (16 samples)
	maximum = 0.247099 (16 samples)
Injected packet size average = 1.61209 (16 samples)
Accepted packet size average = 1.61209 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 35 sec (4535 sec)
gpgpu_simulation_rate = 5907 (inst/sec)
gpgpu_simulation_rate = 880 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5314
gpu_sim_insn = 1288129
gpu_ipc =     242.4029
gpu_tot_sim_cycle = 4223612
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       6.6475
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990119
partiton_reqs_in_parallel = 116908
partiton_reqs_in_parallel_total    = 8274211
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.9867
partiton_reqs_in_parallel_util = 116908
partiton_reqs_in_parallel_util_total    = 8274211
gpu_sim_cycle_parition_util = 5314
gpu_tot_sim_cycle_parition_util    = 419157
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7684
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     156.4453 GB/Sec
L2_BW_total  =      26.5052 GB/Sec
gpu_total_sim_rate=6116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251915
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1883, 2066, 2143, 1662, 1971, 1753, 1676, 2126, 2006, 1968, 1760, 1970, 2527, 2025, 1862, 1788, 1424, 1095, 1240, 1772, 1346, 1287, 1397, 1051, 1284, 1379, 1348, 1238, 1360, 1204, 1196, 1431, 1208, 1385, 1592, 1457, 1417, 1614, 1073, 1509, 1163, 1386, 1374, 1290, 1139, 1139, 1395, 1189, 1877, 1252, 1219, 1115, 1620, 1317, 1497, 1345, 1105, 1370, 1558, 1444, 1185, 1436, 1333, 1135, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 4000221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3970872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5371384	W0_Idle:1650357	W0_Scoreboard:4855711	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 349 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 4222619 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	843454 	314288 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	126742 	34038 	421423 	263513 	129342 	166788 	19913 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	159990 	237101 	453330 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	283756 	723 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	442 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12617     12998     14118     14091     18133     17671     22142     23744     29518     29417     31016     31328     12697     11084     11981     12293
dram[1]:      12612     12667     13667     14375     17433     18425     23142     24908     28624     28614     29759     29378     12063     10878     12188     11141
dram[2]:      11338     12551     13190     13752     18165     18549     23445     24160     29717     30215     29635     30767     12068     11103     12991     13278
dram[3]:      12223     12461     14306     14811     18008     17273     23845     23044     30312     28519     31639     30578     12477     11661     12146     12816
dram[4]:      13351     12790     14044     14408     19176     18634     24437     23040     28786     29687     29467     30228     12597     13015     11746     11673
dram[5]:      12881     12920     14290     14736     19088     17955     22940     23353     29467     30214     29496     28697     12588     11934     11568     12052
dram[6]:      12092     13205     14683     13892     16857     18054     23674     24365     28871     29358     29210     28815     13068     12003     11619     12697
dram[7]:      12552     12401     14143     14360     17948     17837     22415     24376     28571     29592     28633     29821     11838     12509     12467     13817
dram[8]:      12746     11805     13780     13964     16328     17467     22804     23275     28921     28679     30149     29689     23305     11527     12317     12260
dram[9]:      12745     12691     15161     14233     17837     17651     24424     23110     31183     30463     31058     30856     12012     11727     12816     12198
dram[10]:      12675     12617     14339     15191     18197     18668     23376     24511     30568     30060     30927     30543     11948     12516     13039     12764
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781125 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01888
n_activity=35991 dram_eff=0.4144
bk0: 500a 785587i bk1: 496a 785213i bk2: 448a 786257i bk3: 448a 785391i bk4: 396a 785289i bk5: 396a 785491i bk6: 384a 785602i bk7: 384a 785380i bk8: 424a 784960i bk9: 424a 785064i bk10: 456a 785982i bk11: 456a 785198i bk12: 512a 785125i bk13: 512a 784702i bk14: 512a 784415i bk15: 512a 784468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0996308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781169 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01889
n_activity=35033 dram_eff=0.4261
bk0: 496a 785045i bk1: 496a 784807i bk2: 448a 785493i bk3: 448a 785092i bk4: 396a 785192i bk5: 396a 785475i bk6: 384a 785844i bk7: 384a 785674i bk8: 424a 785716i bk9: 424a 785806i bk10: 460a 785845i bk11: 460a 786121i bk12: 512a 786020i bk13: 512a 785304i bk14: 512a 785028i bk15: 512a 784787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.125871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781138 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01888
n_activity=35845 dram_eff=0.4162
bk0: 496a 785335i bk1: 496a 785033i bk2: 448a 785196i bk3: 448a 784920i bk4: 396a 785171i bk5: 396a 785025i bk6: 384a 784839i bk7: 384a 785014i bk8: 424a 785245i bk9: 424a 785240i bk10: 460a 785523i bk11: 460a 785907i bk12: 512a 785384i bk13: 512a 784961i bk14: 512a 785340i bk15: 512a 784814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.13213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781111 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01889
n_activity=35233 dram_eff=0.4236
bk0: 496a 784806i bk1: 496a 785043i bk2: 448a 784792i bk3: 448a 784667i bk4: 396a 785384i bk5: 396a 784954i bk6: 384a 785526i bk7: 384a 785691i bk8: 424a 785401i bk9: 424a 785744i bk10: 460a 785483i bk11: 460a 785959i bk12: 512a 785385i bk13: 512a 785135i bk14: 512a 784818i bk15: 512a 784725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.124478
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781117 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.0189
n_activity=35265 dram_eff=0.4234
bk0: 496a 785149i bk1: 496a 784695i bk2: 448a 785212i bk3: 448a 785611i bk4: 396a 785204i bk5: 396a 785635i bk6: 384a 785411i bk7: 384a 785157i bk8: 424a 784739i bk9: 424a 784571i bk10: 460a 785331i bk11: 460a 785490i bk12: 512a 785289i bk13: 512a 785832i bk14: 516a 784805i bk15: 516a 784414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.125618
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781150 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.0189
n_activity=35183 dram_eff=0.4245
bk0: 496a 785025i bk1: 496a 784747i bk2: 448a 784761i bk3: 448a 785028i bk4: 396a 784992i bk5: 396a 784735i bk6: 384a 785190i bk7: 384a 786285i bk8: 424a 784396i bk9: 424a 784539i bk10: 460a 784824i bk11: 460a 785248i bk12: 512a 785388i bk13: 512a 784639i bk14: 516a 784606i bk15: 516a 784894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.156439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781094 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01891
n_activity=36501 dram_eff=0.4094
bk0: 496a 785020i bk1: 496a 784813i bk2: 448a 785498i bk3: 448a 785080i bk4: 396a 785725i bk5: 396a 785419i bk6: 384a 785811i bk7: 384a 786115i bk8: 424a 785912i bk9: 424a 785527i bk10: 460a 785831i bk11: 460a 785983i bk12: 512a 785927i bk13: 512a 785347i bk14: 516a 784913i bk15: 516a 784733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.131145
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781209 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.01886
n_activity=35573 dram_eff=0.419
bk0: 492a 785116i bk1: 492a 784972i bk2: 448a 785315i bk3: 448a 784967i bk4: 396a 785343i bk5: 396a 785329i bk6: 384a 785722i bk7: 384a 785848i bk8: 424a 785542i bk9: 424a 784965i bk10: 460a 785166i bk11: 460a 785186i bk12: 512a 785149i bk13: 512a 784852i bk14: 512a 784910i bk15: 512a 784353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182911
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781120 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01888
n_activity=35543 dram_eff=0.4197
bk0: 492a 784795i bk1: 492a 784970i bk2: 448a 784959i bk3: 448a 784994i bk4: 396a 785257i bk5: 396a 785070i bk6: 384a 786169i bk7: 384a 785780i bk8: 424a 785580i bk9: 424a 785177i bk10: 460a 785943i bk11: 460a 786194i bk12: 516a 785912i bk13: 512a 785701i bk14: 512a 784744i bk15: 512a 784505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.133664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781212 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.0189
n_activity=34198 dram_eff=0.4366
bk0: 492a 784846i bk1: 492a 785132i bk2: 448a 785319i bk3: 448a 784765i bk4: 396a 785482i bk5: 396a 786044i bk6: 384a 786299i bk7: 384a 785393i bk8: 428a 785534i bk9: 428a 785128i bk10: 460a 785523i bk11: 460a 785417i bk12: 512a 785307i bk13: 512a 784687i bk14: 512a 784397i bk15: 512a 784524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=790077 n_nop=781183 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01885
n_activity=35508 dram_eff=0.4195
bk0: 492a 784856i bk1: 492a 784882i bk2: 448a 784900i bk3: 448a 784801i bk4: 392a 785355i bk5: 392a 785092i bk6: 384a 785766i bk7: 384a 785824i bk8: 428a 785779i bk9: 428a 785861i bk10: 460a 785693i bk11: 460a 785865i bk12: 512a 785632i bk13: 512a 784886i bk14: 512a 784700i bk15: 512a 784502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.13221

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34437
	minimum = 6
	maximum = 29
Network latency average = 7.33805
	minimum = 6
	maximum = 29
Slowest packet = 2349743
Flit latency average = 6.91285
	minimum = 6
	maximum = 28
Slowest flit = 4042726
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0330171
	minimum = 0.022492 (at node 8)
	maximum = 0.0425372 (at node 44)
Accepted packet rate average = 0.0330171
	minimum = 0.022492 (at node 8)
	maximum = 0.0425372 (at node 44)
Injected flit rate average = 0.0503444
	minimum = 0.0242801 (at node 8)
	maximum = 0.0830981 (at node 44)
Accepted flit rate average= 0.0503444
	minimum = 0.0368906 (at node 48)
	maximum = 0.0725579 (at node 26)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.6534 (17 samples)
	minimum = 6 (17 samples)
	maximum = 401.824 (17 samples)
Network latency average = 24.5257 (17 samples)
	minimum = 6 (17 samples)
	maximum = 300.941 (17 samples)
Flit latency average = 25.2555 (17 samples)
	minimum = 6 (17 samples)
	maximum = 300.059 (17 samples)
Fragmentation average = 0.00993858 (17 samples)
	minimum = 0 (17 samples)
	maximum = 106.647 (17 samples)
Injected packet rate average = 0.0484433 (17 samples)
	minimum = 0.0354095 (17 samples)
	maximum = 0.124321 (17 samples)
Accepted packet rate average = 0.0484433 (17 samples)
	minimum = 0.0354095 (17 samples)
	maximum = 0.124321 (17 samples)
Injected flit rate average = 0.0779257 (17 samples)
	minimum = 0.0452964 (17 samples)
	maximum = 0.175994 (17 samples)
Accepted flit rate average = 0.0779257 (17 samples)
	minimum = 0.0570219 (17 samples)
	maximum = 0.236832 (17 samples)
Injected packet size average = 1.60859 (17 samples)
Accepted packet size average = 1.60859 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 30 sec (4590 sec)
gpgpu_simulation_rate = 6116 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1093
gpu_sim_insn = 1114172
gpu_ipc =    1019.3705
gpu_tot_sim_cycle = 4446855
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       6.5644
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990119
partiton_reqs_in_parallel = 24046
partiton_reqs_in_parallel_total    = 8391119
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.8924
partiton_reqs_in_parallel_util = 24046
partiton_reqs_in_parallel_util_total    = 8391119
gpu_sim_cycle_parition_util = 1093
gpu_tot_sim_cycle_parition_util    = 424471
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7741
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     179.6820 GB/Sec
L2_BW_total  =      25.2187 GB/Sec
gpu_total_sim_rate=6325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1925, 2108, 2185, 1704, 2013, 1795, 1718, 2168, 2048, 2010, 1802, 2012, 2569, 2067, 1904, 1830, 1445, 1116, 1261, 1793, 1367, 1308, 1418, 1072, 1305, 1400, 1369, 1259, 1381, 1225, 1217, 1452, 1229, 1406, 1613, 1478, 1438, 1635, 1094, 1530, 1184, 1407, 1395, 1311, 1160, 1160, 1416, 1210, 1898, 1273, 1240, 1136, 1641, 1338, 1518, 1366, 1126, 1391, 1579, 1465, 1206, 1457, 1354, 1156, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 4000221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3970872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5375713	W0_Idle:1653966	W0_Scoreboard:4867251	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 348 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 4446854 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	845526 	314288 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	128725 	34127 	421423 	263513 	129342 	166788 	19913 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	161748 	237391 	453330 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	283756 	747 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	445 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12617     12998     14118     14091     18139     17676     22231     23834     29545     29444     31016     31328     12697     11084     11981     12293
dram[1]:      12612     12667     13667     14375     17438     18430     23230     24996     28652     28641     29759     29378     12063     10878     12188     11141
dram[2]:      11338     12551     13190     13752     18170     18554     23532     24248     29745     30244     29635     30767     12068     11103     12991     13278
dram[3]:      12223     12461     14307     14812     18013     17278     23932     23130     30339     28547     31639     30578     12477     11661     12146     12816
dram[4]:      13351     12790     14044     14408     19182     18639     24524     23128     28813     29715     29468     30228     12597     13015     11746     11673
dram[5]:      12881     12920     14290     14736     19093     17960     23028     23442     29494     30241     29497     28698     12588     11934     11568     12052
dram[6]:      12092     13205     14683     13892     16867     18064     23764     24455     28898     29386     29210     28815     13068     12003     11619     12697
dram[7]:      12552     12401     14143     14360     17958     17848     22503     24464     28598     29619     28633     29821     11838     12509     12467     13817
dram[8]:      12746     11805     13780     13965     16339     17477     22892     23363     28949     28706     30149     29689     23310     11527     12317     12260
dram[9]:      12745     12691     15161     14233     17849     17661     24511     23198     31206     30486     31058     30856     12012     11727     12816     12198
dram[10]:      12675     12617     14339     15191     18209     18680     23463     24599     30590     30083     30927     30543     11948     12516     13039     12764
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783153 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01883
n_activity=35991 dram_eff=0.4144
bk0: 500a 787615i bk1: 496a 787241i bk2: 448a 788285i bk3: 448a 787419i bk4: 396a 787317i bk5: 396a 787519i bk6: 384a 787630i bk7: 384a 787408i bk8: 424a 786988i bk9: 424a 787092i bk10: 456a 788010i bk11: 456a 787226i bk12: 512a 787153i bk13: 512a 786730i bk14: 512a 786443i bk15: 512a 786496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0993757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783197 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01885
n_activity=35033 dram_eff=0.4261
bk0: 496a 787073i bk1: 496a 786835i bk2: 448a 787521i bk3: 448a 787120i bk4: 396a 787220i bk5: 396a 787503i bk6: 384a 787872i bk7: 384a 787702i bk8: 424a 787744i bk9: 424a 787834i bk10: 460a 787873i bk11: 460a 788149i bk12: 512a 788048i bk13: 512a 787332i bk14: 512a 787056i bk15: 512a 786815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.125549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783166 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01883
n_activity=35845 dram_eff=0.4162
bk0: 496a 787363i bk1: 496a 787061i bk2: 448a 787224i bk3: 448a 786948i bk4: 396a 787199i bk5: 396a 787053i bk6: 384a 786867i bk7: 384a 787042i bk8: 424a 787273i bk9: 424a 787268i bk10: 460a 787551i bk11: 460a 787935i bk12: 512a 787412i bk13: 512a 786989i bk14: 512a 787368i bk15: 512a 786842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.131792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783139 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01884
n_activity=35233 dram_eff=0.4236
bk0: 496a 786834i bk1: 496a 787071i bk2: 448a 786820i bk3: 448a 786695i bk4: 396a 787412i bk5: 396a 786982i bk6: 384a 787554i bk7: 384a 787719i bk8: 424a 787429i bk9: 424a 787772i bk10: 460a 787511i bk11: 460a 787987i bk12: 512a 787413i bk13: 512a 787163i bk14: 512a 786846i bk15: 512a 786753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.124159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783145 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01885
n_activity=35265 dram_eff=0.4234
bk0: 496a 787177i bk1: 496a 786723i bk2: 448a 787240i bk3: 448a 787639i bk4: 396a 787232i bk5: 396a 787663i bk6: 384a 787439i bk7: 384a 787185i bk8: 424a 786767i bk9: 424a 786599i bk10: 460a 787359i bk11: 460a 787518i bk12: 512a 787317i bk13: 512a 787860i bk14: 516a 786833i bk15: 516a 786442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.125297
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783178 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01885
n_activity=35183 dram_eff=0.4245
bk0: 496a 787053i bk1: 496a 786775i bk2: 448a 786789i bk3: 448a 787056i bk4: 396a 787020i bk5: 396a 786763i bk6: 384a 787218i bk7: 384a 788313i bk8: 424a 786424i bk9: 424a 786567i bk10: 460a 786852i bk11: 460a 787276i bk12: 512a 787416i bk13: 512a 786667i bk14: 516a 786634i bk15: 516a 786922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.156039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783122 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01886
n_activity=36501 dram_eff=0.4094
bk0: 496a 787048i bk1: 496a 786841i bk2: 448a 787526i bk3: 448a 787108i bk4: 396a 787753i bk5: 396a 787447i bk6: 384a 787839i bk7: 384a 788143i bk8: 424a 787940i bk9: 424a 787555i bk10: 460a 787859i bk11: 460a 788011i bk12: 512a 787955i bk13: 512a 787375i bk14: 516a 786941i bk15: 516a 786761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.13081
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783237 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.01882
n_activity=35573 dram_eff=0.419
bk0: 492a 787144i bk1: 492a 787000i bk2: 448a 787343i bk3: 448a 786995i bk4: 396a 787371i bk5: 396a 787357i bk6: 384a 787750i bk7: 384a 787876i bk8: 424a 787570i bk9: 424a 786993i bk10: 460a 787194i bk11: 460a 787214i bk12: 512a 787177i bk13: 512a 786880i bk14: 512a 786938i bk15: 512a 786381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182443
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783148 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01883
n_activity=35543 dram_eff=0.4197
bk0: 492a 786823i bk1: 492a 786998i bk2: 448a 786987i bk3: 448a 787022i bk4: 396a 787285i bk5: 396a 787098i bk6: 384a 788197i bk7: 384a 787808i bk8: 424a 787608i bk9: 424a 787205i bk10: 460a 787971i bk11: 460a 788222i bk12: 516a 787940i bk13: 512a 787729i bk14: 512a 786772i bk15: 512a 786533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.133322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783240 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.01885
n_activity=34198 dram_eff=0.4366
bk0: 492a 786874i bk1: 492a 787160i bk2: 448a 787347i bk3: 448a 786793i bk4: 396a 787510i bk5: 396a 788072i bk6: 384a 788327i bk7: 384a 787421i bk8: 428a 787562i bk9: 428a 787156i bk10: 460a 787551i bk11: 460a 787445i bk12: 512a 787335i bk13: 512a 786715i bk14: 512a 786425i bk15: 512a 786552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=792105 n_nop=783211 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01881
n_activity=35508 dram_eff=0.4195
bk0: 492a 786884i bk1: 492a 786910i bk2: 448a 786928i bk3: 448a 786829i bk4: 392a 787383i bk5: 392a 787120i bk6: 384a 787794i bk7: 384a 787852i bk8: 428a 787807i bk9: 428a 787889i bk10: 460a 787721i bk11: 460a 787893i bk12: 512a 787660i bk13: 512a 786914i bk14: 512a 786728i bk15: 512a 786530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.131871

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.42181
	minimum = 6
	maximum = 27
Network latency average = 8.32167
	minimum = 6
	maximum = 26
Slowest packet = 2362877
Flit latency average = 8.04858
	minimum = 6
	maximum = 25
Slowest flit = 4064709
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0379487
	minimum = 0.029304 (at node 7)
	maximum = 0.0467033 (at node 44)
Accepted packet rate average = 0.0379487
	minimum = 0.029304 (at node 7)
	maximum = 0.0467033 (at node 44)
Injected flit rate average = 0.0569231
	minimum = 0.029304 (at node 7)
	maximum = 0.0906593 (at node 44)
Accepted flit rate average= 0.0569231
	minimum = 0.0421245 (at node 28)
	maximum = 0.0750916 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.8072 (18 samples)
	minimum = 6 (18 samples)
	maximum = 381 (18 samples)
Network latency average = 23.6255 (18 samples)
	minimum = 6 (18 samples)
	maximum = 285.667 (18 samples)
Flit latency average = 24.2996 (18 samples)
	minimum = 6 (18 samples)
	maximum = 284.778 (18 samples)
Fragmentation average = 0.00938644 (18 samples)
	minimum = 0 (18 samples)
	maximum = 100.722 (18 samples)
Injected packet rate average = 0.0478603 (18 samples)
	minimum = 0.0350704 (18 samples)
	maximum = 0.120009 (18 samples)
Accepted packet rate average = 0.0478603 (18 samples)
	minimum = 0.0350704 (18 samples)
	maximum = 0.120009 (18 samples)
Injected flit rate average = 0.0767589 (18 samples)
	minimum = 0.0444079 (18 samples)
	maximum = 0.171253 (18 samples)
Accepted flit rate average = 0.0767589 (18 samples)
	minimum = 0.0561943 (18 samples)
	maximum = 0.227847 (18 samples)
Injected packet size average = 1.60381 (18 samples)
Accepted packet size average = 1.60381 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 55 sec (4615 sec)
gpgpu_simulation_rate = 6325 (inst/sec)
gpgpu_simulation_rate = 963 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2225
gpu_sim_insn = 1245371
gpu_ipc =     559.7173
gpu_tot_sim_cycle = 4673766
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       6.5121
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990119
partiton_reqs_in_parallel = 48950
partiton_reqs_in_parallel_total    = 8415165
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.8110
partiton_reqs_in_parallel_util = 48950
partiton_reqs_in_parallel_util_total    = 8415165
gpu_sim_cycle_parition_util = 2225
gpu_tot_sim_cycle_parition_util    = 425564
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7857
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.6071 GB/Sec
L2_BW_total  =      24.0365 GB/Sec
gpu_total_sim_rate=6555

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1971, 2154, 2231, 1750, 2059, 1841, 1764, 2214, 2094, 2056, 1848, 2058, 2615, 2113, 1950, 1876, 1468, 1139, 1284, 1816, 1390, 1331, 1441, 1095, 1328, 1463, 1392, 1282, 1444, 1248, 1240, 1475, 1252, 1429, 1636, 1501, 1461, 1658, 1117, 1553, 1207, 1430, 1418, 1334, 1183, 1183, 1439, 1233, 1921, 1296, 1263, 1159, 1664, 1361, 1541, 1389, 1149, 1414, 1602, 1488, 1229, 1480, 1377, 1179, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 4000221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3970872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5381724	W0_Idle:1661380	W0_Scoreboard:4881131	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 348 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 4672705 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847606 	314288 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	130765 	34157 	421423 	263513 	129352 	166788 	19913 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	163732 	237481 	453330 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	283756 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	450 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12617     12998     14151     14124     18216     17753     22231     23834     29545     29444     31016     31329     12697     11084     11981     12293
dram[1]:      12612     12667     13700     14408     17515     18507     23230     24996     28652     28641     29759     29378     12063     10878     12188     11141
dram[2]:      11338     12553     13223     13786     18247     18631     23532     24248     29745     30244     29635     30767     12068     11103     12991     13280
dram[3]:      12225     12461     14345     14850     18090     17355     23935     23130     30339     28547     31639     30579     12477     11661     12146     12816
dram[4]:      13351     12790     14081     14446     19259     18716     24524     23128     28814     29715     29469     30230     12597     13015     11746     11673
dram[5]:      12881     12920     14329     14773     19170     18037     23028     23442     29494     30241     29497     28698     12588     11934     11568     12052
dram[6]:      12096     13205     14720     13929     16939     18136     23764     24455     28898     29386     29210     28815     13068     12003     11619     12697
dram[7]:      12552     12401     14180     14397     18030     17920     22503     24464     28598     29619     28633     29822     11838     12511     12467     13817
dram[8]:      12746     11805     13817     14003     16410     17549     22892     23363     28949     28706     30149     29689     23310     11527     12317     12263
dram[9]:      12745     12691     15198     14270     17921     17733     24511     23198     31206     30486     31058     30856     12012     11727     12816     12198
dram[10]:      12675     12617     14376     15228     18283     18755     23463     24599     30590     30086     30927     30543     11948     12516     13039     12764
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787283 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01873
n_activity=35991 dram_eff=0.4144
bk0: 500a 791745i bk1: 496a 791371i bk2: 448a 792415i bk3: 448a 791549i bk4: 396a 791447i bk5: 396a 791649i bk6: 384a 791760i bk7: 384a 791538i bk8: 424a 791118i bk9: 424a 791222i bk10: 456a 792140i bk11: 456a 791356i bk12: 512a 791283i bk13: 512a 790860i bk14: 512a 790573i bk15: 512a 790626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0988603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787327 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01875
n_activity=35033 dram_eff=0.4261
bk0: 496a 791203i bk1: 496a 790965i bk2: 448a 791651i bk3: 448a 791250i bk4: 396a 791350i bk5: 396a 791633i bk6: 384a 792002i bk7: 384a 791832i bk8: 424a 791874i bk9: 424a 791964i bk10: 460a 792003i bk11: 460a 792279i bk12: 512a 792178i bk13: 512a 791462i bk14: 512a 791186i bk15: 512a 790945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.124898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787296 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01874
n_activity=35845 dram_eff=0.4162
bk0: 496a 791493i bk1: 496a 791191i bk2: 448a 791354i bk3: 448a 791078i bk4: 396a 791329i bk5: 396a 791183i bk6: 384a 790997i bk7: 384a 791172i bk8: 424a 791403i bk9: 424a 791398i bk10: 460a 791681i bk11: 460a 792065i bk12: 512a 791542i bk13: 512a 791119i bk14: 512a 791498i bk15: 512a 790972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.131108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787269 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.01874
n_activity=35233 dram_eff=0.4236
bk0: 496a 790964i bk1: 496a 791201i bk2: 448a 790950i bk3: 448a 790825i bk4: 396a 791542i bk5: 396a 791112i bk6: 384a 791684i bk7: 384a 791849i bk8: 424a 791559i bk9: 424a 791902i bk10: 460a 791641i bk11: 460a 792117i bk12: 512a 791543i bk13: 512a 791293i bk14: 512a 790976i bk15: 512a 790883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.123515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787275 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01875
n_activity=35265 dram_eff=0.4234
bk0: 496a 791307i bk1: 496a 790853i bk2: 448a 791370i bk3: 448a 791769i bk4: 396a 791362i bk5: 396a 791793i bk6: 384a 791569i bk7: 384a 791315i bk8: 424a 790897i bk9: 424a 790729i bk10: 460a 791489i bk11: 460a 791648i bk12: 512a 791447i bk13: 512a 791990i bk14: 516a 790963i bk15: 516a 790572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.124647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787308 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01876
n_activity=35183 dram_eff=0.4245
bk0: 496a 791183i bk1: 496a 790905i bk2: 448a 790919i bk3: 448a 791186i bk4: 396a 791150i bk5: 396a 790893i bk6: 384a 791348i bk7: 384a 792443i bk8: 424a 790554i bk9: 424a 790697i bk10: 460a 790982i bk11: 460a 791406i bk12: 512a 791546i bk13: 512a 790797i bk14: 516a 790764i bk15: 516a 791052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.155229
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787252 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01877
n_activity=36501 dram_eff=0.4094
bk0: 496a 791178i bk1: 496a 790971i bk2: 448a 791656i bk3: 448a 791238i bk4: 396a 791883i bk5: 396a 791577i bk6: 384a 791969i bk7: 384a 792273i bk8: 424a 792070i bk9: 424a 791685i bk10: 460a 791989i bk11: 460a 792141i bk12: 512a 792085i bk13: 512a 791505i bk14: 516a 791071i bk15: 516a 790891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.130131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787367 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.01872
n_activity=35573 dram_eff=0.419
bk0: 492a 791274i bk1: 492a 791130i bk2: 448a 791473i bk3: 448a 791125i bk4: 396a 791501i bk5: 396a 791487i bk6: 384a 791880i bk7: 384a 792006i bk8: 424a 791700i bk9: 424a 791123i bk10: 460a 791324i bk11: 460a 791344i bk12: 512a 791307i bk13: 512a 791010i bk14: 512a 791068i bk15: 512a 790511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787278 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01874
n_activity=35543 dram_eff=0.4197
bk0: 492a 790953i bk1: 492a 791128i bk2: 448a 791117i bk3: 448a 791152i bk4: 396a 791415i bk5: 396a 791228i bk6: 384a 792327i bk7: 384a 791938i bk8: 424a 791738i bk9: 424a 791335i bk10: 460a 792101i bk11: 460a 792352i bk12: 516a 792070i bk13: 512a 791859i bk14: 512a 790902i bk15: 512a 790663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.13263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787370 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.01875
n_activity=34198 dram_eff=0.4366
bk0: 492a 791004i bk1: 492a 791290i bk2: 448a 791477i bk3: 448a 790923i bk4: 396a 791640i bk5: 396a 792202i bk6: 384a 792457i bk7: 384a 791551i bk8: 428a 791692i bk9: 428a 791286i bk10: 460a 791681i bk11: 460a 791575i bk12: 512a 791465i bk13: 512a 790845i bk14: 512a 790555i bk15: 512a 790682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=796235 n_nop=787341 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01871
n_activity=35508 dram_eff=0.4195
bk0: 492a 791014i bk1: 492a 791040i bk2: 448a 791058i bk3: 448a 790959i bk4: 392a 791513i bk5: 392a 791250i bk6: 384a 791924i bk7: 384a 791982i bk8: 428a 791937i bk9: 428a 792019i bk10: 460a 791851i bk11: 460a 792023i bk12: 512a 791790i bk13: 512a 791044i bk14: 512a 790858i bk15: 512a 790660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.131187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56514
	minimum = 6
	maximum = 19
Network latency average = 7.55817
	minimum = 6
	maximum = 19
Slowest packet = 2369263
Flit latency average = 7.19071
	minimum = 6
	maximum = 18
Slowest flit = 4072426
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018705
	minimum = 0.0143885 (at node 2)
	maximum = 0.022482 (at node 34)
Accepted packet rate average = 0.018705
	minimum = 0.0143885 (at node 2)
	maximum = 0.022482 (at node 34)
Injected flit rate average = 0.0280576
	minimum = 0.0143885 (at node 2)
	maximum = 0.0447392 (at node 34)
Accepted flit rate average= 0.0280576
	minimum = 0.0206835 (at node 28)
	maximum = 0.040018 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.1103 (19 samples)
	minimum = 6 (19 samples)
	maximum = 361.947 (19 samples)
Network latency average = 22.7798 (19 samples)
	minimum = 6 (19 samples)
	maximum = 271.632 (19 samples)
Flit latency average = 23.3991 (19 samples)
	minimum = 6 (19 samples)
	maximum = 270.737 (19 samples)
Fragmentation average = 0.00889242 (19 samples)
	minimum = 0 (19 samples)
	maximum = 95.4211 (19 samples)
Injected packet rate average = 0.0463258 (19 samples)
	minimum = 0.0339818 (19 samples)
	maximum = 0.114876 (19 samples)
Accepted packet rate average = 0.0463258 (19 samples)
	minimum = 0.0339818 (19 samples)
	maximum = 0.114876 (19 samples)
Injected flit rate average = 0.0741956 (19 samples)
	minimum = 0.0428279 (19 samples)
	maximum = 0.164594 (19 samples)
Accepted flit rate average = 0.0741956 (19 samples)
	minimum = 0.0543253 (19 samples)
	maximum = 0.217961 (19 samples)
Injected packet size average = 1.6016 (19 samples)
Accepted packet size average = 1.6016 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 23 sec (4643 sec)
gpgpu_simulation_rate = 6555 (inst/sec)
gpgpu_simulation_rate = 1006 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 970
gpu_sim_insn = 1114112
gpu_ipc =    1148.5691
gpu_tot_sim_cycle = 4896886
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       6.4429
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 970013
gpu_stall_icnt2sh    = 2990121
partiton_reqs_in_parallel = 21340
partiton_reqs_in_parallel_total    = 8464115
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       1.7328
partiton_reqs_in_parallel_util = 21340
partiton_reqs_in_parallel_util_total    = 8464115
gpu_sim_cycle_parition_util = 970
gpu_tot_sim_cycle_parition_util    = 427789
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      19.7907
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.1213 GB/Sec
L2_BW_total  =      22.9810 GB/Sec
gpu_total_sim_rate=6758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5508
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16512
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315537
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5508
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2013, 2196, 2273, 1792, 2101, 1883, 1806, 2256, 2136, 2098, 1890, 2100, 2657, 2155, 1992, 1918, 1489, 1160, 1305, 1837, 1411, 1352, 1462, 1116, 1349, 1484, 1413, 1303, 1465, 1269, 1261, 1496, 1273, 1450, 1657, 1522, 1482, 1679, 1138, 1574, 1228, 1451, 1439, 1355, 1204, 1204, 1460, 1254, 1942, 1317, 1284, 1180, 1685, 1382, 1562, 1410, 1170, 1435, 1623, 1509, 1250, 1501, 1398, 1200, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 4000221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3970872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 24463
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5386052	W0_Idle:1664491	W0_Scoreboard:4892592	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 877 
maxdqlatency = 0 
maxmflatency = 91420 
averagemflatency = 348 
max_icnt2mem_latency = 91174 
max_icnt2sh_latency = 4672705 
mrq_lat_table:15074 	323 	492 	1232 	896 	1142 	1312 	1069 	519 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849654 	314288 	5462 	5026 	2505 	2925 	4275 	2960 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	132760 	34210 	421423 	263513 	129352 	166788 	19913 	3985 	3271 	1940 	2968 	4261 	2877 	15 	2 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	165473 	237787 	453331 	34492 	717 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13 	36 	104 	10648 	283756 	753 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	452 	98 	42 	15 	5 	8 	4 	4 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        16        16        22        16        16        16        16        10        10        21         9        10        20        21        11 
dram[1]:        13        12        14        16        16        16        16        16        11        12        12        12        14        22        19        22 
dram[2]:        14        22        14        19        16        15        17        16         9        12         8        11        15        24        17        14 
dram[3]:        18        20        16        14        16        16        16        18        11        14        13        17        14        14        14        22 
dram[4]:        10        12        20        16        16        16        17        16        12         9        14        13        12        20        12        13 
dram[5]:        18        17        21        16        16        16        17        16        10        11        17        12        15        23        12        16 
dram[6]:        14        20        16        16        16        16        16        16         9        10        11         8        14        16        10        12 
dram[7]:        19        20        14        16        16        16        16        16        13        10        14        11        15        18        14        20 
dram[8]:        16        13        12        12        16        16        16        16        11         8        16         8        14        20        22        18 
dram[9]:        27        13        18        20        16        16        16        16        15        12        14        11        24        12        21        23 
dram[10]:        16        20        10        14        16        16        17        16        13         9        12        18        12        30        16        14 
maximum service time to same row:
dram[0]:     19311     32357     19249     46219     55186     60977     23068     21084     21545     23158     25925     51259     13065     26586     64685     17815 
dram[1]:    127418     55839     21894     65262     19493     19765     16566     23068     21349     32865     34999     27712     38717     25432     18004     18179 
dram[2]:     54228     21587    121837     11493     19354     30678     32857     34175     82937     24574     36147     40107     39424     15927     19398     28314 
dram[3]:     66430    127591    126447     59619     89873     19037     35417     29426     32863     24257     37886     40907     42861     43923     18236     24251 
dram[4]:     24739     20397     17775     61219     13180     15756     29427     18504     64145     23173     80412     24303     94562     29047     17580     17675 
dram[5]:     23745     19996     17904     19503     16997     16342     32860     16243     27728    127403    123232     44259     42863     27345     26570     31034 
dram[6]:     21873     25322     41913     18213     17925     16159     22328     32008     20295     99019     26015     34857     21178     34890     19211     55885 
dram[7]:    128155     16311     34684     33770     33052     17950     21535     21598     23669     21043     55319     68980     20997     20911     21270    122863 
dram[8]:     38406     22669     34112     37873     18739     21117     17363     17586     10745     64528     26871     37030     48487     22212    126523    126334 
dram[9]:     26685     51779    123874    122684     16553     19176     16190     20209     23590     16577    126220     54463    122863     82898     19750     24250 
dram[10]:     31267     48239     48057     17941     20747     15339     32859     26668     26077     17715     38193    124926     31842     25982     23003     46981 
average row accesses per activate:
dram[0]:  2.860000  2.840000  3.282051  3.459460  2.217391  2.372093  2.341463  1.959184  2.468085  2.697675  3.358974  2.163934  2.735849  3.476191  2.735849  2.377049 
dram[1]:  3.177778  2.431035  2.666667  3.200000  2.217391  2.833333  1.959184  1.959184  2.720930  2.659091  2.538461  2.787234  3.918919  3.560976  3.173913  2.979592 
dram[2]:  2.545455  2.916667  3.071429  2.500000  2.615385  2.266667  2.108696  2.133333  2.521739  2.900000  2.729167  2.977273  3.000000  2.882353  2.900000  2.959184 
dram[3]:  2.840000  3.043478  2.612245  2.461539  2.615385  2.641026  2.181818  2.722222  2.543478  2.853658  3.000000  2.640000  2.322581  2.843137  2.607143  2.618182 
dram[4]:  2.517857  2.641510  3.121951  3.486486  2.318182  2.550000  2.552632  2.594594  2.294118  2.636364  2.490566  2.673469  3.000000  2.735849  2.561404  2.703704 
dram[5]:  3.333333  2.660377  2.687500  2.976744  2.615385  2.833333  2.621622  2.666667  2.320000  2.521739  2.538461  2.557692  3.152174  2.685185  2.607143  3.020833 
dram[6]:  2.840000  3.021277  3.000000  3.170732  2.217391  2.756757  2.232558  2.232558  2.089286  2.274510  2.714286  2.425926  2.920000  2.959184  2.900000  2.636364 
dram[7]:  3.204545  2.673077  2.687500  3.459460  2.756757  2.487805  2.526316  2.461539  3.277778  3.078947  2.911111  2.729167  2.735849  3.041667  2.526316  2.636364 
dram[8]:  2.725490  2.563636  2.560000  2.723404  2.487805  2.428571  2.823529  2.526316  2.521739  2.565217  2.673469  2.400000  3.081633  2.823529  2.754717  2.880000 
dram[9]:  2.711539  2.389831  3.047619  2.976744  2.452381  2.710526  2.909091  2.666667  2.950000  2.926829  2.729167  3.000000  3.692308  2.843137  2.900000  2.920000 
dram[10]:  2.916667  2.916667  2.687500  2.909091  2.564103  2.272727  2.487180  2.400000  2.975000  2.681818  2.640000  2.787234  3.272727  2.938776  2.823529  2.571429 
average row locality = 22143/8161 = 2.713270
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        18        18        16        16         3         3         0         0        10        10        17        18        17        18        17        17 
dram[1]:        19        17        16        16         3         3         0         0        11        11        17        16        17        18        18        18 
dram[2]:        16        16        17        18         3         3         1         0        10        10        16        16        16        19        17        17 
dram[3]:        18        16        16        16         3         4         0         2        11        11        17        17        16        17        18        16 
dram[4]:        17        16        16        17         3         3         1         0        11        10        17        16        16        17        17        17 
dram[5]:        16        17        17        16         3         3         1         0        10        10        17        18        17        17        17        16 
dram[6]:        18        18        17        18         3         3         0         0        11        10        18        16        18        17        16        16 
dram[7]:        18        16        17        16         3         3         0         0        12        11        16        16        17        18        16        17 
dram[8]:        16        18        16        16         3         3         0         0        10        12        16        17        22        16        18        16 
dram[9]:        18        18        16        16         4         4         0         0        11        13        16        17        16        17        17        18 
dram[10]:        17        17        17        16         2         2         1         0        12        11        17        16        16        16        16        16 
total reads: 2167
min_bank_accesses = 0!
chip skew: 201/192 = 1.05
average mf latency per bank:
dram[0]:      12617     12998     14151     14124     18221     17758     22320     23922     29572     29471     31016     31329     12697     11084     11981     12293
dram[1]:      12612     12667     13700     14408     17520     18512     23318     25084     28679     28668     29759     29378     12063     10878     12188     11141
dram[2]:      11338     12553     13223     13786     18252     18636     23620     24336     29773     30271     29635     30767     12068     11103     12991     13280
dram[3]:      12225     12461     14345     14850     18095     17360     24023     23217     30366     28574     31639     30579     12477     11661     12146     12816
dram[4]:      13351     12790     14081     14446     19264     18721     24611     23216     28841     29742     29469     30230     12597     13015     11746     11673
dram[5]:      12881     12920     14329     14773     19175     18043     23116     23530     29521     30268     29497     28698     12588     11934     11568     12052
dram[6]:      12096     13205     14720     13929     16949     18146     23853     24543     28925     29413     29210     28815     13068     12003     11619     12697
dram[7]:      12552     12401     14180     14397     18041     17930     22592     24552     28625     29646     28633     29822     11838     12511     12467     13817
dram[8]:      12746     11805     13817     14003     16421     17560     22980     23451     28976     28733     30149     29689     23310     11527     12317     12263
dram[9]:      12745     12691     15198     14270     17932     17743     24600     23287     31229     30508     31058     30856     12012     11727     12816     12198
dram[10]:      12675     12617     14376     15228     18294     18765     23550     24687     30612     30108     30927     30543     11948     12516     13039     12764
maximum mf latency per bank:
dram[0]:      24486     29357     28528     28559     46433     30432     27434     29921     23334     23401     23425     25953     28149     27661     28250     29827
dram[1]:      27474     29207     28704     61259     30399     27566     28544     28250     24933     25064     30542     30663     27491     28204     26191     26301
dram[2]:      29226     23733     26266     26268     27609     27569     30261     32052     26769     25089     30696     30859     28099     24691     29471     29623
dram[3]:      29213     24294     28675     28517     27563     24668     29981     27088     26774     26807     30859     34591     23824     23559     27895     29691
dram[4]:      23893     24515     26541     29461     52435     52628     27069     30013     30513     26789     30867     24361     26004     26079     29644     29572
dram[5]:      24509     29422     26686     26711     26149     26177     29959     27471     23333     23572     30628     30725     26043     25916     27880     30397
dram[6]:      29305     41171     26712     26702     20399     26155     27305     27459     28918     25894     23084     24323     27532     27555     24937     27843
dram[7]:      24530     29344     25901     25993     27552     27779     27433     27473     25051     26829     22986     24674     27549     27716     24913     91420
dram[8]:      29425     27409     25455     26491     24198     27730     25805     27039     26841     26850     24654     24686     47784     47955     23705     26182
dram[9]:      29333     50537     25782     28427     27593     47440     30013     30031     27867     27869     24689     25986     91286     26291     29613     29627
dram[10]:      30277     47047     30267     28526     30130     24526     30025     28331     27711     27862     25909     26089     25867     28255     44749     47144
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789083 n_act=755 n_pre=739 n_req=2013 n_rd=7260 n_write=198 bw_util=0.01869
n_activity=35991 dram_eff=0.4144
bk0: 500a 793545i bk1: 496a 793171i bk2: 448a 794215i bk3: 448a 793349i bk4: 396a 793247i bk5: 396a 793449i bk6: 384a 793560i bk7: 384a 793338i bk8: 424a 792918i bk9: 424a 793022i bk10: 456a 793940i bk11: 456a 793156i bk12: 512a 793083i bk13: 512a 792660i bk14: 512a 792373i bk15: 512a 792426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0986373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789127 n_act=730 n_pre=714 n_req=2016 n_rd=7264 n_write=200 bw_util=0.01871
n_activity=35033 dram_eff=0.4261
bk0: 496a 793003i bk1: 496a 792765i bk2: 448a 793451i bk3: 448a 793050i bk4: 396a 793150i bk5: 396a 793433i bk6: 384a 793802i bk7: 384a 793632i bk8: 424a 793674i bk9: 424a 793764i bk10: 460a 793803i bk11: 460a 794079i bk12: 512a 793978i bk13: 512a 793262i bk14: 512a 792986i bk15: 512a 792745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.124616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789096 n_act=748 n_pre=732 n_req=2011 n_rd=7264 n_write=195 bw_util=0.01869
n_activity=35845 dram_eff=0.4162
bk0: 496a 793293i bk1: 496a 792991i bk2: 448a 793154i bk3: 448a 792878i bk4: 396a 793129i bk5: 396a 792983i bk6: 384a 792797i bk7: 384a 792972i bk8: 424a 793203i bk9: 424a 793198i bk10: 460a 793481i bk11: 460a 793865i bk12: 512a 793342i bk13: 512a 792919i bk14: 512a 793298i bk15: 512a 792772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.130813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789069 n_act=760 n_pre=744 n_req=2014 n_rd=7264 n_write=198 bw_util=0.0187
n_activity=35233 dram_eff=0.4236
bk0: 496a 792764i bk1: 496a 793001i bk2: 448a 792750i bk3: 448a 792625i bk4: 396a 793342i bk5: 396a 792912i bk6: 384a 793484i bk7: 384a 793649i bk8: 424a 793359i bk9: 424a 793702i bk10: 460a 793441i bk11: 460a 793917i bk12: 512a 793343i bk13: 512a 793093i bk14: 512a 792776i bk15: 512a 792683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.123236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789075 n_act=755 n_pre=739 n_req=2012 n_rd=7272 n_write=194 bw_util=0.01871
n_activity=35265 dram_eff=0.4234
bk0: 496a 793107i bk1: 496a 792653i bk2: 448a 793170i bk3: 448a 793569i bk4: 396a 793162i bk5: 396a 793593i bk6: 384a 793369i bk7: 384a 793115i bk8: 424a 792697i bk9: 424a 792529i bk10: 460a 793289i bk11: 460a 793448i bk12: 512a 793247i bk13: 512a 793790i bk14: 516a 792763i bk15: 516a 792372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.124365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789108 n_act=738 n_pre=722 n_req=2013 n_rd=7272 n_write=195 bw_util=0.01871
n_activity=35183 dram_eff=0.4245
bk0: 496a 792983i bk1: 496a 792705i bk2: 448a 792719i bk3: 448a 792986i bk4: 396a 792950i bk5: 396a 792693i bk6: 384a 793148i bk7: 384a 794243i bk8: 424a 792354i bk9: 424a 792497i bk10: 460a 792782i bk11: 460a 793206i bk12: 512a 793346i bk13: 512a 792597i bk14: 516a 792564i bk15: 516a 792852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.154879
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789052 n_act=764 n_pre=748 n_req=2017 n_rd=7272 n_write=199 bw_util=0.01872
n_activity=36501 dram_eff=0.4094
bk0: 496a 792978i bk1: 496a 792771i bk2: 448a 793456i bk3: 448a 793038i bk4: 396a 793683i bk5: 396a 793377i bk6: 384a 793769i bk7: 384a 794073i bk8: 424a 793870i bk9: 424a 793485i bk10: 460a 793789i bk11: 460a 793941i bk12: 512a 793885i bk13: 512a 793305i bk14: 516a 792871i bk15: 516a 792691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.129838
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789167 n_act=716 n_pre=700 n_req=2010 n_rd=7256 n_write=196 bw_util=0.01868
n_activity=35573 dram_eff=0.419
bk0: 492a 793074i bk1: 492a 792930i bk2: 448a 793273i bk3: 448a 792925i bk4: 396a 793301i bk5: 396a 793287i bk6: 384a 793680i bk7: 384a 793806i bk8: 424a 793500i bk9: 424a 792923i bk10: 460a 793124i bk11: 460a 793144i bk12: 512a 793107i bk13: 512a 792810i bk14: 512a 792868i bk15: 512a 792311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789078 n_act=757 n_pre=741 n_req=2014 n_rd=7260 n_write=199 bw_util=0.01869
n_activity=35543 dram_eff=0.4197
bk0: 492a 792753i bk1: 492a 792928i bk2: 448a 792917i bk3: 448a 792952i bk4: 396a 793215i bk5: 396a 793028i bk6: 384a 794127i bk7: 384a 793738i bk8: 424a 793538i bk9: 424a 793135i bk10: 460a 793901i bk11: 460a 794152i bk12: 516a 793870i bk13: 512a 793659i bk14: 512a 792702i bk15: 512a 792463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.132331
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789170 n_act=708 n_pre=692 n_req=2017 n_rd=7264 n_write=201 bw_util=0.01871
n_activity=34198 dram_eff=0.4366
bk0: 492a 792804i bk1: 492a 793090i bk2: 448a 793277i bk3: 448a 792723i bk4: 396a 793440i bk5: 396a 794002i bk6: 384a 794257i bk7: 384a 793351i bk8: 428a 793492i bk9: 428a 793086i bk10: 460a 793481i bk11: 460a 793375i bk12: 512a 793265i bk13: 512a 792645i bk14: 512a 792355i bk15: 512a 792482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=798035 n_nop=789141 n_act=731 n_pre=715 n_req=2006 n_rd=7256 n_write=192 bw_util=0.01867
n_activity=35508 dram_eff=0.4195
bk0: 492a 792814i bk1: 492a 792840i bk2: 448a 792858i bk3: 448a 792759i bk4: 392a 793313i bk5: 392a 793050i bk6: 384a 793724i bk7: 384a 793782i bk8: 428a 793737i bk9: 428a 793819i bk10: 460a 793651i bk11: 460a 793823i bk12: 512a 793590i bk13: 512a 792844i bk14: 512a 792658i bk15: 512a 792460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.130892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55615
	minimum = 6
	maximum = 30
Network latency average = 8.44067
	minimum = 6
	maximum = 26
Slowest packet = 2373327
Flit latency average = 8.18587
	minimum = 6
	maximum = 25
Slowest flit = 4078511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 40)
Accepted packet rate average = 0.0422704
	minimum = 0.0330237 (at node 2)
	maximum = 0.0495356 (at node 40)
Injected flit rate average = 0.0634056
	minimum = 0.0330237 (at node 2)
	maximum = 0.0990712 (at node 40)
Accepted flit rate average= 0.0634056
	minimum = 0.0474716 (at node 28)
	maximum = 0.0825593 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.6326 (20 samples)
	minimum = 6 (20 samples)
	maximum = 345.35 (20 samples)
Network latency average = 22.0629 (20 samples)
	minimum = 6 (20 samples)
	maximum = 259.35 (20 samples)
Flit latency average = 22.6385 (20 samples)
	minimum = 6 (20 samples)
	maximum = 258.45 (20 samples)
Fragmentation average = 0.0084478 (20 samples)
	minimum = 0 (20 samples)
	maximum = 90.65 (20 samples)
Injected packet rate average = 0.046123 (20 samples)
	minimum = 0.0339339 (20 samples)
	maximum = 0.111609 (20 samples)
Accepted packet rate average = 0.046123 (20 samples)
	minimum = 0.0339339 (20 samples)
	maximum = 0.111609 (20 samples)
Injected flit rate average = 0.0736561 (20 samples)
	minimum = 0.0423377 (20 samples)
	maximum = 0.161318 (20 samples)
Accepted flit rate average = 0.0736561 (20 samples)
	minimum = 0.0539826 (20 samples)
	maximum = 0.211191 (20 samples)
Injected packet size average = 1.59695 (20 samples)
Accepted packet size average = 1.59695 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 48 sec (4668 sec)
gpgpu_simulation_rate = 6758 (inst/sec)
gpgpu_simulation_rate = 1049 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 42550 Tlb_hit: 41262 Tlb_miss: 1288 Tlb_hit_rate: 0.969730
Shader1: Tlb_access: 41312 Tlb_hit: 40072 Tlb_miss: 1240 Tlb_hit_rate: 0.969985
Shader2: Tlb_access: 38880 Tlb_hit: 37645 Tlb_miss: 1235 Tlb_hit_rate: 0.968236
Shader3: Tlb_access: 42166 Tlb_hit: 40934 Tlb_miss: 1232 Tlb_hit_rate: 0.970782
Shader4: Tlb_access: 40688 Tlb_hit: 39410 Tlb_miss: 1278 Tlb_hit_rate: 0.968590
Shader5: Tlb_access: 39045 Tlb_hit: 37891 Tlb_miss: 1154 Tlb_hit_rate: 0.970444
Shader6: Tlb_access: 43236 Tlb_hit: 42004 Tlb_miss: 1232 Tlb_hit_rate: 0.971505
Shader7: Tlb_access: 41054 Tlb_hit: 39838 Tlb_miss: 1216 Tlb_hit_rate: 0.970380
Shader8: Tlb_access: 44278 Tlb_hit: 43053 Tlb_miss: 1225 Tlb_hit_rate: 0.972334
Shader9: Tlb_access: 43070 Tlb_hit: 41835 Tlb_miss: 1235 Tlb_hit_rate: 0.971326
Shader10: Tlb_access: 45332 Tlb_hit: 44018 Tlb_miss: 1314 Tlb_hit_rate: 0.971014
Shader11: Tlb_access: 42997 Tlb_hit: 41687 Tlb_miss: 1310 Tlb_hit_rate: 0.969533
Shader12: Tlb_access: 45317 Tlb_hit: 43983 Tlb_miss: 1334 Tlb_hit_rate: 0.970563
Shader13: Tlb_access: 41620 Tlb_hit: 40381 Tlb_miss: 1239 Tlb_hit_rate: 0.970231
Shader14: Tlb_access: 39451 Tlb_hit: 38221 Tlb_miss: 1230 Tlb_hit_rate: 0.968822
Shader15: Tlb_access: 42365 Tlb_hit: 41125 Tlb_miss: 1240 Tlb_hit_rate: 0.970731
Shader16: Tlb_access: 39269 Tlb_hit: 37995 Tlb_miss: 1274 Tlb_hit_rate: 0.967557
Shader17: Tlb_access: 44996 Tlb_hit: 43699 Tlb_miss: 1297 Tlb_hit_rate: 0.971175
Shader18: Tlb_access: 39642 Tlb_hit: 38356 Tlb_miss: 1286 Tlb_hit_rate: 0.967560
Shader19: Tlb_access: 41559 Tlb_hit: 40257 Tlb_miss: 1302 Tlb_hit_rate: 0.968671
Shader20: Tlb_access: 46705 Tlb_hit: 45320 Tlb_miss: 1385 Tlb_hit_rate: 0.970346
Shader21: Tlb_access: 43697 Tlb_hit: 42463 Tlb_miss: 1234 Tlb_hit_rate: 0.971760
Shader22: Tlb_access: 41754 Tlb_hit: 40573 Tlb_miss: 1181 Tlb_hit_rate: 0.971715
Shader23: Tlb_access: 43049 Tlb_hit: 41682 Tlb_miss: 1367 Tlb_hit_rate: 0.968246
Shader24: Tlb_access: 41133 Tlb_hit: 39934 Tlb_miss: 1199 Tlb_hit_rate: 0.970851
Shader25: Tlb_access: 36881 Tlb_hit: 35801 Tlb_miss: 1080 Tlb_hit_rate: 0.970717
Shader26: Tlb_access: 43803 Tlb_hit: 42492 Tlb_miss: 1311 Tlb_hit_rate: 0.970071
Shader27: Tlb_access: 42878 Tlb_hit: 41598 Tlb_miss: 1280 Tlb_hit_rate: 0.970148
Tlb_tot_access: 1178727 Tlb_tot_hit: 1143529, Tlb_tot_miss: 35198, Tlb_tot_hit_rate: 0.970139
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 214 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 216 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 220 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 202 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 201 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 202 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 214 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 230 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 208 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 208 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 208 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 214 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 201 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 210 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 5954 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1288 Page_hit: 1222 Page_miss: 66 Page_hit_rate: 0.948758 Page_fault: 2 Page_pending: 63
Shader1: Page_table_access:1240 Page_hit: 1154 Page_miss: 86 Page_hit_rate: 0.930645 Page_fault: 8 Page_pending: 78
Shader2: Page_table_access:1235 Page_hit: 1139 Page_miss: 96 Page_hit_rate: 0.922267 Page_fault: 0 Page_pending: 96
Shader3: Page_table_access:1232 Page_hit: 1168 Page_miss: 64 Page_hit_rate: 0.948052 Page_fault: 0 Page_pending: 64
Shader4: Page_table_access:1278 Page_hit: 1182 Page_miss: 96 Page_hit_rate: 0.924883 Page_fault: 0 Page_pending: 96
Shader5: Page_table_access:1154 Page_hit: 1074 Page_miss: 80 Page_hit_rate: 0.930676 Page_fault: 0 Page_pending: 80
Shader6: Page_table_access:1232 Page_hit: 1166 Page_miss: 66 Page_hit_rate: 0.946429 Page_fault: 1 Page_pending: 65
Shader7: Page_table_access:1216 Page_hit: 1136 Page_miss: 80 Page_hit_rate: 0.934211 Page_fault: 0 Page_pending: 80
Shader8: Page_table_access:1225 Page_hit: 1145 Page_miss: 80 Page_hit_rate: 0.934694 Page_fault: 0 Page_pending: 80
Shader9: Page_table_access:1235 Page_hit: 1155 Page_miss: 80 Page_hit_rate: 0.935223 Page_fault: 0 Page_pending: 80
Shader10: Page_table_access:1314 Page_hit: 1234 Page_miss: 80 Page_hit_rate: 0.939117 Page_fault: 0 Page_pending: 80
Shader11: Page_table_access:1310 Page_hit: 1230 Page_miss: 80 Page_hit_rate: 0.938931 Page_fault: 0 Page_pending: 80
Shader12: Page_table_access:1334 Page_hit: 1254 Page_miss: 80 Page_hit_rate: 0.940030 Page_fault: 0 Page_pending: 80
Shader13: Page_table_access:1239 Page_hit: 1159 Page_miss: 80 Page_hit_rate: 0.935432 Page_fault: 0 Page_pending: 80
Shader14: Page_table_access:1230 Page_hit: 1150 Page_miss: 80 Page_hit_rate: 0.934959 Page_fault: 0 Page_pending: 80
Shader15: Page_table_access:1240 Page_hit: 1160 Page_miss: 80 Page_hit_rate: 0.935484 Page_fault: 0 Page_pending: 80
Shader16: Page_table_access:1274 Page_hit: 1194 Page_miss: 80 Page_hit_rate: 0.937206 Page_fault: 0 Page_pending: 80
Shader17: Page_table_access:1297 Page_hit: 1215 Page_miss: 82 Page_hit_rate: 0.936777 Page_fault: 2 Page_pending: 80
Shader18: Page_table_access:1286 Page_hit: 1222 Page_miss: 64 Page_hit_rate: 0.950233 Page_fault: 0 Page_pending: 64
Shader19: Page_table_access:1302 Page_hit: 1238 Page_miss: 64 Page_hit_rate: 0.950845 Page_fault: 0 Page_pending: 64
Shader20: Page_table_access:1385 Page_hit: 1319 Page_miss: 66 Page_hit_rate: 0.952347 Page_fault: 2 Page_pending: 64
Shader21: Page_table_access:1234 Page_hit: 1170 Page_miss: 64 Page_hit_rate: 0.948136 Page_fault: 0 Page_pending: 64
Shader22: Page_table_access:1181 Page_hit: 1115 Page_miss: 66 Page_hit_rate: 0.944115 Page_fault: 0 Page_pending: 66
Shader23: Page_table_access:1367 Page_hit: 1303 Page_miss: 64 Page_hit_rate: 0.953182 Page_fault: 0 Page_pending: 64
Shader24: Page_table_access:1199 Page_hit: 1135 Page_miss: 64 Page_hit_rate: 0.946622 Page_fault: 1 Page_pending: 64
Shader25: Page_table_access:1080 Page_hit: 1014 Page_miss: 66 Page_hit_rate: 0.938889 Page_fault: 0 Page_pending: 66
Shader26: Page_table_access:1311 Page_hit: 1247 Page_miss: 64 Page_hit_rate: 0.951182 Page_fault: 0 Page_pending: 64
Shader27: Page_table_access:1280 Page_hit: 1214 Page_miss: 66 Page_hit_rate: 0.948438 Page_fault: 0 Page_pending: 66
Page_talbe_tot_access: 35198 Page_tot_hit: 33114, Page_tot_miss 2084, Page_tot_hit_rate: 0.940792 Page_tot_fault: 16 Page_tot_pending: 2068
Total_memory_access_page_fault: 16, Average_latency 503203.875000
========================================Page threshing statistics==============================
Page_validate: 752 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.659820
[0-25]: 0.025935, [26-50]: 0.049057, [51-75]: 0.925007, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     1267 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:   223418----T:   270412 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(31.731262)
F:   224341----T:   226056 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(1.158001)
F:   226056----T:   229488 	 St: c0084000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(2.317353)
F:   229488----T:   230790 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   230790----T:   234910 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   234910----T:   236212 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   236212----T:   240332 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   240332----T:   242047 	 St: c00a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(1.158001)
F:   242047----T:   245479 	 St: c00a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(2.317353)
F:   245479----T:   246781 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   246781----T:   250901 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   250901----T:   252616 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(1.158001)
F:   252616----T:   256048 	 St: c0094000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(2.317353)
F:   256048----T:   260168 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   260168----T:   261470 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.879136)
F:   261470----T:   266052 	 St: c02c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(3.093856)
F:   266052----T:   270172 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(2.781904)
F:   492562----T:   494551 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.343011)
F:   494551----T:   495818 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:   495819----T:   497086 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:   719237----T:   848569 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(87.327484)
F:   719904----T:   721810 	 St: c0010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(1.286968)
F:   721810----T:   725016 	 St: c0015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(2.164753)
F:   725016----T:   727773 	 St: c0020000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(1.861580)
F:   727773----T:   733750 	 St: c0029000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(4.035787)
F:   733750----T:   735150 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   735150----T:   750276 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(10.213369)
F:   750276----T:   754166 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(2.626604)
F:   754166----T:   755566 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.945307)
F:   755566----T:   759917 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(2.937880)
F:   759917----T:   764268 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(2.937880)
F:   764268----T:   767248 	 St: c0120000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(2.012154)
F:   767248----T:   780494 	 St: c012a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(8.943956)
F:   780494----T:   782603 	 St: c0170000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(1.424038)
F:   782603----T:   811844 	 St: c0176000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(19.744091)
F:   811844----T:   819925 	 St: c00c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(5.456449)
F:   819925----T:   824276 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(2.937880)
F:   824276----T:   828627 	 St: c0160000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(2.937880)
F:   828627----T:   841873 	 St: c01f0000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(8.943956)
F:   841873----T:   874879 	 St: c0226000 Sz: 565248 	 Sm: 0 	 T: memcpy_h2d(22.286293)
F:  1070719----T:  1072014 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.874409)
F:  1072014----T:  1073281 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  1073282----T:  1074549 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  1296700----T:  1308398 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(7.898717)
F:  1530548----T:  1531951 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.947333)
F:  1531951----T:  1533218 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  1533219----T:  1534486 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  1756637----T:  1768236 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(7.831871)
F:  1990386----T:  1993281 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.954760)
F:  1993281----T:  1994548 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  1994549----T:  1995816 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  2217967----T:  2238627 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(13.950034)
F:  2460777----T:  2465119 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.931803)
F:  2465119----T:  2466386 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  2466387----T:  2467654 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  2689805----T:  2743214 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(36.062794)
F:  2965364----T:  2969781 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.982444)
F:  2969781----T:  2971048 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  2971049----T:  2972316 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  3194467----T:  3284309 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(60.663067)
F:  3506459----T:  3510801 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.931803)
F:  3510801----T:  3512068 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  3512069----T:  3513336 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  3735487----T:  3769321 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.845375)
F:  3991471----T:  3993612 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.445645)
F:  3993612----T:  3994879 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  3994880----T:  3996147 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  4218298----T:  4223612 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.588116)
F:  4445762----T:  4446855 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.738015)
F:  4446855----T:  4448122 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  4448123----T:  4449390 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(0.855503)
F:  4671541----T:  4673766 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.502363)
F:  4895916----T:  4896886 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654963)
F:  4896886----T:  4898153 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(0.855503)
F:  4898154----T:  4899456 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  4898154----T:  4902274 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  4903576----T:  4904878 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  4903576----T:  4907696 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(2.781904)
F:  4908998----T:  4910300 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  4908998----T:  4916845 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(5.298447)
F:  4918147----T:  4919449 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.879136)
F:  4918147----T:  4929748 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(7.833221)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 429794(cycle), 290.205261(us)
Tot_kernel_exec_time_and_fault_time: 1496114(cycle), 1010.205261(us)
Tot_memcpy_h2d_time: 213476(cycle), 144.143143(us)
Tot_memcpy_d2h_time: 12670(cycle), 8.555031(us)
Tot_memcpy_time: 226146(cycle), 152.698181(us)
Tot_devicesync_time: 32896(cycle), 22.212019(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 45566(cycle), 30.767050(us)
GPGPU-Sim: *** exit detected ***
