{"index": 793, "svad": "This property verifies that the ReceiveEnd signal is deasserted one clock cycle after the Reset signal becomes active.\n\nThe property triggers on every rising edge of the MRxClk clock, but is disabled when Reset is low (0). When Reset transitions to high (1), the property requires that on the very next clock cycle, the ReceiveEnd signal must be low (0).\n\nThe timing relationship ensures that ReceiveEnd is forced to 0 exactly one MRxClk cycle after Reset is asserted, maintaining this state until the next relevant condition occurs.", "reference_sva": "property p_ReceiveEnd_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceiveEnd == 0;\nendproperty\nassert_p_ReceiveEnd_Reset: assert property (p_ReceiveEnd_Reset) else $error(\"Assertion failed: ReceiveEnd signal is not 0 one cycle after Reset is asserted.\");", "generated_sva": "property p_receive_end_deassert_after_reset;\n  @(posedge MRxClk) disable iff (!Reset)\n  $rose(Reset) |=> (ReceiveEnd == 1'b0);\nendproperty\n\nassert property (p_receive_end_deassert_after_reset)\n  else $error(\"ReceiveEnd was not deasserted one clock cycle after Reset became active\");", "relationship": "reference_implies_generated", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ReceiveEnd_Reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `ReceiveEnd`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `Reset == 1`\n    * Response condition: `##1 ReceiveEnd == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `Reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 ReceiveEnd == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 0)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) Reset == 1 |-> ##1 ReceiveEnd == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ReceiveEnd_Reset;\n    @(posedge MRxClk) disable iff (Reset == 0)\n        Reset == 1 |-> ##1 ReceiveEnd == 0;\nendproperty\nassert_p_ReceiveEnd_Reset: assert property (p_ReceiveEnd_Reset) else $error(\"Assertion failed: ReceiveEnd signal is not 0 one cycle after Reset is asserted.\");\n```\n\n**Summary:**\nProperty `p_ReceiveEnd_Reset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 31.063551425933838, "verification_time": 0.016304731369018555, "from_cache": false}