// Seed: 1724164048
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  tri1 id_4, id_5;
  always @(id_3(1) == id_4, posedge id_3) if (1) id_3 = 1 * 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    wait (1);
  end
  module_0(
      id_1, id_3
  );
endmodule
