--How to Execute Verilog Simulation
In this directory, enter the following command:
$ make
It will generate the waveform file " gcd.fsdb " in this directory

If you want to remove log files please enter the following command
$ make clean

If you want to remove log and db files please enter the following command
$ make veryclean