

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_1'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.210 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln400 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_bits_0_0 = alloca i32 1"   --->   Operation 5 'alloca' 'out_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_bits_1_0 = alloca i32 1"   --->   Operation 6 'alloca' 'out_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_bits_2_0 = alloca i32 1"   --->   Operation 7 'alloca' 'out_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %phi_ln400"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body_ifconv"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_ln400_load = load i2 %phi_ln400" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 10 'load' 'phi_ln400_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_0_0_load = load i32 %out_bits_0_0"   --->   Operation 11 'load' 'out_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_bits_1_0_load = load i32 %out_bits_1_0"   --->   Operation 12 'load' 'out_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_bits_2_0_load = load i32 %out_bits_2_0"   --->   Operation 13 'load' 'out_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln400 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 14 'specpipeline' 'specpipeline_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln400 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.43ns)   --->   "%add_ln400 = add i2 %phi_ln400_load, i2 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 16 'add' 'add_ln400' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.43ns)   --->   "%sel_tmp = icmp_eq  i2 %phi_ln400_load, i2 2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 17 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.22ns)   --->   "%out_bits_2_1 = select i1 %sel_tmp, i32 0, i32 %out_bits_2_0_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 18 'select' 'out_bits_2_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%sel_tmp7 = icmp_eq  i2 %phi_ln400_load, i2 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 19 'icmp' 'sel_tmp7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.22ns)   --->   "%out_bits_1_1 = select i1 %sel_tmp7, i32 0, i32 %out_bits_1_0_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 20 'select' 'out_bits_1_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%sel_tmp9 = icmp_eq  i2 %phi_ln400_load, i2 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 21 'icmp' 'sel_tmp9' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.22ns)   --->   "%out_bits_0_1 = select i1 %sel_tmp9, i32 0, i32 %out_bits_0_0_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 22 'select' 'out_bits_0_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln400 = icmp_eq  i2 %phi_ln400_load, i2 3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 23 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln400 = store i32 %out_bits_2_1, i32 %out_bits_2_0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 24 'store' 'store_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln400 = store i32 %out_bits_1_1, i32 %out_bits_1_0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 25 'store' 'store_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln400 = store i32 %out_bits_0_1, i32 %out_bits_0_0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 26 'store' 'store_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln400 = store i2 %add_ln400, i2 %phi_ln400" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 27 'store' 'store_ln400' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %arrayinit.body_ifconv, void %for.inc.preheader.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 28 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_2_1_out, i32 %out_bits_2_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 29 'write' 'write_ln400' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_1_1_out, i32 %out_bits_1_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 30 'write' 'write_ln400' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln400 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_0_1_out, i32 %out_bits_0_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:400]   --->   Operation 31 'write' 'write_ln400' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln400)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_bits_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_bits_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_bits_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln400               (alloca           ) [ 01]
out_bits_0_0            (alloca           ) [ 01]
out_bits_1_0            (alloca           ) [ 01]
out_bits_2_0            (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
phi_ln400_load          (load             ) [ 00]
out_bits_0_0_load       (load             ) [ 00]
out_bits_1_0_load       (load             ) [ 00]
out_bits_2_0_load       (load             ) [ 00]
specpipeline_ln400      (specpipeline     ) [ 00]
speclooptripcount_ln400 (speclooptripcount) [ 00]
add_ln400               (add              ) [ 00]
sel_tmp                 (icmp             ) [ 00]
out_bits_2_1            (select           ) [ 00]
sel_tmp7                (icmp             ) [ 00]
out_bits_1_1            (select           ) [ 00]
sel_tmp9                (icmp             ) [ 00]
out_bits_0_1            (select           ) [ 00]
icmp_ln400              (icmp             ) [ 01]
store_ln400             (store            ) [ 00]
store_ln400             (store            ) [ 00]
store_ln400             (store            ) [ 00]
store_ln400             (store            ) [ 00]
br_ln400                (br               ) [ 00]
write_ln400             (write            ) [ 00]
write_ln400             (write            ) [ 00]
write_ln400             (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_bits_2_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_bits_1_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_bits_0_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_bits_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="phi_ln400_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln400/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="out_bits_0_0_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_0_0/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="out_bits_1_0_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_1_0/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="out_bits_2_0_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_0/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln400_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln400/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="write_ln400_write_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln400/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln400_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln400/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="2" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="phi_ln400_load_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln400_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="out_bits_0_0_load_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_0_0_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="out_bits_1_0_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_1_0_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="out_bits_2_0_load_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_0_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln400_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sel_tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_bits_2_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_2_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sel_tmp7_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="out_bits_1_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_1_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sel_tmp9_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_bits_0_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_bits_0_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln400_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln400_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln400_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln400_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln400_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_ln400_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln400 "/>
</bind>
</comp>

<comp id="168" class="1005" name="out_bits_0_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_bits_0_0 "/>
</bind>
</comp>

<comp id="174" class="1005" name="out_bits_1_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_bits_1_0 "/>
</bind>
</comp>

<comp id="180" class="1005" name="out_bits_2_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_bits_2_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="72" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="81" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="46" pin=2"/></net>

<net id="109"><net_src comp="72" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="78" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="124"><net_src comp="72" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="75" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="139"><net_src comp="72" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="96" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="111" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="126" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="30" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="171"><net_src comp="34" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="177"><net_src comp="38" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="183"><net_src comp="42" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_bits_2_1_out | {1 }
	Port: out_bits_1_1_out | {1 }
	Port: out_bits_0_1_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		phi_ln400_load : 1
		out_bits_0_0_load : 1
		out_bits_1_0_load : 1
		out_bits_2_0_load : 1
		add_ln400 : 2
		sel_tmp : 2
		out_bits_2_1 : 3
		sel_tmp7 : 2
		out_bits_1_1 : 3
		sel_tmp9 : 2
		out_bits_0_1 : 3
		icmp_ln400 : 2
		store_ln400 : 4
		store_ln400 : 4
		store_ln400 : 4
		store_ln400 : 3
		br_ln400 : 3
		write_ln400 : 4
		write_ln400 : 4
		write_ln400 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    out_bits_2_1_fu_96   |    0    |    32   |
|  select  |   out_bits_1_1_fu_111   |    0    |    32   |
|          |   out_bits_0_1_fu_126   |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |      sel_tmp_fu_90      |    0    |    9    |
|   icmp   |     sel_tmp7_fu_105     |    0    |    9    |
|          |     sel_tmp9_fu_120     |    0    |    9    |
|          |    icmp_ln400_fu_135    |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln400_fu_84     |    0    |    9    |
|----------|-------------------------|---------|---------|
|          | write_ln400_write_fu_46 |    0    |    0    |
|   write  | write_ln400_write_fu_53 |    0    |    0    |
|          | write_ln400_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   141   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|out_bits_0_0_reg_168|   32   |
|out_bits_1_0_reg_174|   32   |
|out_bits_2_0_reg_180|   32   |
|  phi_ln400_reg_161 |    2   |
+--------------------+--------+
|        Total       |   98   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   141  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   98   |    -   |
+-----------+--------+--------+
|   Total   |   98   |   141  |
+-----------+--------+--------+
