Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_pipeline_blockdesign_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_pipeline_blockdesign xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_pipeline_blockdesign_time_synth.sdf", for root module "tb_pipeline_blockdesign/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_pipeline_blockdesign_time_synth.sdf", for root module "tb_pipeline_blockdesign/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_axis2fifo_0_0_axis2fifo
Compiling module xil_defaultlib.design_1_axis2fifo_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.design_1_bit_reverse_accel_1_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_1_0_b...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.design_1_bit_reverse_accel_1_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_1_0_b...
Compiling module xil_defaultlib.design_1_bit_reverse_accel_1_0
Compiling module xil_defaultlib.design_1_fifo2axis_0_0_fifo2axis
Compiling module xil_defaultlib.design_1_fifo2axis_0_0
Compiling module xil_defaultlib.design_1
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_pipeline_blockdesign
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_blockdesign_time_synth
