m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/london/intelFPGA/Cyclone_IV/test_model_sim/simulation/modelsim
Etest_model_sim
Z1 w1639016434
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim.vhd
Z5 F/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim.vhd
l0
L4 1
V<^Hd0zYKVc=T71?K=WJNE1
!s100 SO4G@PATJ_jFbY4IilPO;2
Z6 OV;C;2020.1;71
33
Z7 !s110 1639016986
!i10b 1
Z8 !s108 1639016986.000000
Z9 !s90 -reportprogress|300|-2008|-work|work|/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim.vhd|
Z10 !s107 /home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim.vhd|
!i113 1
Z11 o-2008 -work work
Z12 tExplicit 1 CvgOpt 0
Arlt
R2
R3
Z13 DEx4 work 14 test_model_sim 0 22 <^Hd0zYKVc=T71?K=WJNE1
!i122 0
l15
L13 6
VnAN:6hcPejJa1=5RHS9eR2
!s100 MBJFmzk6Y:dfm9?Jz<IBW2
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etest_model_sim_tb
Z14 w1639016407
R2
R3
!i122 1
R0
Z15 8/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd
Z16 F/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd
l0
L7 1
V8czIg2e0mAOaYkk=GYM]m2
!s100 miOa]biLgA6;Vz_@hRHW60
R6
33
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-2008|-work|work|/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!s107 /home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!i113 1
R11
R12
Atb
R13
R2
R3
DEx4 work 17 test_model_sim_tb 0 22 8czIg2e0mAOaYkk=GYM]m2
!i122 1
l13
L10 15
VbCi`bM37dd_fl=KdV_6NF3
!s100 ^WC@Jd4gJbVEZWE30geOD0
R6
33
R7
!i10b 1
R8
R17
Z18 !s107 /home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!i113 1
R11
R12
