#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x132e61470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132e757b0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x132e749c0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x138050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132eb3ea0_0 .net "in", 31 0, o0x138050010;  0 drivers
v0x132ebd310_0 .var "out", 31 0;
S_0x132ea9c20 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1380500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebd3d0_0 .net "clk", 0 0, o0x1380500d0;  0 drivers
o0x138050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132ebd470_0 .net "data_address", 31 0, o0x138050100;  0 drivers
o0x138050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebd520_0 .net "data_read", 0 0, o0x138050130;  0 drivers
v0x132ebd5d0_0 .var "data_readdata", 31 0;
o0x138050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebd680_0 .net "data_write", 0 0, o0x138050190;  0 drivers
o0x1380501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132ebd760_0 .net "data_writedata", 31 0, o0x1380501c0;  0 drivers
S_0x132ea89b0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x138050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebd8a0_0 .net "clk", 0 0, o0x138050310;  0 drivers
v0x132ebd950_0 .var "curr_addr", 31 0;
o0x138050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebda00_0 .net "enable", 0 0, o0x138050370;  0 drivers
o0x1380503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132ebdab0_0 .net "next_addr", 31 0, o0x1380503a0;  0 drivers
o0x1380503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x132ebdb60_0 .net "reset", 0 0, o0x1380503d0;  0 drivers
E_0x132e94a30 .event posedge, v0x132ebd8a0_0;
S_0x132e9a580 .scope module, "sltui_tb" "sltui_tb" 7 1;
 .timescale 0 0;
v0x132eca830_0 .net "active", 0 0, L_0x132ed3170;  1 drivers
v0x132eca8e0_0 .var "clk", 0 0;
v0x132eca9f0_0 .var "clk_enable", 0 0;
v0x132ecaa80_0 .net "data_address", 31 0, v0x132ec8610_0;  1 drivers
v0x132ecab10_0 .net "data_read", 0 0, L_0x132ed28d0;  1 drivers
v0x132ecaba0_0 .var "data_readdata", 31 0;
v0x132ecac30_0 .net "data_write", 0 0, L_0x132ed2280;  1 drivers
v0x132ecacc0_0 .net "data_writedata", 31 0, v0x132ec12b0_0;  1 drivers
v0x132ecad90_0 .net "instr_address", 31 0, L_0x132ed32a0;  1 drivers
v0x132ecaea0_0 .var "instr_readdata", 31 0;
v0x132ecaf30_0 .net "register_v0", 31 0, L_0x132ed0cf0;  1 drivers
v0x132ecb000_0 .var "reset", 0 0;
S_0x132ebdcc0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x132e9a580;
 .timescale 0 0;
v0x132ebde90_0 .var "ex_imm", 31 0;
v0x132ebdf50_0 .var "expected", 31 0;
v0x132ebe000_0 .var "i", 4 0;
v0x132ebe0c0_0 .var "imm", 15 0;
v0x132ebe170_0 .var "imm_instr", 31 0;
v0x132ebe260_0 .var "opcode", 5 0;
v0x132ebe310_0 .var "rs", 4 0;
v0x132ebe3c0_0 .var "rt", 4 0;
v0x132ebe470_0 .var "test", 31 0;
v0x132ebe580_0 .var "test_imm", 15 0;
E_0x132ea73e0 .event posedge, v0x132ec1620_0;
S_0x132ebe630 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x132e9a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x132ecbc60 .functor OR 1, L_0x132ecb910, L_0x132ecbb20, C4<0>, C4<0>;
L_0x132ecbd50 .functor BUFZ 1, L_0x132ecb400, C4<0>, C4<0>, C4<0>;
L_0x132ecc0e0 .functor BUFZ 1, L_0x132ecb520, C4<0>, C4<0>, C4<0>;
L_0x132ecc230 .functor AND 1, L_0x132ecb400, L_0x132ecc380, C4<1>, C4<1>;
L_0x132ecc520 .functor OR 1, L_0x132ecc230, L_0x132ecc2a0, C4<0>, C4<0>;
L_0x132ecc660 .functor OR 1, L_0x132ecc520, L_0x132ecc000, C4<0>, C4<0>;
L_0x132ecc750 .functor OR 1, L_0x132ecc660, L_0x132ecd9f0, C4<0>, C4<0>;
L_0x132ecc840 .functor OR 1, L_0x132ecc750, L_0x132ecd4d0, C4<0>, C4<0>;
L_0x132ecd390 .functor AND 1, L_0x132eccea0, L_0x132eccfc0, C4<1>, C4<1>;
L_0x132ecd4d0 .functor OR 1, L_0x132eccc40, L_0x132ecd390, C4<0>, C4<0>;
L_0x132ecd9f0 .functor AND 1, L_0x132ecd170, L_0x132ecd660, C4<1>, C4<1>;
L_0x132ecdf70 .functor OR 1, L_0x132ecd890, L_0x132ecdc20, C4<0>, C4<0>;
L_0x132ecb1b0 .functor OR 1, L_0x132ece300, L_0x132ece5b0, C4<0>, C4<0>;
L_0x132ece990 .functor AND 1, L_0x132ecbf00, L_0x132ecb1b0, C4<1>, C4<1>;
L_0x132eceb20 .functor OR 1, L_0x132ece770, L_0x132ecec60, C4<0>, C4<0>;
L_0x132ece920 .functor OR 1, L_0x132eceb20, L_0x132ecef10, C4<0>, C4<0>;
L_0x132ecf070 .functor AND 1, L_0x132ecb400, L_0x132ece920, C4<1>, C4<1>;
L_0x132eced40 .functor AND 1, L_0x132ecb400, L_0x132ecf230, C4<1>, C4<1>;
L_0x132ecd2b0 .functor AND 1, L_0x132ecb400, L_0x132ecedb0, C4<1>, C4<1>;
L_0x132ecfc80 .functor AND 1, v0x132ec84f0_0, v0x132eca530_0, C4<1>, C4<1>;
L_0x132ecfcf0 .functor AND 1, L_0x132ecfc80, L_0x132ecc840, C4<1>, C4<1>;
L_0x132ecfff0 .functor OR 1, L_0x132ecd4d0, L_0x132ecd9f0, C4<0>, C4<0>;
L_0x132ed0d60 .functor BUFZ 32, L_0x132ed0990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132ed0f10 .functor BUFZ 32, L_0x132ed0c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132ed1bb0 .functor AND 1, v0x132eca9f0_0, L_0x132ecf070, C4<1>, C4<1>;
L_0x132ed1cf0 .functor AND 1, L_0x132ed1bb0, v0x132ec84f0_0, C4<1>, C4<1>;
L_0x132ed06b0 .functor AND 1, L_0x132ed1cf0, L_0x132ed1e40, C4<1>, C4<1>;
L_0x132ed2210 .functor AND 1, v0x132ec84f0_0, v0x132eca530_0, C4<1>, C4<1>;
L_0x132ed2280 .functor AND 1, L_0x132ed2210, L_0x132ecc9d0, C4<1>, C4<1>;
L_0x132ed1f60 .functor OR 1, L_0x132ed2130, L_0x132ed2420, C4<0>, C4<0>;
L_0x132ed2760 .functor AND 1, L_0x132ed1f60, L_0x132ed2050, C4<1>, C4<1>;
L_0x132ed28d0 .functor OR 1, L_0x132ecc000, L_0x132ed2760, C4<0>, C4<0>;
L_0x132ed3170 .functor BUFZ 1, v0x132ec84f0_0, C4<0>, C4<0>, C4<0>;
L_0x132ed32a0 .functor BUFZ 32, v0x132ec8580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132ec3660_0 .net *"_ivl_102", 31 0, L_0x132ecd5c0;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec36f0_0 .net *"_ivl_105", 25 0, L_0x1380884d8;  1 drivers
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec3780_0 .net/2u *"_ivl_106", 31 0, L_0x138088520;  1 drivers
v0x132ec3810_0 .net *"_ivl_108", 0 0, L_0x132ecd170;  1 drivers
v0x132ec38a0_0 .net *"_ivl_111", 5 0, L_0x132ecd7f0;  1 drivers
L_0x138088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x132ec3940_0 .net/2u *"_ivl_112", 5 0, L_0x138088568;  1 drivers
v0x132ec39f0_0 .net *"_ivl_114", 0 0, L_0x132ecd660;  1 drivers
v0x132ec3a90_0 .net *"_ivl_118", 31 0, L_0x132ecdb80;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x132ec3b40_0 .net/2u *"_ivl_12", 5 0, L_0x1380880a0;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec3c50_0 .net *"_ivl_121", 25 0, L_0x1380885b0;  1 drivers
L_0x1380885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x132ec3d00_0 .net/2u *"_ivl_122", 31 0, L_0x1380885f8;  1 drivers
v0x132ec3db0_0 .net *"_ivl_124", 0 0, L_0x132ecd890;  1 drivers
v0x132ec3e50_0 .net *"_ivl_126", 31 0, L_0x132ecdd50;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec3f00_0 .net *"_ivl_129", 25 0, L_0x138088640;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132ec3fb0_0 .net/2u *"_ivl_130", 31 0, L_0x138088688;  1 drivers
v0x132ec4060_0 .net *"_ivl_132", 0 0, L_0x132ecdc20;  1 drivers
v0x132ec4100_0 .net *"_ivl_136", 31 0, L_0x132ece060;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec4290_0 .net *"_ivl_139", 25 0, L_0x1380886d0;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec4320_0 .net/2u *"_ivl_140", 31 0, L_0x138088718;  1 drivers
v0x132ec43d0_0 .net *"_ivl_142", 0 0, L_0x132ecbf00;  1 drivers
v0x132ec4470_0 .net *"_ivl_145", 5 0, L_0x132ece410;  1 drivers
L_0x138088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x132ec4520_0 .net/2u *"_ivl_146", 5 0, L_0x138088760;  1 drivers
v0x132ec45d0_0 .net *"_ivl_148", 0 0, L_0x132ece300;  1 drivers
v0x132ec4670_0 .net *"_ivl_151", 5 0, L_0x132ece6d0;  1 drivers
L_0x1380887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x132ec4720_0 .net/2u *"_ivl_152", 5 0, L_0x1380887a8;  1 drivers
v0x132ec47d0_0 .net *"_ivl_154", 0 0, L_0x132ece5b0;  1 drivers
v0x132ec4870_0 .net *"_ivl_157", 0 0, L_0x132ecb1b0;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x132ec4910_0 .net/2u *"_ivl_16", 5 0, L_0x1380880e8;  1 drivers
v0x132ec49c0_0 .net *"_ivl_161", 1 0, L_0x132ecea40;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x132ec4a70_0 .net/2u *"_ivl_162", 1 0, L_0x1380887f0;  1 drivers
v0x132ec4b20_0 .net *"_ivl_164", 0 0, L_0x132ece770;  1 drivers
L_0x138088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x132ec4bc0_0 .net/2u *"_ivl_166", 5 0, L_0x138088838;  1 drivers
v0x132ec4c70_0 .net *"_ivl_168", 0 0, L_0x132ecec60;  1 drivers
v0x132ec41a0_0 .net *"_ivl_171", 0 0, L_0x132eceb20;  1 drivers
L_0x138088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x132ec4f00_0 .net/2u *"_ivl_172", 5 0, L_0x138088880;  1 drivers
v0x132ec4f90_0 .net *"_ivl_174", 0 0, L_0x132ecef10;  1 drivers
v0x132ec5020_0 .net *"_ivl_177", 0 0, L_0x132ece920;  1 drivers
L_0x1380888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x132ec50b0_0 .net/2u *"_ivl_180", 5 0, L_0x1380888c8;  1 drivers
v0x132ec5150_0 .net *"_ivl_182", 0 0, L_0x132ecf230;  1 drivers
L_0x138088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x132ec51f0_0 .net/2u *"_ivl_186", 5 0, L_0x138088910;  1 drivers
v0x132ec52a0_0 .net *"_ivl_188", 0 0, L_0x132ecedb0;  1 drivers
L_0x138088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x132ec5340_0 .net/2u *"_ivl_196", 4 0, L_0x138088958;  1 drivers
v0x132ec53f0_0 .net *"_ivl_199", 4 0, L_0x132ecf370;  1 drivers
v0x132ec54a0_0 .net *"_ivl_20", 31 0, L_0x132ecb770;  1 drivers
v0x132ec5550_0 .net *"_ivl_201", 4 0, L_0x132ecf930;  1 drivers
v0x132ec5600_0 .net *"_ivl_202", 4 0, L_0x132ecf9d0;  1 drivers
v0x132ec56b0_0 .net *"_ivl_207", 0 0, L_0x132ecfc80;  1 drivers
v0x132ec5750_0 .net *"_ivl_211", 0 0, L_0x132ecfff0;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x132ec57f0_0 .net/2u *"_ivl_212", 31 0, L_0x1380889a0;  1 drivers
v0x132ec58a0_0 .net *"_ivl_214", 31 0, L_0x132ed00e0;  1 drivers
v0x132ec5950_0 .net *"_ivl_216", 31 0, L_0x132ecfa70;  1 drivers
v0x132ec5a00_0 .net *"_ivl_218", 31 0, L_0x132ed0380;  1 drivers
v0x132ec5ab0_0 .net *"_ivl_220", 31 0, L_0x132ed0240;  1 drivers
v0x132ec5b60_0 .net *"_ivl_229", 0 0, L_0x132ed1bb0;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec5c00_0 .net *"_ivl_23", 25 0, L_0x138088130;  1 drivers
v0x132ec5cb0_0 .net *"_ivl_231", 0 0, L_0x132ed1cf0;  1 drivers
v0x132ec5d50_0 .net *"_ivl_232", 31 0, L_0x132ed1d60;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec5e00_0 .net *"_ivl_235", 30 0, L_0x138088ac0;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132ec5eb0_0 .net/2u *"_ivl_236", 31 0, L_0x138088b08;  1 drivers
v0x132ec5f60_0 .net *"_ivl_238", 0 0, L_0x132ed1e40;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132ec6000_0 .net/2u *"_ivl_24", 31 0, L_0x138088178;  1 drivers
v0x132ec60b0_0 .net *"_ivl_243", 0 0, L_0x132ed2210;  1 drivers
L_0x138088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x132ec6150_0 .net/2u *"_ivl_246", 5 0, L_0x138088b50;  1 drivers
L_0x138088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x132ec6200_0 .net/2u *"_ivl_250", 5 0, L_0x138088b98;  1 drivers
v0x132ec62b0_0 .net *"_ivl_257", 0 0, L_0x132ed2050;  1 drivers
v0x132ec4d10_0 .net *"_ivl_259", 0 0, L_0x132ed2760;  1 drivers
v0x132ec4db0_0 .net *"_ivl_26", 0 0, L_0x132ecb910;  1 drivers
L_0x138088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x132ec4e50_0 .net/2u *"_ivl_262", 5 0, L_0x138088be0;  1 drivers
L_0x138088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x132ec6340_0 .net/2u *"_ivl_266", 5 0, L_0x138088c28;  1 drivers
v0x132ec63f0_0 .net *"_ivl_271", 15 0, L_0x132ed2e10;  1 drivers
v0x132ec64a0_0 .net *"_ivl_272", 17 0, L_0x132ed29c0;  1 drivers
L_0x138088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132ec6550_0 .net *"_ivl_275", 1 0, L_0x138088cb8;  1 drivers
v0x132ec6600_0 .net *"_ivl_278", 15 0, L_0x132ed30d0;  1 drivers
v0x132ec66b0_0 .net *"_ivl_28", 31 0, L_0x132ecba30;  1 drivers
L_0x138088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132ec6760_0 .net *"_ivl_280", 1 0, L_0x138088d00;  1 drivers
v0x132ec6810_0 .net *"_ivl_283", 0 0, L_0x132ed2ff0;  1 drivers
L_0x138088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x132ec68c0_0 .net/2u *"_ivl_284", 13 0, L_0x138088d48;  1 drivers
L_0x138088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec6970_0 .net/2u *"_ivl_286", 13 0, L_0x138088d90;  1 drivers
v0x132ec6a20_0 .net *"_ivl_288", 13 0, L_0x132ed3390;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec6ad0_0 .net *"_ivl_31", 25 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132ec6b80_0 .net/2u *"_ivl_32", 31 0, L_0x138088208;  1 drivers
v0x132ec6c30_0 .net *"_ivl_34", 0 0, L_0x132ecbb20;  1 drivers
v0x132ec6cd0_0 .net *"_ivl_4", 31 0, L_0x132ecb2d0;  1 drivers
v0x132ec6d80_0 .net *"_ivl_41", 2 0, L_0x132ecbe00;  1 drivers
L_0x138088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x132ec6e30_0 .net/2u *"_ivl_42", 2 0, L_0x138088250;  1 drivers
v0x132ec6ee0_0 .net *"_ivl_49", 2 0, L_0x132ecc190;  1 drivers
L_0x138088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x132ec6f90_0 .net/2u *"_ivl_50", 2 0, L_0x138088298;  1 drivers
v0x132ec7040_0 .net *"_ivl_55", 0 0, L_0x132ecc380;  1 drivers
v0x132ec70e0_0 .net *"_ivl_57", 0 0, L_0x132ecc230;  1 drivers
v0x132ec7180_0 .net *"_ivl_59", 0 0, L_0x132ecc520;  1 drivers
v0x132ec7220_0 .net *"_ivl_61", 0 0, L_0x132ecc660;  1 drivers
v0x132ec72c0_0 .net *"_ivl_63", 0 0, L_0x132ecc750;  1 drivers
v0x132ec7360_0 .net *"_ivl_67", 2 0, L_0x132ecc910;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x132ec7410_0 .net/2u *"_ivl_68", 2 0, L_0x1380882e0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec74c0_0 .net *"_ivl_7", 25 0, L_0x138088010;  1 drivers
v0x132ec7570_0 .net *"_ivl_72", 31 0, L_0x132eccba0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec7620_0 .net *"_ivl_75", 25 0, L_0x138088328;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132ec76d0_0 .net/2u *"_ivl_76", 31 0, L_0x138088370;  1 drivers
v0x132ec7780_0 .net *"_ivl_78", 0 0, L_0x132eccc40;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec7820_0 .net/2u *"_ivl_8", 31 0, L_0x138088058;  1 drivers
v0x132ec78d0_0 .net *"_ivl_80", 31 0, L_0x132ecce00;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec7980_0 .net *"_ivl_83", 25 0, L_0x1380883b8;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132ec7a30_0 .net/2u *"_ivl_84", 31 0, L_0x138088400;  1 drivers
v0x132ec7ae0_0 .net *"_ivl_86", 0 0, L_0x132eccea0;  1 drivers
v0x132ec7b80_0 .net *"_ivl_89", 0 0, L_0x132eccd60;  1 drivers
v0x132ec7c30_0 .net *"_ivl_90", 31 0, L_0x132ecd070;  1 drivers
L_0x138088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ec7ce0_0 .net *"_ivl_93", 30 0, L_0x138088448;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132ec7d90_0 .net/2u *"_ivl_94", 31 0, L_0x138088490;  1 drivers
v0x132ec7e40_0 .net *"_ivl_96", 0 0, L_0x132eccfc0;  1 drivers
v0x132ec7ee0_0 .net *"_ivl_99", 0 0, L_0x132ecd390;  1 drivers
v0x132ec7f80_0 .net "active", 0 0, L_0x132ed3170;  alias, 1 drivers
v0x132ec8020_0 .net "alu_op1", 31 0, L_0x132ed0d60;  1 drivers
v0x132ec80c0_0 .net "alu_op2", 31 0, L_0x132ed0f10;  1 drivers
v0x132ec8160_0 .net "alui_instr", 0 0, L_0x132ecc2a0;  1 drivers
v0x132ec8200_0 .net "b_flag", 0 0, v0x132ebf290_0;  1 drivers
v0x132ec82b0_0 .net "b_imm", 17 0, L_0x132ed2ed0;  1 drivers
v0x132ec8340_0 .net "b_offset", 31 0, L_0x132ed3510;  1 drivers
v0x132ec83d0_0 .net "clk", 0 0, v0x132eca8e0_0;  1 drivers
v0x132ec8460_0 .net "clk_enable", 0 0, v0x132eca9f0_0;  1 drivers
v0x132ec84f0_0 .var "cpu_active", 0 0;
v0x132ec8580_0 .var "curr_addr", 31 0;
v0x132ec8610_0 .var "data_address", 31 0;
v0x132ec86b0_0 .net "data_read", 0 0, L_0x132ed28d0;  alias, 1 drivers
v0x132ec8750_0 .net "data_readdata", 31 0, v0x132ecaba0_0;  1 drivers
v0x132ec8830_0 .net "data_write", 0 0, L_0x132ed2280;  alias, 1 drivers
v0x132ec88d0_0 .net "data_writedata", 31 0, v0x132ec12b0_0;  alias, 1 drivers
v0x132ec8970_0 .var "delay_slot", 31 0;
v0x132ec8a10_0 .net "effective_addr", 31 0, v0x132ebf650_0;  1 drivers
v0x132ec8ab0_0 .net "funct_code", 5 0, L_0x132ecb230;  1 drivers
v0x132ec8b60_0 .net "hi_out", 31 0, v0x132ec16b0_0;  1 drivers
v0x132ec8c20_0 .net "hl_reg_enable", 0 0, L_0x132ed06b0;  1 drivers
v0x132ec8cf0_0 .net "instr_address", 31 0, L_0x132ed32a0;  alias, 1 drivers
v0x132ec8d90_0 .net "instr_opcode", 5 0, L_0x132ecb110;  1 drivers
v0x132ec8e30_0 .net "instr_readdata", 31 0, v0x132ecaea0_0;  1 drivers
v0x132ec8f00_0 .net "j_imm", 0 0, L_0x132ecdf70;  1 drivers
v0x132ec8fa0_0 .net "j_reg", 0 0, L_0x132ece990;  1 drivers
v0x132ec9040_0 .net "link_const", 0 0, L_0x132ecd4d0;  1 drivers
v0x132ec90e0_0 .net "link_reg", 0 0, L_0x132ecd9f0;  1 drivers
v0x132ec9180_0 .net "lo_out", 31 0, v0x132ec1dc0_0;  1 drivers
v0x132ec9220_0 .net "load_data", 31 0, v0x132ec0700_0;  1 drivers
v0x132ec92d0_0 .net "load_instr", 0 0, L_0x132ecc000;  1 drivers
v0x132ec9360_0 .net "lw", 0 0, L_0x132ecb520;  1 drivers
v0x132ec9400_0 .net "lwl", 0 0, L_0x132ed2370;  1 drivers
v0x132ec94a0_0 .net "lwr", 0 0, L_0x132ed2500;  1 drivers
v0x132ec9540_0 .net "mem_to_reg", 0 0, L_0x132ecc0e0;  1 drivers
v0x132ec95e0_0 .net "mfhi", 0 0, L_0x132eced40;  1 drivers
v0x132ec9680_0 .net "mflo", 0 0, L_0x132ecd2b0;  1 drivers
v0x132ec9720_0 .net "movefrom", 0 0, L_0x132ecbc60;  1 drivers
v0x132ec97c0_0 .net "muldiv", 0 0, L_0x132ecf070;  1 drivers
v0x132ec9860_0 .var "next_delay_slot", 31 0;
v0x132ec9910_0 .net "partial_store", 0 0, L_0x132ed1f60;  1 drivers
v0x132ec99b0_0 .net "r_format", 0 0, L_0x132ecb400;  1 drivers
v0x132ec9a50_0 .net "reg_a_read_data", 31 0, L_0x132ed0990;  1 drivers
v0x132ec9b10_0 .net "reg_a_read_index", 4 0, L_0x132ecf6d0;  1 drivers
v0x132ec9bc0_0 .net "reg_b_read_data", 31 0, L_0x132ed0c40;  1 drivers
v0x132ec9c90_0 .net "reg_b_read_index", 4 0, L_0x132ecf2d0;  1 drivers
v0x132ec9d30_0 .net "reg_dst", 0 0, L_0x132ecbd50;  1 drivers
v0x132ec9dc0_0 .net "reg_write", 0 0, L_0x132ecc840;  1 drivers
v0x132ec9e60_0 .net "reg_write_data", 31 0, L_0x132ed0610;  1 drivers
v0x132ec9f20_0 .net "reg_write_enable", 0 0, L_0x132ecfcf0;  1 drivers
v0x132ec9fd0_0 .net "reg_write_index", 4 0, L_0x132ecf830;  1 drivers
v0x132eca080_0 .net "register_v0", 31 0, L_0x132ed0cf0;  alias, 1 drivers
v0x132eca130_0 .net "reset", 0 0, v0x132ecb000_0;  1 drivers
v0x132eca1c0_0 .net "result", 31 0, v0x132ebfaa0_0;  1 drivers
v0x132eca270_0 .net "result_hi", 31 0, v0x132ebf440_0;  1 drivers
v0x132eca340_0 .net "result_lo", 31 0, v0x132ebf5a0_0;  1 drivers
v0x132eca410_0 .net "sb", 0 0, L_0x132ed2130;  1 drivers
v0x132eca4a0_0 .net "sh", 0 0, L_0x132ed2420;  1 drivers
v0x132eca530_0 .var "state", 0 0;
v0x132eca5d0_0 .net "store_instr", 0 0, L_0x132ecc9d0;  1 drivers
v0x132eca670_0 .net "sw", 0 0, L_0x132ecb690;  1 drivers
E_0x132ebe200/0 .event edge, v0x132ebf290_0, v0x132ec8970_0, v0x132ec8340_0, v0x132ec8f00_0;
E_0x132ebe200/1 .event edge, v0x132ebf4f0_0, v0x132ec8fa0_0, v0x132ec2a80_0, v0x132ec8580_0;
E_0x132ebe200 .event/or E_0x132ebe200/0, E_0x132ebe200/1;
E_0x132ebe9c0 .event edge, v0x132ec9400_0, v0x132ec94a0_0, v0x132ec0fb0_0, v0x132ebf650_0;
L_0x132ecb110 .part v0x132ecaea0_0, 26, 6;
L_0x132ecb230 .part v0x132ecaea0_0, 0, 6;
L_0x132ecb2d0 .concat [ 6 26 0 0], L_0x132ecb110, L_0x138088010;
L_0x132ecb400 .cmp/eq 32, L_0x132ecb2d0, L_0x138088058;
L_0x132ecb520 .cmp/eq 6, L_0x132ecb110, L_0x1380880a0;
L_0x132ecb690 .cmp/eq 6, L_0x132ecb110, L_0x1380880e8;
L_0x132ecb770 .concat [ 6 26 0 0], L_0x132ecb110, L_0x138088130;
L_0x132ecb910 .cmp/eq 32, L_0x132ecb770, L_0x138088178;
L_0x132ecba30 .concat [ 6 26 0 0], L_0x132ecb110, L_0x1380881c0;
L_0x132ecbb20 .cmp/eq 32, L_0x132ecba30, L_0x138088208;
L_0x132ecbe00 .part L_0x132ecb110, 3, 3;
L_0x132ecc000 .cmp/eq 3, L_0x132ecbe00, L_0x138088250;
L_0x132ecc190 .part L_0x132ecb110, 3, 3;
L_0x132ecc2a0 .cmp/eq 3, L_0x132ecc190, L_0x138088298;
L_0x132ecc380 .reduce/nor L_0x132ecf070;
L_0x132ecc910 .part L_0x132ecb110, 3, 3;
L_0x132ecc9d0 .cmp/eq 3, L_0x132ecc910, L_0x1380882e0;
L_0x132eccba0 .concat [ 6 26 0 0], L_0x132ecb110, L_0x138088328;
L_0x132eccc40 .cmp/eq 32, L_0x132eccba0, L_0x138088370;
L_0x132ecce00 .concat [ 6 26 0 0], L_0x132ecb110, L_0x1380883b8;
L_0x132eccea0 .cmp/eq 32, L_0x132ecce00, L_0x138088400;
L_0x132eccd60 .part v0x132ecaea0_0, 20, 1;
L_0x132ecd070 .concat [ 1 31 0 0], L_0x132eccd60, L_0x138088448;
L_0x132eccfc0 .cmp/eq 32, L_0x132ecd070, L_0x138088490;
L_0x132ecd5c0 .concat [ 6 26 0 0], L_0x132ecb110, L_0x1380884d8;
L_0x132ecd170 .cmp/eq 32, L_0x132ecd5c0, L_0x138088520;
L_0x132ecd7f0 .part v0x132ecaea0_0, 0, 6;
L_0x132ecd660 .cmp/eq 6, L_0x132ecd7f0, L_0x138088568;
L_0x132ecdb80 .concat [ 6 26 0 0], L_0x132ecb110, L_0x1380885b0;
L_0x132ecd890 .cmp/eq 32, L_0x132ecdb80, L_0x1380885f8;
L_0x132ecdd50 .concat [ 6 26 0 0], L_0x132ecb110, L_0x138088640;
L_0x132ecdc20 .cmp/eq 32, L_0x132ecdd50, L_0x138088688;
L_0x132ece060 .concat [ 6 26 0 0], L_0x132ecb110, L_0x1380886d0;
L_0x132ecbf00 .cmp/eq 32, L_0x132ece060, L_0x138088718;
L_0x132ece410 .part v0x132ecaea0_0, 0, 6;
L_0x132ece300 .cmp/eq 6, L_0x132ece410, L_0x138088760;
L_0x132ece6d0 .part v0x132ecaea0_0, 0, 6;
L_0x132ece5b0 .cmp/eq 6, L_0x132ece6d0, L_0x1380887a8;
L_0x132ecea40 .part L_0x132ecb230, 3, 2;
L_0x132ece770 .cmp/eq 2, L_0x132ecea40, L_0x1380887f0;
L_0x132ecec60 .cmp/eq 6, L_0x132ecb230, L_0x138088838;
L_0x132ecef10 .cmp/eq 6, L_0x132ecb230, L_0x138088880;
L_0x132ecf230 .cmp/eq 6, L_0x132ecb230, L_0x1380888c8;
L_0x132ecedb0 .cmp/eq 6, L_0x132ecb230, L_0x138088910;
L_0x132ecf6d0 .part v0x132ecaea0_0, 21, 5;
L_0x132ecf2d0 .part v0x132ecaea0_0, 16, 5;
L_0x132ecf370 .part v0x132ecaea0_0, 11, 5;
L_0x132ecf930 .part v0x132ecaea0_0, 16, 5;
L_0x132ecf9d0 .functor MUXZ 5, L_0x132ecf930, L_0x132ecf370, L_0x132ecbd50, C4<>;
L_0x132ecf830 .functor MUXZ 5, L_0x132ecf9d0, L_0x138088958, L_0x132ecd4d0, C4<>;
L_0x132ed00e0 .arith/sum 32, v0x132ec8970_0, L_0x1380889a0;
L_0x132ecfa70 .functor MUXZ 32, v0x132ebfaa0_0, v0x132ec0700_0, L_0x132ecc0e0, C4<>;
L_0x132ed0380 .functor MUXZ 32, L_0x132ecfa70, v0x132ec1dc0_0, L_0x132ecd2b0, C4<>;
L_0x132ed0240 .functor MUXZ 32, L_0x132ed0380, v0x132ec16b0_0, L_0x132eced40, C4<>;
L_0x132ed0610 .functor MUXZ 32, L_0x132ed0240, L_0x132ed00e0, L_0x132ecfff0, C4<>;
L_0x132ed1d60 .concat [ 1 31 0 0], v0x132eca530_0, L_0x138088ac0;
L_0x132ed1e40 .cmp/eq 32, L_0x132ed1d60, L_0x138088b08;
L_0x132ed2130 .cmp/eq 6, L_0x132ecb110, L_0x138088b50;
L_0x132ed2420 .cmp/eq 6, L_0x132ecb110, L_0x138088b98;
L_0x132ed2050 .reduce/nor v0x132eca530_0;
L_0x132ed2370 .cmp/eq 6, L_0x132ecb110, L_0x138088be0;
L_0x132ed2500 .cmp/eq 6, L_0x132ecb110, L_0x138088c28;
L_0x132ed2e10 .part v0x132ecaea0_0, 0, 16;
L_0x132ed29c0 .concat [ 16 2 0 0], L_0x132ed2e10, L_0x138088cb8;
L_0x132ed30d0 .part L_0x132ed29c0, 0, 16;
L_0x132ed2ed0 .concat [ 2 16 0 0], L_0x138088d00, L_0x132ed30d0;
L_0x132ed2ff0 .part L_0x132ed2ed0, 17, 1;
L_0x132ed3390 .functor MUXZ 14, L_0x138088d90, L_0x138088d48, L_0x132ed2ff0, C4<>;
L_0x132ed3510 .concat [ 18 14 0 0], L_0x132ed2ed0, L_0x132ed3390;
S_0x132ebea10 .scope module, "cpu_alu" "alu" 8 149, 9 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x132ebed60_0 .net *"_ivl_10", 15 0, L_0x132ed17f0;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132ebee20_0 .net/2u *"_ivl_14", 15 0, L_0x138088a78;  1 drivers
v0x132ebeed0_0 .net *"_ivl_17", 15 0, L_0x132ed1930;  1 drivers
v0x132ebef90_0 .net *"_ivl_5", 0 0, L_0x132ece4b0;  1 drivers
v0x132ebf040_0 .net *"_ivl_6", 15 0, L_0x132ed1340;  1 drivers
v0x132ebf130_0 .net *"_ivl_9", 15 0, L_0x132ed14f0;  1 drivers
v0x132ebf1e0_0 .net "addr_rt", 4 0, L_0x132ed1b10;  1 drivers
v0x132ebf290_0 .var "b_flag", 0 0;
v0x132ebf330_0 .net "funct", 5 0, L_0x132ed10a0;  1 drivers
v0x132ebf440_0 .var "hi", 31 0;
v0x132ebf4f0_0 .net "instructionword", 31 0, v0x132ecaea0_0;  alias, 1 drivers
v0x132ebf5a0_0 .var "lo", 31 0;
v0x132ebf650_0 .var "memaddroffset", 31 0;
v0x132ebf700_0 .var "multresult", 63 0;
v0x132ebf7b0_0 .net "op1", 31 0, L_0x132ed0d60;  alias, 1 drivers
v0x132ebf860_0 .net "op2", 31 0, L_0x132ed0f10;  alias, 1 drivers
v0x132ebf910_0 .net "opcode", 5 0, L_0x132ed1000;  1 drivers
v0x132ebfaa0_0 .var "result", 31 0;
v0x132ebfb30_0 .net "shamt", 4 0, L_0x132ed1a70;  1 drivers
v0x132ebfbe0_0 .net/s "sign_op1", 31 0, L_0x132ed0d60;  alias, 1 drivers
v0x132ebfca0_0 .net/s "sign_op2", 31 0, L_0x132ed0f10;  alias, 1 drivers
v0x132ebfd30_0 .net "simmediatedata", 31 0, L_0x132ed1890;  1 drivers
v0x132ebfdc0_0 .net "simmediatedatas", 31 0, L_0x132ed1890;  alias, 1 drivers
v0x132ebfe50_0 .net "uimmediatedata", 31 0, L_0x132ed19d0;  1 drivers
v0x132ebfee0_0 .net "unsign_op1", 31 0, L_0x132ed0d60;  alias, 1 drivers
v0x132ebffb0_0 .net "unsign_op2", 31 0, L_0x132ed0f10;  alias, 1 drivers
v0x132ec0090_0 .var "unsigned_result", 31 0;
E_0x132ebecd0/0 .event edge, v0x132ebf910_0, v0x132ebf330_0, v0x132ebf860_0, v0x132ebfb30_0;
E_0x132ebecd0/1 .event edge, v0x132ebf7b0_0, v0x132ebf700_0, v0x132ebf1e0_0, v0x132ebfd30_0;
E_0x132ebecd0/2 .event edge, v0x132ebfe50_0, v0x132ec0090_0;
E_0x132ebecd0 .event/or E_0x132ebecd0/0, E_0x132ebecd0/1, E_0x132ebecd0/2;
L_0x132ed1000 .part v0x132ecaea0_0, 26, 6;
L_0x132ed10a0 .part v0x132ecaea0_0, 0, 6;
L_0x132ece4b0 .part v0x132ecaea0_0, 15, 1;
LS_0x132ed1340_0_0 .concat [ 1 1 1 1], L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0;
LS_0x132ed1340_0_4 .concat [ 1 1 1 1], L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0;
LS_0x132ed1340_0_8 .concat [ 1 1 1 1], L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0;
LS_0x132ed1340_0_12 .concat [ 1 1 1 1], L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0, L_0x132ece4b0;
L_0x132ed1340 .concat [ 4 4 4 4], LS_0x132ed1340_0_0, LS_0x132ed1340_0_4, LS_0x132ed1340_0_8, LS_0x132ed1340_0_12;
L_0x132ed14f0 .part v0x132ecaea0_0, 0, 16;
L_0x132ed17f0 .concat [ 16 0 0 0], L_0x132ed14f0;
L_0x132ed1890 .concat [ 16 16 0 0], L_0x132ed17f0, L_0x132ed1340;
L_0x132ed1930 .part v0x132ecaea0_0, 0, 16;
L_0x132ed19d0 .concat [ 16 16 0 0], L_0x132ed1930, L_0x138088a78;
L_0x132ed1a70 .part v0x132ecaea0_0, 6, 5;
L_0x132ed1b10 .part v0x132ecaea0_0, 16, 5;
S_0x132ec01e0 .scope module, "cpu_load_block" "load_block" 8 107, 10 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x132ec0430_0 .net "address", 31 0, v0x132ebf650_0;  alias, 1 drivers
v0x132ec04f0_0 .net "datafromMem", 31 0, v0x132ecaba0_0;  alias, 1 drivers
v0x132ec0590_0 .net "instr_word", 31 0, v0x132ecaea0_0;  alias, 1 drivers
v0x132ec0660_0 .net "opcode", 5 0, L_0x132ecf630;  1 drivers
v0x132ec0700_0 .var "out_transformed", 31 0;
v0x132ec07f0_0 .net "whichbyte", 1 0, L_0x132ecfed0;  1 drivers
E_0x132ec0400 .event edge, v0x132ec0660_0, v0x132ec04f0_0, v0x132ec07f0_0, v0x132ebf4f0_0;
L_0x132ecf630 .part v0x132ecaea0_0, 26, 6;
L_0x132ecfed0 .part v0x132ebf650_0, 0, 2;
S_0x132ec08e0 .scope module, "dut" "store_block" 8 216, 11 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x132ec0bb0_0 .net *"_ivl_1", 1 0, L_0x132ed25e0;  1 drivers
L_0x138088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x132ec0c70_0 .net *"_ivl_5", 0 0, L_0x138088c70;  1 drivers
v0x132ec0d20_0 .net "bytenum", 2 0, L_0x132ed2bb0;  1 drivers
v0x132ec0de0_0 .net "dataword", 31 0, v0x132ecaba0_0;  alias, 1 drivers
v0x132ec0ea0_0 .net "eff_addr", 31 0, v0x132ebf650_0;  alias, 1 drivers
v0x132ec0fb0_0 .net "opcode", 5 0, L_0x132ecb110;  alias, 1 drivers
v0x132ec1040_0 .net "regbyte", 7 0, L_0x132ed2c90;  1 drivers
v0x132ec10f0_0 .net "reghalfword", 15 0, L_0x132ed2d50;  1 drivers
v0x132ec11a0_0 .net "regword", 31 0, L_0x132ed0c40;  alias, 1 drivers
v0x132ec12b0_0 .var "storedata", 31 0;
E_0x132ec0b50/0 .event edge, v0x132ec0fb0_0, v0x132ec11a0_0, v0x132ec0d20_0, v0x132ec1040_0;
E_0x132ec0b50/1 .event edge, v0x132ec04f0_0, v0x132ec10f0_0;
E_0x132ec0b50 .event/or E_0x132ec0b50/0, E_0x132ec0b50/1;
L_0x132ed25e0 .part v0x132ebf650_0, 0, 2;
L_0x132ed2bb0 .concat [ 2 1 0 0], L_0x132ed25e0, L_0x138088c70;
L_0x132ed2c90 .part L_0x132ed0c40, 0, 8;
L_0x132ed2d50 .part L_0x132ed0c40, 0, 16;
S_0x132ec13e0 .scope module, "hi" "hl_reg" 8 176, 12 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x132ec1620_0 .net "clk", 0 0, v0x132eca8e0_0;  alias, 1 drivers
v0x132ec16b0_0 .var "data", 31 0;
v0x132ec1740_0 .net "data_in", 31 0, v0x132ebf440_0;  alias, 1 drivers
v0x132ec1810_0 .net "data_out", 31 0, v0x132ec16b0_0;  alias, 1 drivers
v0x132ec18b0_0 .net "enable", 0 0, L_0x132ed06b0;  alias, 1 drivers
v0x132ec1990_0 .net "reset", 0 0, v0x132ecb000_0;  alias, 1 drivers
S_0x132ec1ab0 .scope module, "lo" "hl_reg" 8 168, 12 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x132ec1d30_0 .net "clk", 0 0, v0x132eca8e0_0;  alias, 1 drivers
v0x132ec1dc0_0 .var "data", 31 0;
v0x132ec1e50_0 .net "data_in", 31 0, v0x132ebf5a0_0;  alias, 1 drivers
v0x132ec1f20_0 .net "data_out", 31 0, v0x132ec1dc0_0;  alias, 1 drivers
v0x132ec1fc0_0 .net "enable", 0 0, L_0x132ed06b0;  alias, 1 drivers
v0x132ec2090_0 .net "reset", 0 0, v0x132ecb000_0;  alias, 1 drivers
S_0x132ec21a0 .scope module, "register" "regfile" 8 120, 13 1 0, S_0x132ebe630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x132ed0990 .functor BUFZ 32, L_0x132ed0520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132ed0c40 .functor BUFZ 32, L_0x132ed0a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132ec2e00_2 .array/port v0x132ec2e00, 2;
L_0x132ed0cf0 .functor BUFZ 32, v0x132ec2e00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132ec24d0_0 .net *"_ivl_0", 31 0, L_0x132ed0520;  1 drivers
v0x132ec2590_0 .net *"_ivl_10", 6 0, L_0x132ed0b20;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132ec2630_0 .net *"_ivl_13", 1 0, L_0x138088a30;  1 drivers
v0x132ec26d0_0 .net *"_ivl_2", 6 0, L_0x132ed0870;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132ec2780_0 .net *"_ivl_5", 1 0, L_0x1380889e8;  1 drivers
v0x132ec2870_0 .net *"_ivl_8", 31 0, L_0x132ed0a80;  1 drivers
v0x132ec2920_0 .net "r_clk", 0 0, v0x132eca8e0_0;  alias, 1 drivers
v0x132ec29f0_0 .net "r_clk_enable", 0 0, v0x132eca9f0_0;  alias, 1 drivers
v0x132ec2a80_0 .net "read_data1", 31 0, L_0x132ed0990;  alias, 1 drivers
v0x132ec2b90_0 .net "read_data2", 31 0, L_0x132ed0c40;  alias, 1 drivers
v0x132ec2c40_0 .net "read_reg1", 4 0, L_0x132ecf6d0;  alias, 1 drivers
v0x132ec2cd0_0 .net "read_reg2", 4 0, L_0x132ecf2d0;  alias, 1 drivers
v0x132ec2d60_0 .net "register_v0", 31 0, L_0x132ed0cf0;  alias, 1 drivers
v0x132ec2e00 .array "registers", 0 31, 31 0;
v0x132ec31a0_0 .net "reset", 0 0, v0x132ecb000_0;  alias, 1 drivers
v0x132ec3270_0 .net "write_control", 0 0, L_0x132ecfcf0;  alias, 1 drivers
v0x132ec3310_0 .net "write_data", 31 0, L_0x132ed0610;  alias, 1 drivers
v0x132ec34a0_0 .net "write_reg", 4 0, L_0x132ecf830;  alias, 1 drivers
L_0x132ed0520 .array/port v0x132ec2e00, L_0x132ed0870;
L_0x132ed0870 .concat [ 5 2 0 0], L_0x132ecf6d0, L_0x1380889e8;
L_0x132ed0a80 .array/port v0x132ec2e00, L_0x132ed0b20;
L_0x132ed0b20 .concat [ 5 2 0 0], L_0x132ecf2d0, L_0x138088a30;
    .scope S_0x132ea89b0;
T_0 ;
    %wait E_0x132e94a30;
    %load/vec4 v0x132ebdb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x132ebd950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x132ebda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x132ebdab0_0;
    %assign/vec4 v0x132ebd950_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x132ec01e0;
T_1 ;
    %wait E_0x132ec0400;
    %load/vec4 v0x132ec0660_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x132ec07f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x132ec07f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x132ec07f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x132ec07f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x132ec04f0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x132ec0590_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x132ec0700_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x132ec21a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132ec2e00, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x132ec21a0;
T_3 ;
    %wait E_0x132ea73e0;
    %load/vec4 v0x132ec31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x132ec29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x132ec3270_0;
    %load/vec4 v0x132ec34a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x132ec3310_0;
    %load/vec4 v0x132ec34a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132ec2e00, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x132ebea10;
T_4 ;
    %wait E_0x132ebecd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %load/vec4 v0x132ebf910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x132ebf330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x132ebfca0_0;
    %ix/getv 4, v0x132ebfb30_0;
    %shiftl 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x132ebfca0_0;
    %ix/getv 4, v0x132ebfb30_0;
    %shiftr 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x132ebfca0_0;
    %ix/getv 4, v0x132ebfb30_0;
    %shiftr/s 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x132ebfca0_0;
    %load/vec4 v0x132ebfee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x132ebfca0_0;
    %load/vec4 v0x132ebfee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x132ebfca0_0;
    %load/vec4 v0x132ebfee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x132ebfbe0_0;
    %pad/s 64;
    %load/vec4 v0x132ebfca0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x132ebf700_0, 0, 64;
    %load/vec4 v0x132ebf700_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x132ebf440_0, 0, 32;
    %load/vec4 v0x132ebf700_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x132ebf5a0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x132ebfee0_0;
    %pad/u 64;
    %load/vec4 v0x132ebffb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x132ebf700_0, 0, 64;
    %load/vec4 v0x132ebf700_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x132ebf440_0, 0, 32;
    %load/vec4 v0x132ebf700_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x132ebf5a0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfca0_0;
    %mod/s;
    %store/vec4 v0x132ebf440_0, 0, 32;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfca0_0;
    %div/s;
    %store/vec4 v0x132ebf5a0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %mod;
    %store/vec4 v0x132ebf440_0, 0, 32;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %div;
    %store/vec4 v0x132ebf5a0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x132ebf7b0_0;
    %store/vec4 v0x132ebf440_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x132ebf7b0_0;
    %store/vec4 v0x132ebf5a0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfca0_0;
    %add;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %add;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %sub;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %and;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %or;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %xor;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %or;
    %inv;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebffb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x132ebf1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfca0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebf860_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x132ebfbe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ebf290_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebfdc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebfe50_0;
    %and;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebfe50_0;
    %or;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x132ebfee0_0;
    %load/vec4 v0x132ebfe50_0;
    %xor;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x132ebfe50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x132ec0090_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x132ebfbe0_0;
    %load/vec4 v0x132ebfd30_0;
    %add;
    %store/vec4 v0x132ebf650_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x132ec0090_0;
    %store/vec4 v0x132ebfaa0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x132ec1ab0;
T_5 ;
    %wait E_0x132ea73e0;
    %load/vec4 v0x132ec2090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x132ec1dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x132ec1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x132ec1e50_0;
    %assign/vec4 v0x132ec1dc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x132ec13e0;
T_6 ;
    %wait E_0x132ea73e0;
    %load/vec4 v0x132ec1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x132ec16b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x132ec18b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x132ec1740_0;
    %assign/vec4 v0x132ec16b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x132ec08e0;
T_7 ;
    %wait E_0x132ec0b50;
    %load/vec4 v0x132ec0fb0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x132ec11a0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132ec12b0_0, 4, 8;
    %load/vec4 v0x132ec11a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132ec12b0_0, 4, 8;
    %load/vec4 v0x132ec11a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132ec12b0_0, 4, 8;
    %load/vec4 v0x132ec11a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132ec12b0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x132ec0fb0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x132ec0d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x132ec1040_0;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x132ec1040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ec0de0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x132ec1040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ec0de0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x132ec1040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x132ec0fb0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x132ec0d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x132ec10f0_0;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x132ec0de0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x132ec10f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ec12b0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x132ebe630;
T_8 ;
    %wait E_0x132ebe9c0;
    %load/vec4 v0x132ec9400_0;
    %flag_set/vec4 8;
    %load/vec4 v0x132ec94a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x132ec8d90_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x132ec8a10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x132ec8610_0, 0, 32;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x132ebe630;
T_9 ;
    %wait E_0x132ebe200;
    %load/vec4 v0x132ec8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x132ec8970_0;
    %load/vec4 v0x132ec8340_0;
    %add;
    %store/vec4 v0x132ec9860_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x132ec8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x132ec8970_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x132ec8e30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x132ec9860_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x132ec8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x132ec9a50_0;
    %store/vec4 v0x132ec9860_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x132ec8580_0;
    %addi 4, 0, 32;
    %store/vec4 v0x132ec9860_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x132ebe630;
T_10 ;
    %wait E_0x132ea73e0;
    %load/vec4 v0x132ec8460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x132eca130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x132ec8580_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x132ec8970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x132ec84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132eca530_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x132ec84f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x132eca530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x132eca530_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x132eca530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132eca530_0, 0;
    %load/vec4 v0x132ec8970_0;
    %assign/vec4 v0x132ec8580_0, 0;
    %load/vec4 v0x132ec9860_0;
    %assign/vec4 v0x132ec8970_0, 0;
T_10.8 ;
T_10.7 ;
    %load/vec4 v0x132ec8970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132ec84f0_0, 0;
T_10.10 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x132e9a580;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132eca8e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x132eca8e0_0;
    %inv;
    %store/vec4 v0x132eca8e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x132e9a580;
T_12 ;
    %fork t_1, S_0x132ebdcc0;
    %jmp t_0;
    .scope S_0x132ebdcc0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132ecb000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132eca9f0_0, 0, 1;
    %wait E_0x132ea73e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132ecb000_0, 0, 1;
    %wait E_0x132ea73e0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x132ecaba0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x132ebe260_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x132ebe310_0, 0, 5;
    %load/vec4 v0x132ebe000_0;
    %store/vec4 v0x132ebe3c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x132ebe0c0_0, 0, 16;
    %load/vec4 v0x132ebe260_0;
    %load/vec4 v0x132ebe310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe3c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ebe170_0, 0, 32;
    %load/vec4 v0x132ebe170_0;
    %store/vec4 v0x132ecaea0_0, 0, 32;
    %load/vec4 v0x132ecaba0_0;
    %load/vec4 v0x132ebe000_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x132ecaba0_0, 0, 32;
    %wait E_0x132ea73e0;
    %delay 2, 0;
    %load/vec4 v0x132ecac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x132ecab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x132ebe000_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x132ebe260_0, 0, 6;
    %load/vec4 v0x132ebe000_0;
    %store/vec4 v0x132ebe310_0, 0, 5;
    %load/vec4 v0x132ebe000_0;
    %addi 15, 0, 5;
    %store/vec4 v0x132ebe3c0_0, 0, 5;
    %load/vec4 v0x132ebe000_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x132ebe0c0_0, 0, 16;
    %load/vec4 v0x132ebe260_0;
    %load/vec4 v0x132ebe310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe3c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ebe170_0, 0, 32;
    %load/vec4 v0x132ebe170_0;
    %store/vec4 v0x132ecaea0_0, 0, 32;
    %wait E_0x132ea73e0;
    %delay 2, 0;
    %load/vec4 v0x132ebe000_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x132ebe470_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x132ebe260_0, 0, 6;
    %load/vec4 v0x132ebe000_0;
    %addi 15, 0, 5;
    %store/vec4 v0x132ebe310_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132ebe3c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x132ebe0c0_0, 0, 16;
    %load/vec4 v0x132ebe260_0;
    %load/vec4 v0x132ebe310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe3c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132ebe0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ebe170_0, 0, 32;
    %load/vec4 v0x132ebe170_0;
    %store/vec4 v0x132ecaea0_0, 0, 32;
    %wait E_0x132ea73e0;
    %delay 2, 0;
    %load/vec4 v0x132ebe000_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x132ebe580_0, 0, 16;
    %load/vec4 v0x132ebe580_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x132ebe580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132ebde90_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x132ebde90_0 {0 0 0};
    %load/vec4 v0x132ebe470_0;
    %load/vec4 v0x132ebe000_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x132ebe470_0, 0, 32;
    %load/vec4 v0x132ebe470_0;
    %load/vec4 v0x132ebde90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x132ebdf50_0, 0, 32;
    %load/vec4 v0x132ecaf30_0;
    %load/vec4 v0x132ebdf50_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x132ebdf50_0, v0x132ecaf30_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x132ebe000_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132ebe000_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x132e9a580;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
