// Seed: 2635096014
`define pp_3 0
`define pp_4 0
`default_nettype wire `timescale 1ps / 1 ps
`define pp_5 0
`default_nettype `pp_4 `timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  logic id_3 = id_3;
endmodule
