set_property verilog_define {
    "FOR_SIM_ONLY"
    "AIB_MODEL"
    "VCS"
    "SL_AIB_GEN1"
    "MAIB_REV1DOT1"
    "MS_AIB_BCA"
    "TIMESCALE_EN"
    "BEHAVIORAL"
    "MAIB_PIN96"
    "ALTR_HPS_INTEL_MACROS_OFF"
    "SIM_DIR=\"${SIM_DIR}\""
} [get_filesets sim_1]