Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 25 15:18:39 2025
| Host         : DESKTOP-NG70LRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ad4134fw_wrapper_timing_summary_routed.rpt -pb ad4134fw_wrapper_timing_summary_routed.pb -rpx ad4134fw_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ad4134fw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.615        0.000                      0                 1742        0.021        0.000                      0                 1742        7.000        0.000                       0                   816  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
  clkfbout_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
clk_fpga_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ad4134fw_clk_wiz_0_0                              13.841        0.000                      0                 1625        0.021        0.000                      0                 1625        9.020        0.000                       0                   777  
  clkfbout_ad4134fw_clk_wiz_0_0                                                                                                                                                                          17.845        0.000                       0                     3  
clk_fpga_0                                                   17.575        0.000                      0                   46        0.122        0.000                      0                   46        9.020        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       14.367        0.000                      0                   10        0.327        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       13.615        0.000                      0                   70        0.844        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0  
(none)                         clk_out1_ad4134fw_clk_wiz_0_0  clk_out1_ad4134fw_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_ad4134fw_clk_wiz_0_0                                 
(none)                         clkfbout_ad4134fw_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  To Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.985ns (35.136%)  route 3.664ns (64.864%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 21.508 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390     3.155 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=15, routed)          1.458     4.613    <hidden>
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.763 r  <hidden>
                         net (fo=2, routed)           1.121     5.885    <hidden>
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.326     6.211 r  <hidden>
                         net (fo=3, routed)           0.579     6.789    <hidden>
    SLICE_X9Y47          LUT3 (Prop_lut3_I1_O)        0.119     6.908 r  <hidden>
                         net (fo=1, routed)           0.506     7.414    <hidden>
    SLICE_X9Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.508    21.508    <hidden>
    SLICE_X9Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.613    
                         clock uncertainty           -0.102    21.511    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.255    21.256    <hidden>
  -------------------------------------------------------------------
                         required time                         21.256    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.881ns (35.556%)  route 3.409ns (64.444%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    <hidden>
    SLICE_X13Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.419     2.100 f  <hidden>
                         net (fo=9, routed)           0.850     2.950    <hidden>
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.327     3.277 r  <hidden>
                         net (fo=1, routed)           0.455     3.732    <hidden>
    SLICE_X12Y45         LUT6 (Prop_lut6_I4_O)        0.326     4.058 r  <hidden>
                         net (fo=1, routed)           0.000     4.058    <hidden>
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  <hidden>
                         net (fo=1, routed)           0.750     5.340    <hidden>
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.464 r  <hidden>
                         net (fo=3, routed)           0.831     6.296    <hidden>
    SLICE_X10Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.448 r  <hidden>
                         net (fo=1, routed)           0.524     6.971    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    <hidden>
    SLICE_X10Y45         FDRE                                         r  <hidden>
                         clock pessimism              0.139    21.646    
                         clock uncertainty           -0.102    21.544    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.240    21.304    <hidden>
  -------------------------------------------------------------------
                         required time                         21.304    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.439ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.936ns (37.628%)  route 3.209ns (62.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.155     4.254    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.152     4.406 r  <hidden>
                         net (fo=5, routed)           0.846     5.252    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.326     5.578 f  <hidden>
                         net (fo=2, routed)           0.486     6.064    <hidden>
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  <hidden>
                         net (fo=9, routed)           0.722     6.910    <hidden>
    SLICE_X3Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    <hidden>
    SLICE_X3Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.102    21.554    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.205    21.349    <hidden>
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 14.439    

Slack (MET) :             14.445ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.936ns (37.676%)  route 3.203ns (62.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.155     4.254    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.152     4.406 r  <hidden>
                         net (fo=5, routed)           0.846     5.252    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.326     5.578 f  <hidden>
                         net (fo=2, routed)           0.486     6.064    <hidden>
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  <hidden>
                         net (fo=9, routed)           0.715     6.903    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.102    21.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.349    <hidden>
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 14.445    

Slack (MET) :             14.445ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.936ns (37.676%)  route 3.203ns (62.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.155     4.254    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.152     4.406 r  <hidden>
                         net (fo=5, routed)           0.846     5.252    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.326     5.578 f  <hidden>
                         net (fo=2, routed)           0.486     6.064    <hidden>
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  <hidden>
                         net (fo=9, routed)           0.715     6.903    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.102    21.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.349    <hidden>
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 14.445    

Slack (MET) :             14.445ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.936ns (37.676%)  route 3.203ns (62.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.155     4.254    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.152     4.406 r  <hidden>
                         net (fo=5, routed)           0.846     5.252    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.326     5.578 f  <hidden>
                         net (fo=2, routed)           0.486     6.064    <hidden>
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  <hidden>
                         net (fo=9, routed)           0.715     6.903    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.102    21.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.349    <hidden>
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 14.445    

Slack (MET) :             14.445ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.936ns (37.676%)  route 3.203ns (62.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.765     1.765    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.099 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.155     4.254    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.152     4.406 r  <hidden>
                         net (fo=5, routed)           0.846     5.252    <hidden>
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.326     5.578 f  <hidden>
                         net (fo=2, routed)           0.486     6.064    <hidden>
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.124     6.188 r  <hidden>
                         net (fo=9, routed)           0.715     6.903    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    <hidden>
    SLICE_X5Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.656    
                         clock uncertainty           -0.102    21.554    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    21.349    <hidden>
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                 14.445    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.460ns (29.064%)  route 3.563ns (70.936%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.679     1.679    <hidden>
    SLICE_X7Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     2.098 r  <hidden>
                         net (fo=4, routed)           1.147     3.245    <hidden>
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.327     3.572 r  <hidden>
                         net (fo=1, routed)           0.825     4.398    <hidden>
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.360     4.758 r  <hidden>
                         net (fo=7, routed)           0.845     5.603    <hidden>
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.354     5.957 r  <hidden>
                         net (fo=27, routed)          0.745     6.702    <hidden>
    SLICE_X0Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.544    21.544    <hidden>
    SLICE_X0Y38          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.649    
                         clock uncertainty           -0.102    21.547    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.377    21.170    <hidden>
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.467ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.460ns (29.064%)  route 3.563ns (70.936%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.679     1.679    <hidden>
    SLICE_X7Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     2.098 r  <hidden>
                         net (fo=4, routed)           1.147     3.245    <hidden>
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.327     3.572 r  <hidden>
                         net (fo=1, routed)           0.825     4.398    <hidden>
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.360     4.758 r  <hidden>
                         net (fo=7, routed)           0.845     5.603    <hidden>
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.354     5.957 r  <hidden>
                         net (fo=27, routed)          0.745     6.702    <hidden>
    SLICE_X0Y38          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.544    21.544    <hidden>
    SLICE_X0Y38          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.649    
                         clock uncertainty           -0.102    21.547    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.377    21.170    <hidden>
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 14.467    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.460ns (29.353%)  route 3.514ns (70.647%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.679     1.679    <hidden>
    SLICE_X7Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.419     2.098 r  <hidden>
                         net (fo=4, routed)           1.147     3.245    <hidden>
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.327     3.572 r  <hidden>
                         net (fo=1, routed)           0.825     4.398    <hidden>
    SLICE_X2Y41          LUT5 (Prop_lut5_I3_O)        0.360     4.758 r  <hidden>
                         net (fo=7, routed)           0.845     5.603    <hidden>
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.354     5.957 r  <hidden>
                         net (fo=27, routed)          0.696     6.653    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.545    21.545    <hidden>
    SLICE_X1Y39          FDRE                                         r  <hidden>
                         clock pessimism              0.105    21.650    
                         clock uncertainty           -0.102    21.548    
    SLICE_X1Y39          FDRE (Setup_fdre_C_CE)      -0.413    21.135    <hidden>
  -------------------------------------------------------------------
                         required time                         21.135    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 14.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.936%)  route 0.203ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.565     0.565    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=1, routed)           0.203     0.909    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/gpio_io_o[28]
    SLICE_X6Y49          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.835     0.835    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism              0.000     0.835    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.053     0.888    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.543%)  route 0.241ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.586     0.586    <hidden>
    SLICE_X4Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  <hidden>
                         net (fo=1, routed)           0.241     0.990    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[26]
    SLICE_X6Y50          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.059     0.893    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.562     0.562    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.758    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.562    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.075     0.637    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.566     0.566    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  <hidden>
                         net (fo=1, routed)           0.056     0.762    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.566    
    SLICE_X13Y44         FDCE (Hold_fdce_C_D)         0.075     0.641    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.564     0.564    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  <hidden>
                         net (fo=1, routed)           0.056     0.760    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.832     0.832    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.564    
    SLICE_X9Y38          FDCE (Hold_fdce_C_D)         0.075     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.564     0.564    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  <hidden>
                         net (fo=1, routed)           0.056     0.760    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.832     0.832    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.564    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.075     0.639    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.562     0.562    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  <hidden>
                         net (fo=1, routed)           0.056     0.758    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.562    
    SLICE_X17Y42         FDCE (Hold_fdce_C_D)         0.075     0.637    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.623%)  route 0.245ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.586     0.586    <hidden>
    SLICE_X4Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     0.734 r  <hidden>
                         net (fo=1, routed)           0.245     0.979    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X7Y50          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y50          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.000     0.834    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.017     0.851    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.563     0.563    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=1, routed)           0.065     0.769    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.831     0.831    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.563    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.075     0.638    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.562     0.562    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  <hidden>
                         net (fo=1, routed)           0.065     0.768    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>
                         clock pessimism             -0.268     0.562    
    SLICE_X14Y42         FDCE (Hold_fdce_C_D)         0.075     0.637    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y42      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y41     ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  clkfbout_ad4134fw_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.575ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.752ns (80.386%)  route 0.427ns (19.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y57         SRL16E                                       r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.597 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.427     5.024    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X20Y56         LUT3 (Prop_lut3_I2_O)        0.124     5.148 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.148    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X20Y56         FDRE (Setup_fdre_C_D)        0.081    22.724    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                 17.575    

Slack (MET) :             17.614ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.668ns (37.390%)  route 1.119ns (62.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.736     4.224    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X20Y58         LUT2 (Prop_lut2_I1_O)        0.150     4.374 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.382     4.757    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X21Y58         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y58         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.264    22.944    
                         clock uncertainty           -0.302    22.642    
    SLICE_X21Y58         FDSE (Setup_fdse_C_D)       -0.271    22.371    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         22.371    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 17.614    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.660ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.629%)  route 1.003ns (63.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.456     3.426 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.655     4.081    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X21Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.553    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.264    22.945    
                         clock uncertainty           -0.302    22.643    
    SLICE_X21Y55         FDRE (Setup_fdre_C_R)       -0.429    22.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 17.660    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.518ns (35.582%)  route 0.938ns (64.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.662     2.970    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.938     4.426    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X21Y58         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.488    22.680    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y58         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.264    22.944    
                         clock uncertainty           -0.302    22.642    
    SLICE_X21Y58         FDSE (Setup_fdse_C_S)       -0.429    22.213    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.916ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.642ns (35.688%)  route 1.157ns (64.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.663     2.971    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           1.157     4.646    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X20Y56         LUT5 (Prop_lut5_I3_O)        0.124     4.770 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     4.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.489    22.681    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.230    22.911    
                         clock uncertainty           -0.302    22.609    
    SLICE_X20Y56         FDRE (Setup_fdre_C_D)        0.077    22.686    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                 17.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.098    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X19Y56         FDRE (Hold_fdre_C_D)         0.075     0.977    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.558     0.899    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.087     1.127    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X20Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.172 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.172    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.829     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.287     0.912    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.121     1.033    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.558     0.899    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.087     1.127    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X20Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.172 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.172    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.829     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.287     0.912    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.121     1.033    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X21Y58         FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDSE (Prop_fdse_C_Q)         0.141     1.039 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087     1.126    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X20Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.171 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.171    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.828     1.198    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.287     0.911    
    SLICE_X20Y58         FDRE (Hold_fdre_C_D)         0.120     1.031    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063     1.106    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X19Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.151 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.151    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.285     0.915    
    SLICE_X19Y56         FDRE (Hold_fdre_C_D)         0.092     1.007    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.121    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.902    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.060     0.962    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.561     0.902    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X19Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134     1.176    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.285     0.915    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.070     0.985    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.558     0.899    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.121     1.184    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X20Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.229 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.229    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.829     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.284     0.915    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.121     1.036    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.558     0.899    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073     1.120    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X20Y56         LUT5 (Prop_lut5_I2_O)        0.098     1.218 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.218    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.829     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X20Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.300     0.899    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.120     1.019    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.558     0.899    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X21Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.173     1.213    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X20Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.258 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.258    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.829     1.199    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.287     0.912    
    SLICE_X20Y55         FDRE (Hold_fdre_C_D)         0.120     1.032    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y58   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y57   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y57   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y58   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y58   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y57   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y57   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y58   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y58   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X18Y56   ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.367ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.766ns (20.370%)  route 2.995ns (79.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.550     6.037    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.161 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.445     6.606    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.730 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.730    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[1]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.550    21.550    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.000    21.550    
                         clock uncertainty           -0.482    21.068    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)        0.029    21.097    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                 14.367    

Slack (MET) :             14.381ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.766ns (20.436%)  route 2.982ns (79.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.550     6.037    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.161 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.433     6.593    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.717 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.717    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[0]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.551    21.551    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X40Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.029    21.098    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.098    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 14.381    

Slack (MET) :             14.387ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.792ns (20.916%)  route 2.995ns (79.084%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.550     6.037    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.124     6.161 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.445     6.606    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I2_O)        0.150     6.756 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.756    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.550    21.550    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.000    21.550    
                         clock uncertainty           -0.482    21.068    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)        0.075    21.143    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                 14.387    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.642ns (20.829%)  route 2.440ns (79.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.885     5.372    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.496 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.556     6.051    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.482    21.025    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    20.596    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.642ns (20.829%)  route 2.440ns (79.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.885     5.372    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.496 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.556     6.051    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.482    21.025    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    20.596    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.642ns (20.829%)  route 2.440ns (79.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.885     5.372    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.496 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.556     6.051    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.482    21.025    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    20.596    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.642ns (20.829%)  route 2.440ns (79.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.885     5.372    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.496 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.556     6.051    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.482    21.025    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.429    20.596    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         20.596    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 14.545    

Slack (MET) :             14.577ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.672ns (20.938%)  route 2.537ns (79.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 21.507 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.885     5.372    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.154     5.526 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.653     6.178    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X11Y44         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507    21.507    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.482    21.025    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.270    20.755    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         20.755    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                 14.577    

Slack (MET) :             15.096ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.642ns (21.161%)  route 2.392ns (78.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 21.552 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.392     5.879    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.003 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_i_1/O
                         net (fo=1, routed)           0.000     6.003    ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.552    21.552    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X40Y72         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/C
                         clock pessimism              0.000    21.552    
                         clock uncertainty           -0.482    21.070    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)        0.029    21.099    ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg
  -------------------------------------------------------------------
                         required time                         21.099    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                 15.096    

Slack (MET) :             16.104ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.642ns (32.418%)  route 1.338ns (67.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 21.506 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.338     4.825    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.949 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     4.949    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.506    21.506    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.482    21.024    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    21.053    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         21.053    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                 16.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.018%)  route 0.626ns (74.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.626     1.688    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.733 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.733    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.833     0.833    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.091     1.406    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.602%)  route 1.050ns (83.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.050     2.111    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.156 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_i_1/O
                         net (fo=1, routed)           0.000     2.156    ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.847     0.847    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X40Y72         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.482     1.329    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091     1.420    ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.209ns (16.961%)  route 1.023ns (83.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.826     1.887    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.198     2.130    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.482     1.316    
    SLICE_X9Y44          FDRE (Hold_fdre_C_R)        -0.018     1.298    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.209ns (16.961%)  route 1.023ns (83.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.826     1.887    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.198     2.130    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.482     1.316    
    SLICE_X9Y44          FDRE (Hold_fdre_C_R)        -0.018     1.298    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.209ns (16.961%)  route 1.023ns (83.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.826     1.887    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.198     2.130    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.482     1.316    
    SLICE_X9Y44          FDRE (Hold_fdre_C_R)        -0.018     1.298    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.209ns (16.961%)  route 1.023ns (83.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.826     1.887    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.198     2.130    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.482     1.316    
    SLICE_X9Y44          FDRE (Hold_fdre_C_R)        -0.018     1.298    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.208ns (16.194%)  route 1.076ns (83.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.826     1.887    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X11Y44         LUT1 (Prop_lut1_I0_O)        0.044     1.931 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_i_1/O
                         net (fo=1, routed)           0.251     2.182    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in
    SLICE_X11Y44         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.834     0.834    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.482     1.316    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.005     1.321    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.255ns (16.983%)  route 1.247ns (83.017%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.100     2.161    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.206 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.147     2.353    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I2_O)        0.046     2.399 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.399    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.843     0.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.482     1.325    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.107     1.432    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.254ns (16.928%)  route 1.247ns (83.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.100     2.161    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.206 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.147     2.353    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I2_O)        0.045     2.398 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.398    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[1]_i_1_n_0
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.843     0.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.482     1.325    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.091     1.416    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.254ns (16.730%)  route 1.264ns (83.270%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.100     2.161    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.206 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.165     2.371    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.416 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.416    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state[0]_i_1_n_0
    SLICE_X40Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.845     0.845    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X40Y73         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.482     1.327    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.091     1.418    ad4134fw_i/SPI_Control/spi_controller_0/inst/FSM_sequential_spi_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.998    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.670ns (17.293%)  route 3.204ns (82.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.242     5.729    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y71         LUT1 (Prop_lut1_I0_O)        0.152     5.881 f  ad4134fw_i/SPI_Control/spi_controller_0/inst/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.963     6.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/p_0_in
    SLICE_X39Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[0]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.459    ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.670ns (17.293%)  route 3.204ns (82.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.242     5.729    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y71         LUT1 (Prop_lut1_I0_O)        0.152     5.881 f  ad4134fw_i/SPI_Control/spi_controller_0/inst/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.963     6.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/p_0_in
    SLICE_X39Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[1]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.459    ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.670ns (17.293%)  route 3.204ns (82.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.242     5.729    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y71         LUT1 (Prop_lut1_I0_O)        0.152     5.881 f  ad4134fw_i/SPI_Control/spi_controller_0/inst/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.963     6.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/p_0_in
    SLICE_X39Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[2]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.459    ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.670ns (17.293%)  route 3.204ns (82.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           2.242     5.729    ad4134fw_i/SPI_Control/spi_controller_0/inst/rstn
    SLICE_X40Y71         LUT1 (Prop_lut1_I0_O)        0.152     5.881 f  ad4134fw_i/SPI_Control/spi_controller_0/inst/dataout_i[7]_i_2/O
                         net (fo=10, routed)          0.963     6.843    ad4134fw_i/SPI_Control/spi_controller_0/inst/p_0_in
    SLICE_X39Y75         FDCE                                         f  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[3]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X39Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.459    ad4134fw_i/SPI_Control/spi_controller_0/inst/spibitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/datain_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.642ns (17.062%)  route 3.121ns (82.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.327     6.732    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X36Y75         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/datain_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X36Y75         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/datain_i_reg[0]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X36Y75         FDCE (Recov_fdce_C_CLR)     -0.405    20.661    ad4134fw_i/SPI_Control/ad4134_control_0/inst/datain_i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.661    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                 13.929    

Slack (MET) :             13.929ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.642ns (17.062%)  route 3.121ns (82.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.327     6.732    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X36Y75         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X36Y75         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[4]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X36Y75         FDCE (Recov_fdce_C_CLR)     -0.405    20.661    ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         20.661    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                 13.929    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.642ns (17.082%)  route 3.116ns (82.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.322     6.727    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y75         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y75         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[0]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.405    20.661    ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.661    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.642ns (17.082%)  route 3.116ns (82.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.322     6.727    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y75         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y75         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[1]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.405    20.661    ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         20.661    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.933ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.642ns (17.082%)  route 3.116ns (82.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.322     6.727    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y75         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.548    21.548    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y75         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[5]/C
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.482    21.066    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.405    20.661    ad4134fw_i/SPI_Control/ad4134_control_0/inst/spiaddr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         20.661    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 13.933    

Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/FSM_onehot_setup_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.642ns (17.186%)  route 3.094ns (82.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.794     5.281    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     5.405 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          1.300     6.705    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X36Y76         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/FSM_onehot_setup_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.550    21.550    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X36Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/FSM_onehot_setup_state_reg[11]/C
                         clock pessimism              0.000    21.550    
                         clock uncertainty           -0.482    21.068    
    SLICE_X36Y76         FDCE (Recov_fdce_C_CLR)     -0.405    20.663    ad4134fw_i/SPI_Control/ad4134_control_0/inst/FSM_onehot_setup_state_reg[11]
  -------------------------------------------------------------------
                         required time                         20.663    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 13.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.209ns (17.681%)  route 0.973ns (82.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.177     2.080    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y71         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.846     0.846    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y71         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[4]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.482     1.328    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.236    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.209ns (17.681%)  route 0.973ns (82.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.177     2.080    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y71         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.846     0.846    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y71         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[5]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.482     1.328    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.236    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.209ns (17.681%)  route 0.973ns (82.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.177     2.080    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y71         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.846     0.846    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y71         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[6]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.482     1.328    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.236    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.209ns (17.681%)  route 0.973ns (82.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.177     2.080    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y71         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.846     0.846    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y71         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[7]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.482     1.328    
    SLICE_X37Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.236    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.448%)  route 1.062ns (83.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.266     2.168    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X38Y73         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.843     0.843    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X38Y73         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[0]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.482     1.325    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.258    ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.448%)  route 1.062ns (83.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.266     2.168    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X38Y73         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.843     0.843    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X38Y73         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[1]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.482     1.325    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.258    ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.209ns (16.448%)  route 1.062ns (83.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.266     2.168    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X38Y73         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.843     0.843    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X38Y73         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[2]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.482     1.325    
    SLICE_X38Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.258    ad4134fw_i/SPI_Control/ad4134_control_0/inst/ODR_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.209ns (15.869%)  route 1.108ns (84.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.312     2.215    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.845     0.845    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[10]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.482     1.327    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.235    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.209ns (15.869%)  route 1.108ns (84.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.312     2.215    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.845     0.845    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[11]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.482     1.327    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.235    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.209ns (15.869%)  route 1.108ns (84.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.796     1.858    ad4134fw_i/SPI_Control/ad4134_control_0/inst/rstn
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.903 f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2/O
                         net (fo=52, routed)          0.312     2.215    ad4134fw_i/SPI_Control/ad4134_control_0/inst/write_i_i_2_n_0
    SLICE_X37Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.845     0.845    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[8]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.482     1.327    
    SLICE_X37Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.235    ad4134fw_i/SPI_Control/ad4134_control_0/inst/reset_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.980    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.184ns  (logic 0.124ns (5.677%)  route 2.060ns (94.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.060     2.060    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.124     2.184 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.184    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.490     2.682    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.045ns (4.972%)  route 0.860ns (95.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.860     0.860    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.905 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.905    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.830     1.200    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.633%)  route 1.267ns (66.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.661     2.969    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.267     4.754    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.124     4.878 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.878    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.499     1.499    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.821%)  route 0.492ns (70.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.557     0.898    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X20Y58         FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.492     1.553    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X17Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.598 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.598    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X17Y41         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.610ns (25.217%)  route 1.809ns (74.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.139     3.269    <hidden>
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.154     3.423 f  <hidden>
                         net (fo=3, routed)           0.670     4.093    <hidden>
    SLICE_X13Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507     1.507    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.610ns (25.217%)  route 1.809ns (74.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.139     3.269    <hidden>
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.154     3.423 f  <hidden>
                         net (fo=3, routed)           0.670     4.093    <hidden>
    SLICE_X13Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507     1.507    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.419ns  (logic 0.610ns (25.217%)  route 1.809ns (74.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.139     3.269    <hidden>
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.154     3.423 f  <hidden>
                         net (fo=3, routed)           0.670     4.093    <hidden>
    SLICE_X13Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.507     1.507    <hidden>
    SLICE_X13Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.989     3.119    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.243 f  <hidden>
                         net (fo=3, routed)           0.802     4.045    <hidden>
    SLICE_X13Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.505     1.505    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.989     3.119    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.243 f  <hidden>
                         net (fo=3, routed)           0.802     4.045    <hidden>
    SLICE_X13Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.505     1.505    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.464%)  route 1.791ns (75.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.989     3.119    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.243 f  <hidden>
                         net (fo=3, routed)           0.802     4.045    <hidden>
    SLICE_X13Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.505     1.505    <hidden>
    SLICE_X13Y39         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.610ns (27.481%)  route 1.610ns (72.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.827     2.957    <hidden>
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.154     3.111 f  <hidden>
                         net (fo=3, routed)           0.783     3.894    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.610ns (27.481%)  route 1.610ns (72.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.827     2.957    <hidden>
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.154     3.111 f  <hidden>
                         net (fo=3, routed)           0.783     3.894    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.610ns (27.481%)  route 1.610ns (72.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.827     2.957    <hidden>
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.154     3.111 f  <hidden>
                         net (fo=3, routed)           0.783     3.894    <hidden>
    SLICE_X9Y38          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.504     1.504    <hidden>
    SLICE_X9Y38          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.165ns  (logic 0.580ns (26.788%)  route 1.585ns (73.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.674     1.674    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.967     3.097    <hidden>
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.221 f  <hidden>
                         net (fo=3, routed)           0.618     3.839    <hidden>
    SLICE_X14Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.501     1.501    <hidden>
    SLICE_X14Y44         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.185ns (26.974%)  route 0.501ns (73.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.120 f  <hidden>
                         net (fo=3, routed)           0.127     1.246    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.185ns (26.974%)  route 0.501ns (73.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.120 f  <hidden>
                         net (fo=3, routed)           0.127     1.246    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.185ns (26.974%)  route 0.501ns (73.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.120 f  <hidden>
                         net (fo=3, routed)           0.127     1.246    <hidden>
    SLICE_X14Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.008%)  route 0.558ns (74.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.121 f  <hidden>
                         net (fo=3, routed)           0.184     1.304    <hidden>
    SLICE_X14Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.008%)  route 0.558ns (74.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.121 f  <hidden>
                         net (fo=3, routed)           0.184     1.304    <hidden>
    SLICE_X14Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.008%)  route 0.558ns (74.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.374     1.076    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.121 f  <hidden>
                         net (fo=3, routed)           0.184     1.304    <hidden>
    SLICE_X14Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X14Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.185ns (24.826%)  route 0.560ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.377     1.078    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.122 f  <hidden>
                         net (fo=3, routed)           0.184     1.306    <hidden>
    SLICE_X17Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.185ns (24.826%)  route 0.560ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.377     1.078    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.122 f  <hidden>
                         net (fo=3, routed)           0.184     1.306    <hidden>
    SLICE_X17Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.185ns (24.826%)  route 0.560ns (75.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.377     1.078    <hidden>
    SLICE_X14Y42         LUT1 (Prop_lut1_I0_O)        0.044     1.122 f  <hidden>
                         net (fo=3, routed)           0.184     1.306    <hidden>
    SLICE_X17Y42         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.830     0.830    <hidden>
    SLICE_X17Y42         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.760%)  route 0.565ns (75.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.561     0.561    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y39         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.445     1.147    <hidden>
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.192 f  <hidden>
                         net (fo=3, routed)           0.120     1.312    <hidden>
    SLICE_X14Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.831     0.831    <hidden>
    SLICE_X14Y45         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.108ns (49.319%)  route 4.222ns (50.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.419     2.100 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           4.222     6.322    lopt
    F16                  OBUF (Prop_obuf_I_O)         3.689    10.011 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.011    LEDS[0]
    F16                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 4.003ns (48.115%)  route 4.317ns (51.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     2.199 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           4.317     6.516    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         3.485    10.002 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.002    LEDS[5]
    G14                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.166ns (52.771%)  route 3.729ns (47.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.478     2.159 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           3.729     5.888    lopt_1
    F17                  OBUF (Prop_obuf_I_O)         3.688     9.576 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.576    LEDS[1]
    F17                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 4.079ns (54.085%)  route 3.463ns (45.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     2.199 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           3.463     5.662    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         3.561     9.223 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.223    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 3.963ns (53.259%)  route 3.478ns (46.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y44          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     2.137 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           3.478     5.615    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         3.507     9.122 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.122    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.034ns (55.775%)  route 3.198ns (44.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     2.199 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           3.198     5.397    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         3.516     8.913 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.913    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.031ns (55.775%)  route 3.196ns (44.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.681     1.681    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     2.199 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           3.196     5.395    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         3.513     8.908 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.908    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 3.969ns (59.852%)  route 2.662ns (40.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.723     1.723    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X39Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/Q
                         net (fo=1, routed)           2.662     4.841    debug_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513     8.354 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.354    debug[2]
    K16                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 3.987ns (61.362%)  route 2.511ns (38.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.723     1.723    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/Q
                         net (fo=1, routed)           2.511     4.690    debug_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.531     8.221 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.221    debug[3]
    M14                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 4.003ns (63.191%)  route 2.331ns (36.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         1.723     1.723    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X39Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/Q
                         net (fo=1, routed)           2.331     4.510    debug_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.547     8.057 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.057    debug[0]
    L14                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.400ns (82.714%)  route 0.293ns (17.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.589     0.589    <hidden>
    SLICE_X43Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  <hidden>
                         net (fo=2, routed)           0.293     1.022    hb_led_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.259     2.282 r  hb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.282    hb_led[0]
    J14                                                               r  hb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.368ns (79.017%)  route 0.363ns (20.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.580     0.580    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X40Y72         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/mosi_reg/Q
                         net (fo=2, routed)           0.363     1.084    mosi_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     2.311 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.311    mosi
    G17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.388ns (77.382%)  route 0.406ns (22.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.576     0.576    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.717 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[1]/Q
                         net (fo=1, routed)           0.406     1.122    debug_OBUF[1]
    L16                  OBUF (Prop_obuf_I_O)         1.247     2.369 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.369    debug[1]
    L16                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_clock_generator/inst/spi_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.398ns (77.031%)  route 0.417ns (22.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.582     0.582    ad4134fw_i/SPI_Control/ad4134_clock_generator/inst/clk
    SLICE_X42Y69         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/inst/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.746 r  ad4134fw_i/SPI_Control/ad4134_clock_generator/inst/spi_clk_i_reg/Q
                         net (fo=2, routed)           0.417     1.163    spi_clk_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.397 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.397    spi_clk
    J18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/inst/cs_n_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.388ns (75.616%)  route 0.448ns (24.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.577     0.577    ad4134fw_i/SPI_Control/spi_controller_0/inst/clk
    SLICE_X41Y74         FDPE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/inst/cs_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.718 r  ad4134fw_i/SPI_Control/spi_controller_0/inst/cs_n_i_reg/Q
                         net (fo=2, routed)           0.448     1.165    spi_cs_n_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.413 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.413    spi_cs_n
    K17                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.388ns (68.905%)  route 0.626ns (31.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.576     0.576    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X39Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     0.717 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[0]/Q
                         net (fo=1, routed)           0.626     1.343    debug_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         1.247     2.590 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.590    debug[0]
    L14                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.373ns (65.739%)  route 0.716ns (34.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.576     0.576    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X37Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     0.717 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[3]/Q
                         net (fo=1, routed)           0.716     1.432    debug_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.664 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.664    debug[3]
    M14                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.355ns (63.934%)  route 0.764ns (36.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.576     0.576    ad4134fw_i/SPI_Control/ad4134_control_0/inst/clk
    SLICE_X39Y76         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     0.717 r  ad4134fw_i/SPI_Control/ad4134_control_0/inst/debug_reg[2]/Q
                         net (fo=1, routed)           0.764     1.481    debug_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     2.695 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.695    debug[2]
    K16                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.378ns (55.425%)  route 1.108ns (44.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.566     0.566    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           1.108     1.838    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.052 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.052    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.381ns (55.361%)  route 1.113ns (44.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=776, routed)         0.566     0.566    ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  ad4134fw_i/LEDS_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.113     1.843    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.059 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.059    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.139 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.899    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.000 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





