`timescale 1ns/1ps

module module_freq_div( input wire clk, output reg clk_out);

    parameter frequency = 27_000_000;  // Frecuencia de entrada (27 MHz)
    parameter freq_out = 1_000;        // Frecuencia de salida deseada (1 kHz)
    parameter max_count = frequency / (2 * freq_out);

    reg [24:0] count;  // Tama√±o suficiente para almacenar max_count

    initial begin
        count = 0;
        clk_out = 0;
    end

    always @(posedge clk) begin
        if (count == max_count - 1) begin
            clk_out <= ~clk_out; // Cambia el estado del clock de salida
            count <= 0;
        end 
        else begin
            count <= count + 1;
        end
    end
endmodule
