# Sun Jan 16 15:45:58 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M-SP1
Install: /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro
OS: Debian GNU/Linux 10 (buster)
Hostname: f4bjh-dell
max virtual memory: unlimited (bytes)
max user processes: 15177
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202103act, Build 148R, Built Oct 13 2021 00:08:19, @4014379


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 223MB peak: 223MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 251MB peak: 251MB)

@N: MO111 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.test_system_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance test_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance test_system_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance test_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance test_system_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance test_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance test_system_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance test_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[6] (in view: work.test_system(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

@W: BN114 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v":260:9:260:20|Removing instance test_system_sb_0.SYSRESET_POR (in view: work.test_system(verilog)) of black box view:ACG4.SYSRESET(PRIM) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1549:4:1549:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif2_core (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1549:4:1549:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif2_core (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1517:4:1517:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif1_core (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1517:4:1517:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif1_core (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1485:4:1485:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif0_core (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1485:4:1485:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif0_core (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":526:4:526:9|Removing sequential instance test_system_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":511:4:511:9|Removing sequential instance test_system_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":496:4:496:9|Removing sequential instance test_system_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Boundary register test_system_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance test_system_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":856:4:856:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":856:4:856:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":755:4:755:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":755:4:755:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":526:4:526:9|Removing sequential instance test_system_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":511:4:511:9|Removing sequential instance test_system_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":496:4:496:9|Removing sequential instance test_system_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1646:4:1646:9|Removing sequential instance test_system_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1613:4:1613:9|Removing sequential instance test_system_sb_0.CORERESETP_0.ddr_settled (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1613:4:1613:9|Boundary register test_system_sb_0.CORERESETP_0.ddr_settled (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1581:4:1581:9|Removing sequential instance test_system_sb_0.CORERESETP_0.release_sdif3_core (in view: work.test_system(verilog)) because it does not drive other instances.
@A: BN291 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1581:4:1581:9|Boundary register test_system_sb_0.CORERESETP_0.release_sdif3_core (in view: work.test_system(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":912:4:912:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":912:4:912:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":898:4:898:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":898:4:898:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":884:4:884:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":884:4:884:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":870:4:870:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":870:4:870:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":565:4:565:9|Removing sequential instance test_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[5] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[4] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[3] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[2] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[1] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance test_system_sb_0.CORERESETP_0.sm0_state[0] (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":545:4:545:9|Removing sequential instance test_system_sb_0.CORERESETP_0.mss_ready_state (in view: work.test_system(verilog)) because it does not drive other instances.
@N: BN362 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":545:4:545:9|Removing sequential instance test_system_sb_0.CORERESETP_0.mss_ready_select (in view: work.test_system(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   0 /         0

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

========================================================================================== Gated/Generated Clocks ==========================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                                          Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_system_sb_0.CCC_0.CCC_INST     CCC                    1          test_system_sb_0.test_system_sb_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_010
============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

Writing Analyst data base /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/synthesis/synwork/test_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 252MB peak: 252MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)

@W: MT246 :"/home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/CCC_0/test_system_sb_CCC_0_FCCC.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock test_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_system_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock test_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_system_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Jan 16 15:46:00 2022
#


Top view:               test_system
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/designer/test_system/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_system_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_0
test_system_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
====================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)

---------------------------------------
Resource Usage Report for test_system 

Mapping to part: m2s010vf400-1
Cell usage:
CCC             1 use
CLKINT          1 use
MSS_010         1 use
RCOSC_25_50MHZ  1 use


Sequential Cells: 
SLE            0 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 9
I/O primitives: 8
OUTBUF         8 uses


Global Clock Buffers: 1

Total LUTs:    0

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  0 + 0 + 0 + 0 = 0;
Total number of LUTs after P&R:  0 + 0 + 0 + 0 = 0;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 252MB peak: 252MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 16 15:46:00 2022

###########################################################]
