{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:02 2011 " "Info: Processing started: Fri Aug 19 10:10:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake_vga_test -c snake_vga_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake_vga_test -c snake_vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_vga_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_vga_control " "Info: Found entity 1: snake_vga_control" {  } { { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_sync_module " "Info: Found entity 1: snake_sync_module" {  } { { "snake_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/snake_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_vga_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_vga_test " "Info: Found entity 1: snake_vga_test" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Info: Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moving_snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file moving_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 moving_snake " "Info: Found entity 1: moving_snake" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_game_process.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_game_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_game_process " "Info: Found entity 1: snake_game_process" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_rom " "Info: Found entity 1: ready_rom" {  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_rom " "Info: Found entity 1: win_rom" {  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_rom " "Info: Found entity 1: over_rom" {  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_sync_module " "Info: Found entity 1: ready_sync_module" {  } { { "ready/ready_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_sync_module " "Info: Found entity 1: win_sync_module" {  } { { "win/win_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/win/win_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_sync_module " "Info: Found entity 1: over_sync_module" {  } { { "over/over_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/over/over_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ready_Sig ready_sig ready_vga_control_module.v(8) " "Info (10281): Verilog HDL Declaration information at ready_vga_control_module.v(8): object \"Ready_Sig\" differs only in case from object \"ready_sig\" in the same scope" {  } { { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_vga_control_module " "Info: Found entity 1: ready_vga_control_module" {  } { { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_vga_control_module " "Info: Found entity 1: win_vga_control_module" {  } { { "win/win_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/win/win_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_vga_control_module " "Info: Found entity 1: over_vga_control_module" {  } { { "over/over_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/over/over_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_select_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_select_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_select_module " "Info: Found entity 1: vga_select_module" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_vga_test " "Info: Elaborating entity \"snake_vga_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:U0 " "Info: Elaborating entity \"pll_module\" for hierarchy \"pll_module:U0\"" {  } { { "snake_vga_test.v" "U0" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll_module:U0\|altpll:altpll_component\"" {  } { { "pll_module.v" "altpll_component" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll_module:U0\|altpll:altpll_component\"" {  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:U0\|altpll:altpll_component " "Info: Instantiated megafunction \"pll_module:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_vga_control snake_vga_control:U1 " "Info: Elaborating entity \"snake_vga_control\" for hierarchy \"snake_vga_control:U1\"" {  } { { "snake_vga_test.v" "U1" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_sync_module snake_sync_module:U2 " "Info: Elaborating entity \"snake_sync_module\" for hierarchy \"snake_sync_module:U2\"" {  } { { "snake_vga_test.v" "U2" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_snake moving_snake:U3 " "Info: Elaborating entity \"moving_snake\" for hierarchy \"moving_snake:U3\"" {  } { { "snake_vga_test.v" "U3" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(281) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(281): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(282) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(282): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(303) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(303): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(304) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(304): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(323) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(323): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(324) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(324): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(345) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(345): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(346) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(346): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(369) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(369): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(370) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(370): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(395) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(395): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(396) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(396): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(423) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(423): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(424) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(424): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(453) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(453): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(454) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(454): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(485) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(485): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(486) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(486): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(519) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(519): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(520) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(520): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(555) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(555): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(556) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(556): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(593) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(593): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(594) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(594): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(633) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(633): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(634) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(634): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(680) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(680): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(681) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(681): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(702) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(702): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(703) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(703): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(722) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(722): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(723) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(723): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(744) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(744): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(745) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(745): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(768) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(768): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(769) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(769): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(794) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(794): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(795) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(795): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(822) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(822): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(823) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(823): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(852) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(852): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(853) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(853): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(884) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(884): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(885) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(885): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(918) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(918): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(919) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(919): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(954) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(954): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(955) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(955): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(992) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(992): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(993) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(993): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1032) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1032): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1033) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1033): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1079) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1079): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1080) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1080): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1101) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1101): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1102) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1102): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1121) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1121): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1122) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1122): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1143) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1143): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1144) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1144): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1167) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1167): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1168) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1168): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1193) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1193): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1194) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1194): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1221) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1221): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1222) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1222): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1251) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1251): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1252) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1252): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1283) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1283): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1284) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1284): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1317) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1317): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1318) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1318): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1353) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1353): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1354) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1354): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1391) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1391): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1392) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1392): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1431) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1431): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1432) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1432): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1478) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1478): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1479) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1479): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1500) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1500): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1501) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1501): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1520) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1520): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1521) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1521): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1542) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1542): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1543) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1543): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1566) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1566): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1567) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1567): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1592) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1592): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1593) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1593): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1620) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1620): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1621) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1621): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1650) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1650): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1651) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1651): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1682) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1682): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1683) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1683): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1716) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1716): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1717) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1717): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1752) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1752): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1753) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1753): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1790) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1790): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1791) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1791): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1830) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1830): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1831) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1831): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_game_process snake_game_process:U4 " "Info: Elaborating entity \"snake_game_process\" for hierarchy \"snake_game_process:U4\"" {  } { { "snake_vga_test.v" "U4" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_sync_module ready_sync_module:U5 " "Info: Elaborating entity \"ready_sync_module\" for hierarchy \"ready_sync_module:U5\"" {  } { { "snake_vga_test.v" "U5" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_vga_control_module ready_vga_control_module:U6 " "Info: Elaborating entity \"ready_vga_control_module\" for hierarchy \"ready_vga_control_module:U6\"" {  } { { "snake_vga_test.v" "U6" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_rom ready_rom:U7 " "Info: Elaborating entity \"ready_rom\" for hierarchy \"ready_rom:U7\"" {  } { { "snake_vga_test.v" "U7" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ready_rom:U7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ready_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "ready/ready_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_rom:U7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ready_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_rom:U7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ready_rom:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ready.mif " "Info: Parameter \"init_file\" = \"ready.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl91 " "Info: Found entity 1: altsyncram_tl91" {  } { { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl91 ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated " "Info: Elaborating entity \"altsyncram_tl91\" for hierarchy \"ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_sync_module win_sync_module:U8 " "Info: Elaborating entity \"win_sync_module\" for hierarchy \"win_sync_module:U8\"" {  } { { "snake_vga_test.v" "U8" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_vga_control_module win_vga_control_module:U9 " "Info: Elaborating entity \"win_vga_control_module\" for hierarchy \"win_vga_control_module:U9\"" {  } { { "snake_vga_test.v" "U9" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_rom win_rom:U10 " "Info: Elaborating entity \"win_rom\" for hierarchy \"win_rom:U10\"" {  } { { "snake_vga_test.v" "U10" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram win_rom:U10\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"win_rom:U10\|altsyncram:altsyncram_component\"" {  } { { "win/win_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "win_rom:U10\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"win_rom:U10\|altsyncram:altsyncram_component\"" {  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "win_rom:U10\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"win_rom:U10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file win.mif " "Info: Parameter \"init_file\" = \"win.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf91 " "Info: Found entity 1: altsyncram_mf91" {  } { { "db/altsyncram_mf91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_mf91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf91 win_rom:U10\|altsyncram:altsyncram_component\|altsyncram_mf91:auto_generated " "Info: Elaborating entity \"altsyncram_mf91\" for hierarchy \"win_rom:U10\|altsyncram:altsyncram_component\|altsyncram_mf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_sync_module over_sync_module:U11 " "Info: Elaborating entity \"over_sync_module\" for hierarchy \"over_sync_module:U11\"" {  } { { "snake_vga_test.v" "U11" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_vga_control_module over_vga_control_module:U12 " "Info: Elaborating entity \"over_vga_control_module\" for hierarchy \"over_vga_control_module:U12\"" {  } { { "snake_vga_test.v" "U12" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 317 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_rom over_rom:U13 " "Info: Elaborating entity \"over_rom\" for hierarchy \"over_rom:U13\"" {  } { { "snake_vga_test.v" "U13" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram over_rom:U13\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"over_rom:U13\|altsyncram:altsyncram_component\"" {  } { { "over/over_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "over_rom:U13\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"over_rom:U13\|altsyncram:altsyncram_component\"" {  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_rom:U13\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"over_rom:U13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../snake_vga_test/over/over.mif " "Info: Parameter \"init_file\" = \"../snake_vga_test/over/over.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmb1 " "Info: Found entity 1: altsyncram_kmb1" {  } { { "db/altsyncram_kmb1.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_kmb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmb1 over_rom:U13\|altsyncram:altsyncram_component\|altsyncram_kmb1:auto_generated " "Info: Elaborating entity \"altsyncram_kmb1\" for hierarchy \"over_rom:U13\|altsyncram:altsyncram_component\|altsyncram_kmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_select_module vga_select_module:U14 " "Info: Elaborating entity \"vga_select_module\" for hierarchy \"vga_select_module:U14\"" {  } { { "snake_vga_test.v" "U14" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VSYNC_Sig vga_select_module.v(45) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(45): variable \"ready_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_HSYNC_Sig vga_select_module.v(46) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(46): variable \"ready_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_red vga_select_module.v(47) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(47): variable \"ready_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_green vga_select_module.v(48) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(48): variable \"ready_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_blue vga_select_module.v(49) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(49): variable \"ready_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VSYNC_Sig vga_select_module.v(53) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(53): variable \"win_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_HSYNC_Sig vga_select_module.v(54) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(54): variable \"win_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_red vga_select_module.v(55) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(55): variable \"win_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_green vga_select_module.v(56) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(56): variable \"win_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_blue vga_select_module.v(57) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(57): variable \"win_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VSYNC_Sig vga_select_module.v(61) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(61): variable \"over_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_HSYNC_Sig vga_select_module.v(62) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(62): variable \"over_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_red vga_select_module.v(63) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(63): variable \"over_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_green vga_select_module.v(64) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(64): variable \"over_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_blue vga_select_module.v(65) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(65): variable \"over_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VSYNC_Sig vga_select_module.v(69) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(69): variable \"s_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_HSYNC_Sig vga_select_module.v(70) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(70): variable \"s_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_red vga_select_module.v(71) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(71): variable \"s_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_green vga_select_module.v(72) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(72): variable \"s_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_blue vga_select_module.v(73) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(73): variable \"s_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VSYNC_Sig vga_select_module.v(77) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(77): variable \"ready_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_HSYNC_Sig vga_select_module.v(78) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(78): variable \"ready_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_red vga_select_module.v(79) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(79): variable \"ready_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_green vga_select_module.v(80) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(80): variable \"ready_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_blue vga_select_module.v(81) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(81): variable \"ready_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_select_module.v(42) " "Info (10264): Verilog HDL Case Statement information at vga_select_module.v(42): all case item expressions in this case statement are onehot" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Green_Sig GND " "Warning (13410): Pin \"Green_Sig\" is stuck at GND" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue_Sig GND " "Warning (13410): Pin \"Blue_Sig\" is stuck at GND" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "buzz VCC " "Warning (13410): Pin \"buzz\" is stuck at VCC" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/91/snake_vga_test/snake_vga_test.map.smsg " "Info: Generated suppressed messages file E:/altera/91/snake_vga_test/snake_vga_test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3348 " "Info: Implemented 3348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2566 " "Info: Implemented 2566 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "768 " "Info: Implemented 768 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:28 2011 " "Info: Processing ended: Fri Aug 19 10:10:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
