v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=FPGA Memory pins 1..24 protection, connector
T 55900 40700 5 14 1 1 0 1 1
file=mem_pins_a.sch
T 63700 40700 5 14 1 1 0 4 1
page=12
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 42700 56800 1 0 1 io-1.sym
{
T 42700 58400 5 10 0 0 0 6 1
symversion=1.0
T 42700 58200 5 10 0 0 0 6 1
value=IO
T 42700 58600 5 10 0 0 0 6 1
device=none
T 41800 57000 5 10 1 1 0 7 1
refdes=MEM_PIN_0
}
N 42700 57000 45400 57000 4
C 43300 55800 1 90 0 cap-1.sym
{
T 42800 56300 5 10 1 1 90 0 1
refdes=C401
T 42500 56000 5 10 0 0 90 0 1
symversion=1.0
T 42300 56000 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 56000 5 10 0 0 90 0 1
footprint=0402
T 43000 56300 5 10 1 1 90 0 1
value=15p
}
C 43900 56700 1 180 1 BAS40-06-1.sym
{
T 44900 56000 5 10 1 1 0 0 1
refdes=D402
T 43900 55200 5 10 0 0 180 6 1
symversion=1.0
T 43900 55000 5 10 0 0 180 6 1
device=DIODE
T 43900 54800 5 10 0 0 180 6 1
footprint=SOT23
T 44900 55800 5 10 1 1 0 0 1
value=BAS40-06
}
C 43900 57100 1 0 0 BAV70-1.sym
{
T 44900 57900 5 10 1 1 0 0 1
refdes=D401
T 43900 58600 5 10 0 0 0 0 1
symversion=1.0
T 43900 58800 5 10 0 0 0 0 1
device=DIODE
T 43900 59000 5 10 0 0 0 0 1
footprint=SOT23
T 44900 57700 5 10 1 1 0 0 1
value=BAV70
}
C 42700 56600 1 0 1 io-1.sym
{
T 42700 58200 5 10 0 0 0 6 1
symversion=1.0
T 42700 58000 5 10 0 0 0 6 1
value=IO
T 42700 58400 5 10 0 0 0 6 1
device=none
T 41800 56800 5 10 1 1 0 7 1
refdes=MEM_PIN_47
}
N 42700 56800 45400 56800 4
C 43800 55800 1 90 0 cap-1.sym
{
T 43000 56000 5 10 0 0 90 0 1
symversion=1.0
T 42800 56000 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 56000 5 10 0 0 90 0 1
footprint=0402
T 43300 56300 5 10 1 1 90 0 1
refdes=C402
T 43500 56300 5 10 1 1 90 0 1
value=15p
}
N 43600 56400 43600 56800 4
C 43400 55200 1 0 0 GND-1.sym
N 44200 57100 44200 57000 4
N 44200 56700 44200 57000 4
N 44600 56800 44600 57100 4
N 44600 56800 44600 56700 4
C 44200 58200 1 0 0 VCC_FPGA_IO-1.sym
C 44200 55200 1 0 0 GND-1.sym
N 43600 55600 43600 55800 4
N 43100 56400 43100 57000 4
C 42900 55200 1 0 0 GND-1.sym
N 43100 55600 43100 55800 4
C 45400 56400 1 0 0 res-1.sym
{
T 45500 56550 5 10 1 1 0 6 1
refdes=R404
T 45600 57100 5 10 0 0 0 0 1
symversion=1.1
T 45600 57300 5 10 0 0 0 0 1
device=RESISTOR
T 45600 57500 5 10 0 0 0 0 1
footprint=0402
T 46300 56550 5 10 1 1 0 0 1
value=15
}
C 45400 57200 1 0 0 res-1.sym
{
T 45500 57350 5 10 1 1 0 6 1
refdes=R401
T 45600 57900 5 10 0 0 0 0 1
symversion=1.1
T 45600 58100 5 10 0 0 0 0 1
device=RESISTOR
T 45600 58300 5 10 0 0 0 0 1
footprint=0402
T 46300 57350 5 10 1 1 0 0 1
value=15
}
C 45400 56900 1 0 0 res-1.sym
{
T 45500 57050 5 10 1 1 0 6 1
refdes=R402
T 45600 57600 5 10 0 0 0 0 1
symversion=1.1
T 45600 57800 5 10 0 0 0 0 1
device=RESISTOR
T 45600 58000 5 10 0 0 0 0 1
footprint=0603
T 46300 57050 5 10 1 1 0 0 1
value=2k2
}
C 45400 56700 1 0 0 res-1.sym
{
T 45500 56850 5 10 1 1 0 6 1
refdes=R403
T 45600 57400 5 10 0 0 0 0 1
symversion=1.1
T 45600 57600 5 10 0 0 0 0 1
device=RESISTOR
T 45600 57800 5 10 0 0 0 0 1
footprint=0603
T 46300 56850 5 10 1 1 0 0 1
value=2k2
}
C 46600 57100 1 0 0 cap-1.sym
{
T 46800 57900 5 10 0 0 0 0 1
symversion=1.0
T 46800 58100 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 58300 5 10 0 0 0 0 1
footprint=0402
T 47100 57350 5 10 1 1 0 0 1
refdes=C403
T 47100 57250 5 10 1 1 0 2 1
value=2n2
}
C 46600 56300 1 0 0 cap-1.sym
{
T 46800 57100 5 10 0 0 0 0 1
symversion=1.0
T 46800 57300 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 57500 5 10 0 0 0 0 1
footprint=0402
T 47100 56550 5 10 1 1 0 0 1
refdes=C404
T 47100 56450 5 10 1 1 0 2 1
value=2n2
}
N 45000 57300 45400 57300 4
N 45000 56500 45400 56500 4
N 46600 57300 46400 57300 4
N 46400 56500 46600 56500 4
N 47600 56500 47600 56800 4
N 47600 56500 47200 56500 4
N 47200 57300 47600 57300 4
N 47600 57000 47600 57300 4
N 46400 57000 48700 57000 4
{
T 47800 57050 5 8 1 1 0 0 1
netname=MEM_PIN1
}
N 45000 57000 45000 57300 4
N 45000 56800 45000 56500 4
N 46400 56800 48700 56800 4
{
T 47800 56850 5 8 1 1 0 0 1
netname=MEM_PIN48
}
C 42700 53200 1 0 1 io-1.sym
{
T 42700 54800 5 10 0 0 0 6 1
symversion=1.0
T 42700 54600 5 10 0 0 0 6 1
value=IO
T 42700 55000 5 10 0 0 0 6 1
device=none
T 41800 53400 5 10 1 1 0 7 1
refdes=MEM_PIN_1
}
N 42700 53400 45400 53400 4
C 43300 52200 1 90 0 cap-1.sym
{
T 42500 52400 5 10 0 0 90 0 1
symversion=1.0
T 42300 52400 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 52400 5 10 0 0 90 0 1
footprint=0402
T 42800 52700 5 10 1 1 90 0 1
refdes=C405
T 43000 52700 5 10 1 1 90 0 1
value=15p
}
C 43900 53100 1 180 1 BAS40-06-1.sym
{
T 43900 51600 5 10 0 0 180 6 1
symversion=1.0
T 43900 51400 5 10 0 0 180 6 1
device=DIODE
T 43900 51200 5 10 0 0 180 6 1
footprint=SOT23
T 44900 52400 5 10 1 1 0 0 1
refdes=D404
T 44900 52200 5 10 1 1 0 0 1
value=BAS40-06
}
C 43900 53500 1 0 0 BAV70-1.sym
{
T 43900 55000 5 10 0 0 0 0 1
symversion=1.0
T 43900 55200 5 10 0 0 0 0 1
device=DIODE
T 43900 55400 5 10 0 0 0 0 1
footprint=SOT23
T 44900 54300 5 10 1 1 0 0 1
refdes=D403
T 44900 54100 5 10 1 1 0 0 1
value=BAV70
}
C 42700 53000 1 0 1 io-1.sym
{
T 42700 54600 5 10 0 0 0 6 1
symversion=1.0
T 42700 54400 5 10 0 0 0 6 1
value=IO
T 42700 54800 5 10 0 0 0 6 1
device=none
T 41800 53200 5 10 1 1 0 7 1
refdes=MEM_PIN_46
}
N 42700 53200 45400 53200 4
C 43800 52200 1 90 0 cap-1.sym
{
T 43000 52400 5 10 0 0 90 0 1
symversion=1.0
T 42800 52400 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 52400 5 10 0 0 90 0 1
footprint=0402
T 43300 52700 5 10 1 1 90 0 1
refdes=C406
T 43500 52700 5 10 1 1 90 0 1
value=15p
}
N 43600 52800 43600 53200 4
C 43400 51600 1 0 0 GND-1.sym
N 44200 53500 44200 53400 4
N 44200 53100 44200 53400 4
N 44600 53200 44600 53500 4
N 44600 53200 44600 53100 4
C 44200 54600 1 0 0 VCC_FPGA_IO-1.sym
C 44200 51600 1 0 0 GND-1.sym
N 43600 52000 43600 52200 4
N 43100 52800 43100 53400 4
C 42900 51600 1 0 0 GND-1.sym
N 43100 52000 43100 52200 4
C 45400 52800 1 0 0 res-1.sym
{
T 45600 53500 5 10 0 0 0 0 1
symversion=1.1
T 45600 53700 5 10 0 0 0 0 1
device=RESISTOR
T 45600 53900 5 10 0 0 0 0 1
footprint=0402
T 45500 52950 5 10 1 1 0 6 1
refdes=R408
T 46300 52950 5 10 1 1 0 0 1
value=15
}
C 45400 53600 1 0 0 res-1.sym
{
T 45600 54300 5 10 0 0 0 0 1
symversion=1.1
T 45600 54500 5 10 0 0 0 0 1
device=RESISTOR
T 45600 54700 5 10 0 0 0 0 1
footprint=0402
T 45500 53750 5 10 1 1 0 6 1
refdes=R405
T 46300 53750 5 10 1 1 0 0 1
value=15
}
C 45400 53300 1 0 0 res-1.sym
{
T 45600 54000 5 10 0 0 0 0 1
symversion=1.1
T 45600 54200 5 10 0 0 0 0 1
device=RESISTOR
T 45600 54400 5 10 0 0 0 0 1
footprint=0603
T 45500 53450 5 10 1 1 0 6 1
refdes=R406
T 46300 53450 5 10 1 1 0 0 1
value=2k2
}
C 45400 53100 1 0 0 res-1.sym
{
T 45600 53800 5 10 0 0 0 0 1
symversion=1.1
T 45600 54000 5 10 0 0 0 0 1
device=RESISTOR
T 45600 54200 5 10 0 0 0 0 1
footprint=0603
T 45500 53250 5 10 1 1 0 6 1
refdes=R407
T 46300 53250 5 10 1 1 0 0 1
value=2k2
}
C 46600 53500 1 0 0 cap-1.sym
{
T 46800 54300 5 10 0 0 0 0 1
symversion=1.0
T 46800 54500 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 54700 5 10 0 0 0 0 1
footprint=0402
T 47100 53750 5 10 1 1 0 0 1
refdes=C407
T 47100 53650 5 10 1 1 0 2 1
value=2n2
}
C 46600 52700 1 0 0 cap-1.sym
{
T 46800 53500 5 10 0 0 0 0 1
symversion=1.0
T 46800 53700 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 53900 5 10 0 0 0 0 1
footprint=0402
T 47100 52950 5 10 1 1 0 0 1
refdes=C408
T 47100 52850 5 10 1 1 0 2 1
value=2n2
}
N 45000 53700 45400 53700 4
N 45000 52900 45400 52900 4
N 46600 53700 46400 53700 4
N 46400 52900 46600 52900 4
N 47600 52900 47600 53200 4
N 47600 52900 47200 52900 4
N 47200 53700 47600 53700 4
N 47600 53400 47600 53700 4
N 46400 53400 48700 53400 4
{
T 47800 53450 5 8 1 1 0 0 1
netname=MEM_PIN2
}
N 45000 53400 45000 53700 4
N 45000 53200 45000 52900 4
N 46400 53200 48700 53200 4
{
T 47800 53250 5 8 1 1 0 0 1
netname=MEM_PIN47
}
C 42700 49600 1 0 1 io-1.sym
{
T 42700 51200 5 10 0 0 0 6 1
symversion=1.0
T 42700 51000 5 10 0 0 0 6 1
value=IO
T 42700 51400 5 10 0 0 0 6 1
device=none
T 41800 49800 5 10 1 1 0 7 1
refdes=MEM_PIN_2
}
N 42700 49800 45400 49800 4
C 43300 48600 1 90 0 cap-1.sym
{
T 42500 48800 5 10 0 0 90 0 1
symversion=1.0
T 42300 48800 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 48800 5 10 0 0 90 0 1
footprint=0402
T 42800 49100 5 10 1 1 90 0 1
refdes=C409
T 43000 49100 5 10 1 1 90 0 1
value=15p
}
C 43900 49500 1 180 1 BAS40-06-1.sym
{
T 43900 48000 5 10 0 0 180 6 1
symversion=1.0
T 43900 47800 5 10 0 0 180 6 1
device=DIODE
T 43900 47600 5 10 0 0 180 6 1
footprint=SOT23
T 44900 48800 5 10 1 1 0 0 1
refdes=D406
T 44900 48600 5 10 1 1 0 0 1
value=BAS40-06
}
C 43900 49900 1 0 0 BAV70-1.sym
{
T 43900 51400 5 10 0 0 0 0 1
symversion=1.0
T 43900 51600 5 10 0 0 0 0 1
device=DIODE
T 43900 51800 5 10 0 0 0 0 1
footprint=SOT23
T 44900 50700 5 10 1 1 0 0 1
refdes=D405
T 44900 50500 5 10 1 1 0 0 1
value=BAV70
}
C 42700 49400 1 0 1 io-1.sym
{
T 42700 51000 5 10 0 0 0 6 1
symversion=1.0
T 42700 50800 5 10 0 0 0 6 1
value=IO
T 42700 51200 5 10 0 0 0 6 1
device=none
T 41800 49600 5 10 1 1 0 7 1
refdes=MEM_PIN_45
}
N 42700 49600 45400 49600 4
C 43800 48600 1 90 0 cap-1.sym
{
T 43000 48800 5 10 0 0 90 0 1
symversion=1.0
T 42800 48800 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 48800 5 10 0 0 90 0 1
footprint=0402
T 43300 49100 5 10 1 1 90 0 1
refdes=C410
T 43500 49100 5 10 1 1 90 0 1
value=15p
}
N 43600 49200 43600 49600 4
C 43400 48000 1 0 0 GND-1.sym
N 44200 49900 44200 49800 4
N 44200 49500 44200 49800 4
N 44600 49600 44600 49900 4
N 44600 49600 44600 49500 4
C 44200 51000 1 0 0 VCC_FPGA_IO-1.sym
C 44200 48000 1 0 0 GND-1.sym
N 43600 48400 43600 48600 4
N 43100 49200 43100 49800 4
C 42900 48000 1 0 0 GND-1.sym
N 43100 48400 43100 48600 4
C 45400 49200 1 0 0 res-1.sym
{
T 45600 49900 5 10 0 0 0 0 1
symversion=1.1
T 45600 50100 5 10 0 0 0 0 1
device=RESISTOR
T 45600 50300 5 10 0 0 0 0 1
footprint=0402
T 45500 49350 5 10 1 1 0 6 1
refdes=R412
T 46300 49350 5 10 1 1 0 0 1
value=15
}
C 45400 50000 1 0 0 res-1.sym
{
T 45600 50700 5 10 0 0 0 0 1
symversion=1.1
T 45600 50900 5 10 0 0 0 0 1
device=RESISTOR
T 45600 51100 5 10 0 0 0 0 1
footprint=0402
T 45500 50150 5 10 1 1 0 6 1
refdes=R409
T 46300 50150 5 10 1 1 0 0 1
value=15
}
C 45400 49700 1 0 0 res-1.sym
{
T 45600 50400 5 10 0 0 0 0 1
symversion=1.1
T 45600 50600 5 10 0 0 0 0 1
device=RESISTOR
T 45600 50800 5 10 0 0 0 0 1
footprint=0603
T 45500 49850 5 10 1 1 0 6 1
refdes=R410
T 46300 49850 5 10 1 1 0 0 1
value=2k2
}
C 45400 49500 1 0 0 res-1.sym
{
T 45600 50200 5 10 0 0 0 0 1
symversion=1.1
T 45600 50400 5 10 0 0 0 0 1
device=RESISTOR
T 45600 50600 5 10 0 0 0 0 1
footprint=0603
T 45500 49650 5 10 1 1 0 6 1
refdes=R411
T 46300 49650 5 10 1 1 0 0 1
value=2k2
}
C 46600 49900 1 0 0 cap-1.sym
{
T 46800 50700 5 10 0 0 0 0 1
symversion=1.0
T 46800 50900 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 51100 5 10 0 0 0 0 1
footprint=0402
T 47100 50150 5 10 1 1 0 0 1
refdes=C411
T 47100 50050 5 10 1 1 0 2 1
value=2n2
}
C 46600 49100 1 0 0 cap-1.sym
{
T 46800 49900 5 10 0 0 0 0 1
symversion=1.0
T 46800 50100 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 50300 5 10 0 0 0 0 1
footprint=0402
T 47100 49350 5 10 1 1 0 0 1
refdes=C412
T 47100 49250 5 10 1 1 0 2 1
value=2n2
}
N 45000 50100 45400 50100 4
N 45000 49300 45400 49300 4
N 46600 50100 46400 50100 4
N 46400 49300 46600 49300 4
N 47600 49300 47600 49600 4
N 47600 49300 47200 49300 4
N 47200 50100 47600 50100 4
N 47600 49800 47600 50100 4
N 46400 49800 48700 49800 4
{
T 47800 49850 5 8 1 1 0 0 1
netname=MEM_PIN3
}
N 45000 49800 45000 50100 4
N 45000 49600 45000 49300 4
N 46400 49600 48700 49600 4
{
T 47800 49650 5 8 1 1 0 0 1
netname=MEM_PIN46
}
C 42700 46000 1 0 1 io-1.sym
{
T 42700 47600 5 10 0 0 0 6 1
symversion=1.0
T 42700 47400 5 10 0 0 0 6 1
value=IO
T 42700 47800 5 10 0 0 0 6 1
device=none
T 41800 46200 5 10 1 1 0 7 1
refdes=MEM_PIN_3
}
N 42700 46200 45400 46200 4
C 43300 45000 1 90 0 cap-1.sym
{
T 42500 45200 5 10 0 0 90 0 1
symversion=1.0
T 42300 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 42100 45200 5 10 0 0 90 0 1
footprint=0402
T 42800 45500 5 10 1 1 90 0 1
refdes=C413
T 43000 45500 5 10 1 1 90 0 1
value=15p
}
C 43900 45900 1 180 1 BAS40-06-1.sym
{
T 43900 44400 5 10 0 0 180 6 1
symversion=1.0
T 43900 44200 5 10 0 0 180 6 1
device=DIODE
T 43900 44000 5 10 0 0 180 6 1
footprint=SOT23
T 44900 45200 5 10 1 1 0 0 1
refdes=D408
T 44900 45000 5 10 1 1 0 0 1
value=BAS40-06
}
C 43900 46300 1 0 0 BAV70-1.sym
{
T 43900 47800 5 10 0 0 0 0 1
symversion=1.0
T 43900 48000 5 10 0 0 0 0 1
device=DIODE
T 43900 48200 5 10 0 0 0 0 1
footprint=SOT23
T 44900 47100 5 10 1 1 0 0 1
refdes=D407
T 44900 46900 5 10 1 1 0 0 1
value=BAV70
}
C 42700 45800 1 0 1 io-1.sym
{
T 42700 47400 5 10 0 0 0 6 1
symversion=1.0
T 42700 47200 5 10 0 0 0 6 1
value=IO
T 42700 47600 5 10 0 0 0 6 1
device=none
T 41800 46000 5 10 1 1 0 7 1
refdes=MEM_PIN_44
}
N 42700 46000 45400 46000 4
C 43800 45000 1 90 0 cap-1.sym
{
T 43000 45200 5 10 0 0 90 0 1
symversion=1.0
T 42800 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 45200 5 10 0 0 90 0 1
footprint=0402
T 43300 45500 5 10 1 1 90 0 1
refdes=C414
T 43500 45500 5 10 1 1 90 0 1
value=15p
}
N 43600 45600 43600 46000 4
C 43400 44400 1 0 0 GND-1.sym
N 44200 46300 44200 46200 4
N 44200 45900 44200 46200 4
N 44600 46000 44600 46300 4
N 44600 46000 44600 45900 4
C 44200 47400 1 0 0 VCC_FPGA_IO-1.sym
C 44200 44400 1 0 0 GND-1.sym
N 43600 44800 43600 45000 4
N 43100 45600 43100 46200 4
C 42900 44400 1 0 0 GND-1.sym
N 43100 44800 43100 45000 4
C 45400 45600 1 0 0 res-1.sym
{
T 45600 46300 5 10 0 0 0 0 1
symversion=1.1
T 45600 46500 5 10 0 0 0 0 1
device=RESISTOR
T 45600 46700 5 10 0 0 0 0 1
footprint=0402
T 45500 45750 5 10 1 1 0 6 1
refdes=R416
T 46300 45750 5 10 1 1 0 0 1
value=15
}
C 45400 46400 1 0 0 res-1.sym
{
T 45600 47100 5 10 0 0 0 0 1
symversion=1.1
T 45600 47300 5 10 0 0 0 0 1
device=RESISTOR
T 45600 47500 5 10 0 0 0 0 1
footprint=0402
T 45500 46550 5 10 1 1 0 6 1
refdes=R413
T 46300 46550 5 10 1 1 0 0 1
value=15
}
C 45400 46100 1 0 0 res-1.sym
{
T 45600 46800 5 10 0 0 0 0 1
symversion=1.1
T 45600 47000 5 10 0 0 0 0 1
device=RESISTOR
T 45600 47200 5 10 0 0 0 0 1
footprint=0603
T 45500 46250 5 10 1 1 0 6 1
refdes=R414
T 46300 46250 5 10 1 1 0 0 1
value=2k2
}
C 45400 45900 1 0 0 res-1.sym
{
T 45600 46600 5 10 0 0 0 0 1
symversion=1.1
T 45600 46800 5 10 0 0 0 0 1
device=RESISTOR
T 45600 47000 5 10 0 0 0 0 1
footprint=0603
T 45500 46050 5 10 1 1 0 6 1
refdes=R415
T 46300 46050 5 10 1 1 0 0 1
value=2k2
}
C 46600 46300 1 0 0 cap-1.sym
{
T 46800 47100 5 10 0 0 0 0 1
symversion=1.0
T 46800 47300 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 47500 5 10 0 0 0 0 1
footprint=0402
T 47100 46550 5 10 1 1 0 0 1
refdes=C415
T 47100 46450 5 10 1 1 0 2 1
value=2n2
}
C 46600 45500 1 0 0 cap-1.sym
{
T 46800 46300 5 10 0 0 0 0 1
symversion=1.0
T 46800 46500 5 10 0 0 0 0 1
device=CAPACITOR
T 46800 46700 5 10 0 0 0 0 1
footprint=0402
T 47100 45750 5 10 1 1 0 0 1
refdes=C416
T 47100 45650 5 10 1 1 0 2 1
value=2n2
}
N 45000 46500 45400 46500 4
N 45000 45700 45400 45700 4
N 46600 46500 46400 46500 4
N 46400 45700 46600 45700 4
N 47600 45700 47600 46000 4
N 47600 45700 47200 45700 4
N 47200 46500 47600 46500 4
N 47600 46200 47600 46500 4
N 46400 46200 48700 46200 4
{
T 47800 46250 5 8 1 1 0 0 1
netname=MEM_PIN4
}
N 45000 46200 45000 46500 4
N 45000 46000 45000 45700 4
N 46400 46000 48700 46000 4
{
T 47800 46050 5 8 1 1 0 0 1
netname=MEM_PIN45
}
C 49700 55100 1 0 1 io-1.sym
{
T 49700 56700 5 10 0 0 0 6 1
symversion=1.0
T 49700 56500 5 10 0 0 0 6 1
value=IO
T 49700 56900 5 10 0 0 0 6 1
device=none
T 48800 55300 5 10 1 1 0 7 1
refdes=MEM_PIN_4
}
N 49700 55300 52400 55300 4
C 50300 54100 1 90 0 cap-1.sym
{
T 49500 54300 5 10 0 0 90 0 1
symversion=1.0
T 49300 54300 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 54300 5 10 0 0 90 0 1
footprint=0402
T 49800 54600 5 10 1 1 90 0 1
refdes=C417
T 50000 54600 5 10 1 1 90 0 1
value=15p
}
C 50900 55000 1 180 1 BAS40-06-1.sym
{
T 50900 53500 5 10 0 0 180 6 1
symversion=1.0
T 50900 53300 5 10 0 0 180 6 1
device=DIODE
T 50900 53100 5 10 0 0 180 6 1
footprint=SOT23
T 51900 54300 5 10 1 1 0 0 1
refdes=D410
T 51900 54100 5 10 1 1 0 0 1
value=BAS40-06
}
C 50900 55400 1 0 0 BAV70-1.sym
{
T 50900 56900 5 10 0 0 0 0 1
symversion=1.0
T 50900 57100 5 10 0 0 0 0 1
device=DIODE
T 50900 57300 5 10 0 0 0 0 1
footprint=SOT23
T 51900 56200 5 10 1 1 0 0 1
refdes=D409
T 51900 56000 5 10 1 1 0 0 1
value=BAV70
}
C 49700 54900 1 0 1 io-1.sym
{
T 49700 56500 5 10 0 0 0 6 1
symversion=1.0
T 49700 56300 5 10 0 0 0 6 1
value=IO
T 49700 56700 5 10 0 0 0 6 1
device=none
T 48800 55100 5 10 1 1 0 7 1
refdes=MEM_PIN_43
}
N 49700 55100 52400 55100 4
C 50800 54100 1 90 0 cap-1.sym
{
T 50000 54300 5 10 0 0 90 0 1
symversion=1.0
T 49800 54300 5 10 0 0 90 0 1
device=CAPACITOR
T 49600 54300 5 10 0 0 90 0 1
footprint=0402
T 50300 54600 5 10 1 1 90 0 1
refdes=C418
T 50500 54600 5 10 1 1 90 0 1
value=15p
}
N 50600 54700 50600 55100 4
C 50400 53500 1 0 0 GND-1.sym
N 51200 55400 51200 55300 4
N 51200 55000 51200 55300 4
N 51600 55100 51600 55400 4
N 51600 55100 51600 55000 4
C 51200 56500 1 0 0 VCC_FPGA_IO-1.sym
C 51200 53500 1 0 0 GND-1.sym
N 50600 53900 50600 54100 4
N 50100 54700 50100 55300 4
C 49900 53500 1 0 0 GND-1.sym
N 50100 53900 50100 54100 4
C 52400 54700 1 0 0 res-1.sym
{
T 52600 55400 5 10 0 0 0 0 1
symversion=1.1
T 52600 55600 5 10 0 0 0 0 1
device=RESISTOR
T 52600 55800 5 10 0 0 0 0 1
footprint=0402
T 52500 54850 5 10 1 1 0 6 1
refdes=R420
T 53300 54850 5 10 1 1 0 0 1
value=15
}
C 52400 55500 1 0 0 res-1.sym
{
T 52600 56200 5 10 0 0 0 0 1
symversion=1.1
T 52600 56400 5 10 0 0 0 0 1
device=RESISTOR
T 52600 56600 5 10 0 0 0 0 1
footprint=0402
T 52500 55650 5 10 1 1 0 6 1
refdes=R417
T 53300 55650 5 10 1 1 0 0 1
value=15
}
C 52400 55200 1 0 0 res-1.sym
{
T 52600 55900 5 10 0 0 0 0 1
symversion=1.1
T 52600 56100 5 10 0 0 0 0 1
device=RESISTOR
T 52600 56300 5 10 0 0 0 0 1
footprint=0603
T 52500 55350 5 10 1 1 0 6 1
refdes=R418
T 53300 55350 5 10 1 1 0 0 1
value=2k2
}
C 52400 55000 1 0 0 res-1.sym
{
T 52600 55700 5 10 0 0 0 0 1
symversion=1.1
T 52600 55900 5 10 0 0 0 0 1
device=RESISTOR
T 52600 56100 5 10 0 0 0 0 1
footprint=0603
T 52500 55150 5 10 1 1 0 6 1
refdes=R419
T 53300 55150 5 10 1 1 0 0 1
value=2k2
}
C 53600 55400 1 0 0 cap-1.sym
{
T 53800 56200 5 10 0 0 0 0 1
symversion=1.0
T 53800 56400 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 56600 5 10 0 0 0 0 1
footprint=0402
T 54100 55650 5 10 1 1 0 0 1
refdes=C419
T 54100 55550 5 10 1 1 0 2 1
value=2n2
}
C 53600 54600 1 0 0 cap-1.sym
{
T 53800 55400 5 10 0 0 0 0 1
symversion=1.0
T 53800 55600 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 55800 5 10 0 0 0 0 1
footprint=0402
T 54100 54850 5 10 1 1 0 0 1
refdes=C420
T 54100 54750 5 10 1 1 0 2 1
value=2n2
}
N 52000 55600 52400 55600 4
N 52000 54800 52400 54800 4
N 53600 55600 53400 55600 4
N 53400 54800 53600 54800 4
N 54600 54800 54600 55100 4
N 54600 54800 54200 54800 4
N 54200 55600 54600 55600 4
N 54600 55300 54600 55600 4
N 53400 55300 55700 55300 4
{
T 54800 55350 5 8 1 1 0 0 1
netname=MEM_PIN5
}
N 52000 55300 52000 55600 4
N 52000 55100 52000 54800 4
N 53400 55100 55700 55100 4
{
T 54800 55150 5 8 1 1 0 0 1
netname=MEM_PIN44
}
C 49700 51500 1 0 1 io-1.sym
{
T 49700 53100 5 10 0 0 0 6 1
symversion=1.0
T 49700 52900 5 10 0 0 0 6 1
value=IO
T 49700 53300 5 10 0 0 0 6 1
device=none
T 48800 51700 5 10 1 1 0 7 1
refdes=MEM_PIN_5
}
N 49700 51700 52400 51700 4
C 50300 50500 1 90 0 cap-1.sym
{
T 49500 50700 5 10 0 0 90 0 1
symversion=1.0
T 49300 50700 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 50700 5 10 0 0 90 0 1
footprint=0402
T 49800 51000 5 10 1 1 90 0 1
refdes=C421
T 50000 51000 5 10 1 1 90 0 1
value=15p
}
C 50900 51400 1 180 1 BAS40-06-1.sym
{
T 50900 49900 5 10 0 0 180 6 1
symversion=1.0
T 50900 49700 5 10 0 0 180 6 1
device=DIODE
T 50900 49500 5 10 0 0 180 6 1
footprint=SOT23
T 51900 50700 5 10 1 1 0 0 1
refdes=D412
T 51900 50500 5 10 1 1 0 0 1
value=BAS40-06
}
C 50900 51800 1 0 0 BAV70-1.sym
{
T 50900 53300 5 10 0 0 0 0 1
symversion=1.0
T 50900 53500 5 10 0 0 0 0 1
device=DIODE
T 50900 53700 5 10 0 0 0 0 1
footprint=SOT23
T 51900 52600 5 10 1 1 0 0 1
refdes=D411
T 51900 52400 5 10 1 1 0 0 1
value=BAV70
}
C 49700 51300 1 0 1 io-1.sym
{
T 49700 52900 5 10 0 0 0 6 1
symversion=1.0
T 49700 52700 5 10 0 0 0 6 1
value=IO
T 49700 53100 5 10 0 0 0 6 1
device=none
T 48800 51500 5 10 1 1 0 7 1
refdes=MEM_PIN_42
}
N 49700 51500 52400 51500 4
C 50800 50500 1 90 0 cap-1.sym
{
T 50000 50700 5 10 0 0 90 0 1
symversion=1.0
T 49800 50700 5 10 0 0 90 0 1
device=CAPACITOR
T 49600 50700 5 10 0 0 90 0 1
footprint=0402
T 50300 51000 5 10 1 1 90 0 1
refdes=C422
T 50500 51000 5 10 1 1 90 0 1
value=15p
}
N 50600 51100 50600 51500 4
C 50400 49900 1 0 0 GND-1.sym
N 51200 51800 51200 51700 4
N 51200 51400 51200 51700 4
N 51600 51500 51600 51800 4
N 51600 51500 51600 51400 4
C 51200 52900 1 0 0 VCC_FPGA_IO-1.sym
C 51200 49900 1 0 0 GND-1.sym
N 50600 50300 50600 50500 4
N 50100 51100 50100 51700 4
C 49900 49900 1 0 0 GND-1.sym
N 50100 50300 50100 50500 4
C 52400 51100 1 0 0 res-1.sym
{
T 52600 51800 5 10 0 0 0 0 1
symversion=1.1
T 52600 52000 5 10 0 0 0 0 1
device=RESISTOR
T 52600 52200 5 10 0 0 0 0 1
footprint=0402
T 52500 51250 5 10 1 1 0 6 1
refdes=R424
T 53300 51250 5 10 1 1 0 0 1
value=15
}
C 52400 51900 1 0 0 res-1.sym
{
T 52600 52600 5 10 0 0 0 0 1
symversion=1.1
T 52600 52800 5 10 0 0 0 0 1
device=RESISTOR
T 52600 53000 5 10 0 0 0 0 1
footprint=0402
T 52500 52050 5 10 1 1 0 6 1
refdes=R421
T 53300 52050 5 10 1 1 0 0 1
value=15
}
C 52400 51600 1 0 0 res-1.sym
{
T 52600 52300 5 10 0 0 0 0 1
symversion=1.1
T 52600 52500 5 10 0 0 0 0 1
device=RESISTOR
T 52600 52700 5 10 0 0 0 0 1
footprint=0603
T 52500 51750 5 10 1 1 0 6 1
refdes=R422
T 53300 51750 5 10 1 1 0 0 1
value=2k2
}
C 52400 51400 1 0 0 res-1.sym
{
T 52600 52100 5 10 0 0 0 0 1
symversion=1.1
T 52600 52300 5 10 0 0 0 0 1
device=RESISTOR
T 52600 52500 5 10 0 0 0 0 1
footprint=0603
T 52500 51550 5 10 1 1 0 6 1
refdes=R423
T 53300 51550 5 10 1 1 0 0 1
value=2k2
}
C 53600 51800 1 0 0 cap-1.sym
{
T 53800 52600 5 10 0 0 0 0 1
symversion=1.0
T 53800 52800 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 53000 5 10 0 0 0 0 1
footprint=0402
T 54100 52050 5 10 1 1 0 0 1
refdes=C423
T 54100 51950 5 10 1 1 0 2 1
value=2n2
}
C 53600 51000 1 0 0 cap-1.sym
{
T 53800 51800 5 10 0 0 0 0 1
symversion=1.0
T 53800 52000 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 52200 5 10 0 0 0 0 1
footprint=0402
T 54100 51250 5 10 1 1 0 0 1
refdes=C424
T 54100 51150 5 10 1 1 0 2 1
value=2n2
}
N 52000 52000 52400 52000 4
N 52000 51200 52400 51200 4
N 53600 52000 53400 52000 4
N 53400 51200 53600 51200 4
N 54600 51200 54600 51500 4
N 54600 51200 54200 51200 4
N 54200 52000 54600 52000 4
N 54600 51700 54600 52000 4
N 53400 51700 55700 51700 4
{
T 54800 51750 5 8 1 1 0 0 1
netname=MEM_PIN6
}
N 52000 51700 52000 52000 4
N 52000 51500 52000 51200 4
N 53400 51500 55700 51500 4
{
T 54800 51550 5 8 1 1 0 0 1
netname=MEM_PIN43
}
C 49700 47900 1 0 1 io-1.sym
{
T 49700 49500 5 10 0 0 0 6 1
symversion=1.0
T 49700 49300 5 10 0 0 0 6 1
value=IO
T 49700 49700 5 10 0 0 0 6 1
device=none
T 48800 48100 5 10 1 1 0 7 1
refdes=MEM_PIN_6
}
N 49700 48100 52400 48100 4
C 50300 46900 1 90 0 cap-1.sym
{
T 49500 47100 5 10 0 0 90 0 1
symversion=1.0
T 49300 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 47100 5 10 0 0 90 0 1
footprint=0402
T 49800 47400 5 10 1 1 90 0 1
refdes=C425
T 50000 47400 5 10 1 1 90 0 1
value=15p
}
C 50900 47800 1 180 1 BAS40-06-1.sym
{
T 50900 46300 5 10 0 0 180 6 1
symversion=1.0
T 50900 46100 5 10 0 0 180 6 1
device=DIODE
T 50900 45900 5 10 0 0 180 6 1
footprint=SOT23
T 51900 47100 5 10 1 1 0 0 1
refdes=D414
T 51900 46900 5 10 1 1 0 0 1
value=BAS40-06
}
C 50900 48200 1 0 0 BAV70-1.sym
{
T 50900 49700 5 10 0 0 0 0 1
symversion=1.0
T 50900 49900 5 10 0 0 0 0 1
device=DIODE
T 50900 50100 5 10 0 0 0 0 1
footprint=SOT23
T 51900 49000 5 10 1 1 0 0 1
refdes=D413
T 51900 48800 5 10 1 1 0 0 1
value=BAV70
}
C 49700 47700 1 0 1 io-1.sym
{
T 49700 49300 5 10 0 0 0 6 1
symversion=1.0
T 49700 49100 5 10 0 0 0 6 1
value=IO
T 49700 49500 5 10 0 0 0 6 1
device=none
T 48800 47900 5 10 1 1 0 7 1
refdes=MEM_PIN_41
}
N 49700 47900 52400 47900 4
C 50800 46900 1 90 0 cap-1.sym
{
T 50000 47100 5 10 0 0 90 0 1
symversion=1.0
T 49800 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 49600 47100 5 10 0 0 90 0 1
footprint=0402
T 50300 47400 5 10 1 1 90 0 1
refdes=C426
T 50500 47400 5 10 1 1 90 0 1
value=15p
}
N 50600 47500 50600 47900 4
C 50400 46300 1 0 0 GND-1.sym
N 51200 48200 51200 48100 4
N 51200 47800 51200 48100 4
N 51600 47900 51600 48200 4
N 51600 47900 51600 47800 4
C 51200 49300 1 0 0 VCC_FPGA_IO-1.sym
C 51200 46300 1 0 0 GND-1.sym
N 50600 46700 50600 46900 4
N 50100 47500 50100 48100 4
C 49900 46300 1 0 0 GND-1.sym
N 50100 46700 50100 46900 4
C 52400 47500 1 0 0 res-1.sym
{
T 52600 48200 5 10 0 0 0 0 1
symversion=1.1
T 52600 48400 5 10 0 0 0 0 1
device=RESISTOR
T 52600 48600 5 10 0 0 0 0 1
footprint=0402
T 52500 47650 5 10 1 1 0 6 1
refdes=R428
T 53300 47650 5 10 1 1 0 0 1
value=15
}
C 52400 48300 1 0 0 res-1.sym
{
T 52600 49000 5 10 0 0 0 0 1
symversion=1.1
T 52600 49200 5 10 0 0 0 0 1
device=RESISTOR
T 52600 49400 5 10 0 0 0 0 1
footprint=0402
T 52500 48450 5 10 1 1 0 6 1
refdes=R425
T 53300 48450 5 10 1 1 0 0 1
value=15
}
C 52400 48000 1 0 0 res-1.sym
{
T 52600 48700 5 10 0 0 0 0 1
symversion=1.1
T 52600 48900 5 10 0 0 0 0 1
device=RESISTOR
T 52600 49100 5 10 0 0 0 0 1
footprint=0603
T 52500 48150 5 10 1 1 0 6 1
refdes=R426
T 53300 48150 5 10 1 1 0 0 1
value=2k2
}
C 52400 47800 1 0 0 res-1.sym
{
T 52600 48500 5 10 0 0 0 0 1
symversion=1.1
T 52600 48700 5 10 0 0 0 0 1
device=RESISTOR
T 52600 48900 5 10 0 0 0 0 1
footprint=0603
T 52500 47950 5 10 1 1 0 6 1
refdes=R427
T 53300 47950 5 10 1 1 0 0 1
value=2k2
}
C 53600 48200 1 0 0 cap-1.sym
{
T 53800 49000 5 10 0 0 0 0 1
symversion=1.0
T 53800 49200 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 49400 5 10 0 0 0 0 1
footprint=0402
T 54100 48450 5 10 1 1 0 0 1
refdes=C427
T 54100 48350 5 10 1 1 0 2 1
value=2n2
}
C 53600 47400 1 0 0 cap-1.sym
{
T 53800 48200 5 10 0 0 0 0 1
symversion=1.0
T 53800 48400 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 48600 5 10 0 0 0 0 1
footprint=0402
T 54100 47650 5 10 1 1 0 0 1
refdes=C428
T 54100 47550 5 10 1 1 0 2 1
value=2n2
}
N 52000 48400 52400 48400 4
N 52000 47600 52400 47600 4
N 53600 48400 53400 48400 4
N 53400 47600 53600 47600 4
N 54600 47600 54600 47900 4
N 54600 47600 54200 47600 4
N 54200 48400 54600 48400 4
N 54600 48100 54600 48400 4
N 53400 48100 55700 48100 4
{
T 54800 48150 5 8 1 1 0 0 1
netname=MEM_PIN7
}
N 52000 48100 52000 48400 4
N 52000 47900 52000 47600 4
N 53400 47900 55700 47900 4
{
T 54800 47950 5 8 1 1 0 0 1
netname=MEM_PIN42
}
C 49700 44300 1 0 1 io-1.sym
{
T 49700 45900 5 10 0 0 0 6 1
symversion=1.0
T 49700 45700 5 10 0 0 0 6 1
value=IO
T 49700 46100 5 10 0 0 0 6 1
device=none
T 48800 44500 5 10 1 1 0 7 1
refdes=MEM_PIN_7
}
N 49700 44500 52400 44500 4
C 50300 43300 1 90 0 cap-1.sym
{
T 49500 43500 5 10 0 0 90 0 1
symversion=1.0
T 49300 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 43500 5 10 0 0 90 0 1
footprint=0402
T 49800 43800 5 10 1 1 90 0 1
refdes=C429
T 50000 43800 5 10 1 1 90 0 1
value=15p
}
C 50900 44200 1 180 1 BAS40-06-1.sym
{
T 50900 42700 5 10 0 0 180 6 1
symversion=1.0
T 50900 42500 5 10 0 0 180 6 1
device=DIODE
T 50900 42300 5 10 0 0 180 6 1
footprint=SOT23
T 51900 43500 5 10 1 1 0 0 1
refdes=D416
T 51900 43300 5 10 1 1 0 0 1
value=BAS40-06
}
C 50900 44600 1 0 0 BAV70-1.sym
{
T 50900 46100 5 10 0 0 0 0 1
symversion=1.0
T 50900 46300 5 10 0 0 0 0 1
device=DIODE
T 50900 46500 5 10 0 0 0 0 1
footprint=SOT23
T 51900 45400 5 10 1 1 0 0 1
refdes=D415
T 51900 45200 5 10 1 1 0 0 1
value=BAV70
}
C 49700 44100 1 0 1 io-1.sym
{
T 49700 45700 5 10 0 0 0 6 1
symversion=1.0
T 49700 45500 5 10 0 0 0 6 1
value=IO
T 49700 45900 5 10 0 0 0 6 1
device=none
T 48800 44300 5 10 1 1 0 7 1
refdes=MEM_PIN_40
}
N 49700 44300 52400 44300 4
C 50800 43300 1 90 0 cap-1.sym
{
T 50000 43500 5 10 0 0 90 0 1
symversion=1.0
T 49800 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 49600 43500 5 10 0 0 90 0 1
footprint=0402
T 50300 43800 5 10 1 1 90 0 1
refdes=C430
T 50500 43800 5 10 1 1 90 0 1
value=15p
}
N 50600 43900 50600 44300 4
C 50400 42700 1 0 0 GND-1.sym
N 51200 44600 51200 44500 4
N 51200 44200 51200 44500 4
N 51600 44300 51600 44600 4
N 51600 44300 51600 44200 4
C 51200 45700 1 0 0 VCC_FPGA_IO-1.sym
C 51200 42700 1 0 0 GND-1.sym
N 50600 43100 50600 43300 4
N 50100 43900 50100 44500 4
C 49900 42700 1 0 0 GND-1.sym
N 50100 43100 50100 43300 4
C 52400 43900 1 0 0 res-1.sym
{
T 52600 44600 5 10 0 0 0 0 1
symversion=1.1
T 52600 44800 5 10 0 0 0 0 1
device=RESISTOR
T 52600 45000 5 10 0 0 0 0 1
footprint=0402
T 52500 44050 5 10 1 1 0 6 1
refdes=R432
T 53300 44050 5 10 1 1 0 0 1
value=15
}
C 52400 44700 1 0 0 res-1.sym
{
T 52600 45400 5 10 0 0 0 0 1
symversion=1.1
T 52600 45600 5 10 0 0 0 0 1
device=RESISTOR
T 52600 45800 5 10 0 0 0 0 1
footprint=0402
T 52500 44850 5 10 1 1 0 6 1
refdes=R429
T 53300 44850 5 10 1 1 0 0 1
value=15
}
C 52400 44400 1 0 0 res-1.sym
{
T 52600 45100 5 10 0 0 0 0 1
symversion=1.1
T 52600 45300 5 10 0 0 0 0 1
device=RESISTOR
T 52600 45500 5 10 0 0 0 0 1
footprint=0603
T 52500 44550 5 10 1 1 0 6 1
refdes=R430
T 53300 44550 5 10 1 1 0 0 1
value=2k2
}
C 52400 44200 1 0 0 res-1.sym
{
T 52600 44900 5 10 0 0 0 0 1
symversion=1.1
T 52600 45100 5 10 0 0 0 0 1
device=RESISTOR
T 52600 45300 5 10 0 0 0 0 1
footprint=0603
T 52500 44350 5 10 1 1 0 6 1
refdes=R431
T 53300 44350 5 10 1 1 0 0 1
value=2k2
}
C 53600 44600 1 0 0 cap-1.sym
{
T 53800 45400 5 10 0 0 0 0 1
symversion=1.0
T 53800 45600 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 45800 5 10 0 0 0 0 1
footprint=0402
T 54100 44850 5 10 1 1 0 0 1
refdes=C431
T 54100 44750 5 10 1 1 0 2 1
value=2n2
}
C 53600 43800 1 0 0 cap-1.sym
{
T 53800 44600 5 10 0 0 0 0 1
symversion=1.0
T 53800 44800 5 10 0 0 0 0 1
device=CAPACITOR
T 53800 45000 5 10 0 0 0 0 1
footprint=0402
T 54100 44050 5 10 1 1 0 0 1
refdes=C432
T 54100 43950 5 10 1 1 0 2 1
value=2n2
}
N 52000 44800 52400 44800 4
N 52000 44000 52400 44000 4
N 53600 44800 53400 44800 4
N 53400 44000 53600 44000 4
N 54600 44000 54600 44300 4
N 54600 44000 54200 44000 4
N 54200 44800 54600 44800 4
N 54600 44500 54600 44800 4
N 53400 44500 55700 44500 4
{
T 54800 44550 5 8 1 1 0 0 1
netname=MEM_PIN8
}
N 52000 44500 52000 44800 4
N 52000 44300 52000 44000 4
N 53400 44300 55700 44300 4
{
T 54800 44350 5 8 1 1 0 0 1
netname=MEM_PIN41
}
C 56700 56800 1 0 1 io-1.sym
{
T 56700 58400 5 10 0 0 0 6 1
symversion=1.0
T 56700 58200 5 10 0 0 0 6 1
value=IO
T 56700 58600 5 10 0 0 0 6 1
device=none
T 55800 57000 5 10 1 1 0 7 1
refdes=MEM_PIN_8
}
N 56700 57000 59400 57000 4
C 57300 55800 1 90 0 cap-1.sym
{
T 56500 56000 5 10 0 0 90 0 1
symversion=1.0
T 56300 56000 5 10 0 0 90 0 1
device=CAPACITOR
T 56100 56000 5 10 0 0 90 0 1
footprint=0402
T 56800 56300 5 10 1 1 90 0 1
refdes=C433
T 57000 56300 5 10 1 1 90 0 1
value=15p
}
C 57900 56700 1 180 1 BAS40-06-1.sym
{
T 57900 55200 5 10 0 0 180 6 1
symversion=1.0
T 57900 55000 5 10 0 0 180 6 1
device=DIODE
T 57900 54800 5 10 0 0 180 6 1
footprint=SOT23
T 58900 56000 5 10 1 1 0 0 1
refdes=D418
T 58900 55800 5 10 1 1 0 0 1
value=BAS40-06
}
C 57900 57100 1 0 0 BAV70-1.sym
{
T 57900 58600 5 10 0 0 0 0 1
symversion=1.0
T 57900 58800 5 10 0 0 0 0 1
device=DIODE
T 57900 59000 5 10 0 0 0 0 1
footprint=SOT23
T 58900 57900 5 10 1 1 0 0 1
refdes=D417
T 58900 57700 5 10 1 1 0 0 1
value=BAV70
}
C 56700 56600 1 0 1 io-1.sym
{
T 56700 58200 5 10 0 0 0 6 1
symversion=1.0
T 56700 58000 5 10 0 0 0 6 1
value=IO
T 56700 58400 5 10 0 0 0 6 1
device=none
T 55800 56800 5 10 1 1 0 7 1
refdes=MEM_PIN_39
}
N 56700 56800 59400 56800 4
C 57800 55800 1 90 0 cap-1.sym
{
T 57000 56000 5 10 0 0 90 0 1
symversion=1.0
T 56800 56000 5 10 0 0 90 0 1
device=CAPACITOR
T 56600 56000 5 10 0 0 90 0 1
footprint=0402
T 57300 56300 5 10 1 1 90 0 1
refdes=C434
T 57500 56300 5 10 1 1 90 0 1
value=15p
}
N 57600 56400 57600 56800 4
C 57400 55200 1 0 0 GND-1.sym
N 58200 57100 58200 57000 4
N 58200 56700 58200 57000 4
N 58600 56800 58600 57100 4
N 58600 56800 58600 56700 4
C 58200 58200 1 0 0 VCC_FPGA_IO-1.sym
C 58200 55200 1 0 0 GND-1.sym
N 57600 55600 57600 55800 4
N 57100 56400 57100 57000 4
C 56900 55200 1 0 0 GND-1.sym
N 57100 55600 57100 55800 4
C 59400 56400 1 0 0 res-1.sym
{
T 59600 57100 5 10 0 0 0 0 1
symversion=1.1
T 59600 57300 5 10 0 0 0 0 1
device=RESISTOR
T 59600 57500 5 10 0 0 0 0 1
footprint=0402
T 59500 56550 5 10 1 1 0 6 1
refdes=R436
T 60300 56550 5 10 1 1 0 0 1
value=15
}
C 59400 57200 1 0 0 res-1.sym
{
T 59600 57900 5 10 0 0 0 0 1
symversion=1.1
T 59600 58100 5 10 0 0 0 0 1
device=RESISTOR
T 59600 58300 5 10 0 0 0 0 1
footprint=0402
T 59500 57350 5 10 1 1 0 6 1
refdes=R433
T 60300 57350 5 10 1 1 0 0 1
value=15
}
C 59400 56900 1 0 0 res-1.sym
{
T 59600 57600 5 10 0 0 0 0 1
symversion=1.1
T 59600 57800 5 10 0 0 0 0 1
device=RESISTOR
T 59600 58000 5 10 0 0 0 0 1
footprint=0603
T 59500 57050 5 10 1 1 0 6 1
refdes=R434
T 60300 57050 5 10 1 1 0 0 1
value=2k2
}
C 59400 56700 1 0 0 res-1.sym
{
T 59600 57400 5 10 0 0 0 0 1
symversion=1.1
T 59600 57600 5 10 0 0 0 0 1
device=RESISTOR
T 59600 57800 5 10 0 0 0 0 1
footprint=0603
T 59500 56850 5 10 1 1 0 6 1
refdes=R435
T 60300 56850 5 10 1 1 0 0 1
value=2k2
}
C 60600 57100 1 0 0 cap-1.sym
{
T 60800 57900 5 10 0 0 0 0 1
symversion=1.0
T 60800 58100 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 58300 5 10 0 0 0 0 1
footprint=0402
T 61100 57350 5 10 1 1 0 0 1
refdes=C435
T 61100 57250 5 10 1 1 0 2 1
value=2n2
}
C 60600 56300 1 0 0 cap-1.sym
{
T 60800 57100 5 10 0 0 0 0 1
symversion=1.0
T 60800 57300 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 57500 5 10 0 0 0 0 1
footprint=0402
T 61100 56550 5 10 1 1 0 0 1
refdes=C436
T 61100 56450 5 10 1 1 0 2 1
value=2n2
}
N 59000 57300 59400 57300 4
N 59000 56500 59400 56500 4
N 60600 57300 60400 57300 4
N 60400 56500 60600 56500 4
N 61600 56500 61600 56800 4
N 61600 56500 61200 56500 4
N 61200 57300 61600 57300 4
N 61600 57000 61600 57300 4
N 60400 57000 62700 57000 4
{
T 61800 57050 5 8 1 1 0 0 1
netname=MEM_PIN9
}
N 59000 57000 59000 57300 4
N 59000 56800 59000 56500 4
N 60400 56800 62700 56800 4
{
T 61800 56850 5 8 1 1 0 0 1
netname=MEM_PIN40
}
C 56700 53200 1 0 1 io-1.sym
{
T 56700 54800 5 10 0 0 0 6 1
symversion=1.0
T 56700 54600 5 10 0 0 0 6 1
value=IO
T 56700 55000 5 10 0 0 0 6 1
device=none
T 55800 53400 5 10 1 1 0 7 1
refdes=MEM_PIN_9
}
N 56700 53400 59400 53400 4
C 57300 52200 1 90 0 cap-1.sym
{
T 56500 52400 5 10 0 0 90 0 1
symversion=1.0
T 56300 52400 5 10 0 0 90 0 1
device=CAPACITOR
T 56100 52400 5 10 0 0 90 0 1
footprint=0402
T 56800 52700 5 10 1 1 90 0 1
refdes=C437
T 57000 52700 5 10 1 1 90 0 1
value=15p
}
C 57900 53100 1 180 1 BAS40-06-1.sym
{
T 57900 51600 5 10 0 0 180 6 1
symversion=1.0
T 57900 51400 5 10 0 0 180 6 1
device=DIODE
T 57900 51200 5 10 0 0 180 6 1
footprint=SOT23
T 58900 52400 5 10 1 1 0 0 1
refdes=D420
T 58900 52200 5 10 1 1 0 0 1
value=BAS40-06
}
C 57900 53500 1 0 0 BAV70-1.sym
{
T 57900 55000 5 10 0 0 0 0 1
symversion=1.0
T 57900 55200 5 10 0 0 0 0 1
device=DIODE
T 57900 55400 5 10 0 0 0 0 1
footprint=SOT23
T 58900 54300 5 10 1 1 0 0 1
refdes=D419
T 58900 54100 5 10 1 1 0 0 1
value=BAV70
}
C 56700 53000 1 0 1 io-1.sym
{
T 56700 54600 5 10 0 0 0 6 1
symversion=1.0
T 56700 54400 5 10 0 0 0 6 1
value=IO
T 56700 54800 5 10 0 0 0 6 1
device=none
T 55800 53200 5 10 1 1 0 7 1
refdes=MEM_PIN_38
}
N 56700 53200 59400 53200 4
C 57800 52200 1 90 0 cap-1.sym
{
T 57000 52400 5 10 0 0 90 0 1
symversion=1.0
T 56800 52400 5 10 0 0 90 0 1
device=CAPACITOR
T 56600 52400 5 10 0 0 90 0 1
footprint=0402
T 57300 52700 5 10 1 1 90 0 1
refdes=C438
T 57500 52700 5 10 1 1 90 0 1
value=15p
}
N 57600 52800 57600 53200 4
C 57400 51600 1 0 0 GND-1.sym
N 58200 53500 58200 53400 4
N 58200 53100 58200 53400 4
N 58600 53200 58600 53500 4
N 58600 53200 58600 53100 4
C 58200 54600 1 0 0 VCC_FPGA_IO-1.sym
C 58200 51600 1 0 0 GND-1.sym
N 57600 52000 57600 52200 4
N 57100 52800 57100 53400 4
C 56900 51600 1 0 0 GND-1.sym
N 57100 52000 57100 52200 4
C 59400 52800 1 0 0 res-1.sym
{
T 59600 53500 5 10 0 0 0 0 1
symversion=1.1
T 59600 53700 5 10 0 0 0 0 1
device=RESISTOR
T 59600 53900 5 10 0 0 0 0 1
footprint=0402
T 59500 52950 5 10 1 1 0 6 1
refdes=R440
T 60300 52950 5 10 1 1 0 0 1
value=15
}
C 59400 53600 1 0 0 res-1.sym
{
T 59600 54300 5 10 0 0 0 0 1
symversion=1.1
T 59600 54500 5 10 0 0 0 0 1
device=RESISTOR
T 59600 54700 5 10 0 0 0 0 1
footprint=0402
T 59500 53750 5 10 1 1 0 6 1
refdes=R437
T 60300 53750 5 10 1 1 0 0 1
value=15
}
C 59400 53300 1 0 0 res-1.sym
{
T 59600 54000 5 10 0 0 0 0 1
symversion=1.1
T 59600 54200 5 10 0 0 0 0 1
device=RESISTOR
T 59600 54400 5 10 0 0 0 0 1
footprint=0603
T 59500 53450 5 10 1 1 0 6 1
refdes=R438
T 60300 53450 5 10 1 1 0 0 1
value=2k2
}
C 59400 53100 1 0 0 res-1.sym
{
T 59600 53800 5 10 0 0 0 0 1
symversion=1.1
T 59600 54000 5 10 0 0 0 0 1
device=RESISTOR
T 59600 54200 5 10 0 0 0 0 1
footprint=0603
T 59500 53250 5 10 1 1 0 6 1
refdes=R439
T 60300 53250 5 10 1 1 0 0 1
value=2k2
}
C 60600 53500 1 0 0 cap-1.sym
{
T 60800 54300 5 10 0 0 0 0 1
symversion=1.0
T 60800 54500 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 54700 5 10 0 0 0 0 1
footprint=0402
T 61100 53750 5 10 1 1 0 0 1
refdes=C439
T 61100 53650 5 10 1 1 0 2 1
value=2n2
}
C 60600 52700 1 0 0 cap-1.sym
{
T 60800 53500 5 10 0 0 0 0 1
symversion=1.0
T 60800 53700 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 53900 5 10 0 0 0 0 1
footprint=0402
T 61100 52950 5 10 1 1 0 0 1
refdes=C440
T 61100 52850 5 10 1 1 0 2 1
value=2n2
}
N 59000 53700 59400 53700 4
N 59000 52900 59400 52900 4
N 60600 53700 60400 53700 4
N 60400 52900 60600 52900 4
N 61600 52900 61600 53200 4
N 61600 52900 61200 52900 4
N 61200 53700 61600 53700 4
N 61600 53400 61600 53700 4
N 60400 53400 62700 53400 4
{
T 61800 53450 5 8 1 1 0 0 1
netname=MEM_PIN10
}
N 59000 53400 59000 53700 4
N 59000 53200 59000 52900 4
N 60400 53200 62700 53200 4
{
T 61800 53250 5 8 1 1 0 0 1
netname=MEM_PIN39
}
C 56700 49600 1 0 1 io-1.sym
{
T 56700 51200 5 10 0 0 0 6 1
symversion=1.0
T 56700 51000 5 10 0 0 0 6 1
value=IO
T 56700 51400 5 10 0 0 0 6 1
device=none
T 55800 49800 5 10 1 1 0 7 1
refdes=MEM_PIN_10
}
N 56700 49800 59400 49800 4
C 57300 48600 1 90 0 cap-1.sym
{
T 56500 48800 5 10 0 0 90 0 1
symversion=1.0
T 56300 48800 5 10 0 0 90 0 1
device=CAPACITOR
T 56100 48800 5 10 0 0 90 0 1
footprint=0402
T 56800 49100 5 10 1 1 90 0 1
refdes=C441
T 57000 49100 5 10 1 1 90 0 1
value=15p
}
C 57900 49500 1 180 1 BAS40-06-1.sym
{
T 57900 48000 5 10 0 0 180 6 1
symversion=1.0
T 57900 47800 5 10 0 0 180 6 1
device=DIODE
T 57900 47600 5 10 0 0 180 6 1
footprint=SOT23
T 58900 48800 5 10 1 1 0 0 1
refdes=D422
T 58900 48600 5 10 1 1 0 0 1
value=BAS40-06
}
C 57900 49900 1 0 0 BAV70-1.sym
{
T 57900 51400 5 10 0 0 0 0 1
symversion=1.0
T 57900 51600 5 10 0 0 0 0 1
device=DIODE
T 57900 51800 5 10 0 0 0 0 1
footprint=SOT23
T 58900 50700 5 10 1 1 0 0 1
refdes=D421
T 58900 50500 5 10 1 1 0 0 1
value=BAV70
}
C 56700 49400 1 0 1 io-1.sym
{
T 56700 51000 5 10 0 0 0 6 1
symversion=1.0
T 56700 50800 5 10 0 0 0 6 1
value=IO
T 56700 51200 5 10 0 0 0 6 1
device=none
T 55800 49600 5 10 1 1 0 7 1
refdes=MEM_PIN_37
}
N 56700 49600 59400 49600 4
C 57800 48600 1 90 0 cap-1.sym
{
T 57000 48800 5 10 0 0 90 0 1
symversion=1.0
T 56800 48800 5 10 0 0 90 0 1
device=CAPACITOR
T 56600 48800 5 10 0 0 90 0 1
footprint=0402
T 57300 49100 5 10 1 1 90 0 1
refdes=C442
T 57500 49100 5 10 1 1 90 0 1
value=15p
}
N 57600 49200 57600 49600 4
C 57400 48000 1 0 0 GND-1.sym
N 58200 49900 58200 49800 4
N 58200 49500 58200 49800 4
N 58600 49600 58600 49900 4
N 58600 49600 58600 49500 4
C 58200 51000 1 0 0 VCC_FPGA_IO-1.sym
C 58200 48000 1 0 0 GND-1.sym
N 57600 48400 57600 48600 4
N 57100 49200 57100 49800 4
C 56900 48000 1 0 0 GND-1.sym
N 57100 48400 57100 48600 4
C 59400 49200 1 0 0 res-1.sym
{
T 59600 49900 5 10 0 0 0 0 1
symversion=1.1
T 59600 50100 5 10 0 0 0 0 1
device=RESISTOR
T 59600 50300 5 10 0 0 0 0 1
footprint=0402
T 59500 49350 5 10 1 1 0 6 1
refdes=R444
T 60300 49350 5 10 1 1 0 0 1
value=15
}
C 59400 50000 1 0 0 res-1.sym
{
T 59600 50700 5 10 0 0 0 0 1
symversion=1.1
T 59600 50900 5 10 0 0 0 0 1
device=RESISTOR
T 59600 51100 5 10 0 0 0 0 1
footprint=0402
T 59500 50150 5 10 1 1 0 6 1
refdes=R441
T 60300 50150 5 10 1 1 0 0 1
value=15
}
C 59400 49700 1 0 0 res-1.sym
{
T 59600 50400 5 10 0 0 0 0 1
symversion=1.1
T 59600 50600 5 10 0 0 0 0 1
device=RESISTOR
T 59600 50800 5 10 0 0 0 0 1
footprint=0603
T 59500 49850 5 10 1 1 0 6 1
refdes=R442
T 60300 49850 5 10 1 1 0 0 1
value=2k2
}
C 59400 49500 1 0 0 res-1.sym
{
T 59600 50200 5 10 0 0 0 0 1
symversion=1.1
T 59600 50400 5 10 0 0 0 0 1
device=RESISTOR
T 59600 50600 5 10 0 0 0 0 1
footprint=0603
T 59500 49650 5 10 1 1 0 6 1
refdes=R443
T 60300 49650 5 10 1 1 0 0 1
value=2k2
}
C 60600 49900 1 0 0 cap-1.sym
{
T 60800 50700 5 10 0 0 0 0 1
symversion=1.0
T 60800 50900 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 51100 5 10 0 0 0 0 1
footprint=0402
T 61100 50150 5 10 1 1 0 0 1
refdes=C443
T 61100 50050 5 10 1 1 0 2 1
value=2n2
}
C 60600 49100 1 0 0 cap-1.sym
{
T 60800 49900 5 10 0 0 0 0 1
symversion=1.0
T 60800 50100 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 50300 5 10 0 0 0 0 1
footprint=0402
T 61100 49350 5 10 1 1 0 0 1
refdes=C444
T 61100 49250 5 10 1 1 0 2 1
value=2n2
}
N 59000 50100 59400 50100 4
N 59000 49300 59400 49300 4
N 60600 50100 60400 50100 4
N 60400 49300 60600 49300 4
N 61600 49300 61600 49600 4
N 61600 49300 61200 49300 4
N 61200 50100 61600 50100 4
N 61600 49800 61600 50100 4
N 60400 49800 62700 49800 4
{
T 61800 49850 5 8 1 1 0 0 1
netname=MEM_PIN11
}
N 59000 49800 59000 50100 4
N 59000 49600 59000 49300 4
N 60400 49600 62700 49600 4
{
T 61800 49650 5 8 1 1 0 0 1
netname=MEM_PIN38
}
C 56700 46000 1 0 1 io-1.sym
{
T 56700 47600 5 10 0 0 0 6 1
symversion=1.0
T 56700 47400 5 10 0 0 0 6 1
value=IO
T 56700 47800 5 10 0 0 0 6 1
device=none
T 55800 46200 5 10 1 1 0 7 1
refdes=MEM_PIN_11
}
N 56700 46200 59400 46200 4
C 57300 45000 1 90 0 cap-1.sym
{
T 56500 45200 5 10 0 0 90 0 1
symversion=1.0
T 56300 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 56100 45200 5 10 0 0 90 0 1
footprint=0402
T 56800 45500 5 10 1 1 90 0 1
refdes=C445
T 57000 45500 5 10 1 1 90 0 1
value=15p
}
C 57900 45900 1 180 1 BAS40-06-1.sym
{
T 57900 44400 5 10 0 0 180 6 1
symversion=1.0
T 57900 44200 5 10 0 0 180 6 1
device=DIODE
T 57900 44000 5 10 0 0 180 6 1
footprint=SOT23
T 58900 45200 5 10 1 1 0 0 1
refdes=D424
T 58900 45000 5 10 1 1 0 0 1
value=BAS40-06
}
C 57900 46300 1 0 0 BAV70-1.sym
{
T 57900 47800 5 10 0 0 0 0 1
symversion=1.0
T 57900 48000 5 10 0 0 0 0 1
device=DIODE
T 57900 48200 5 10 0 0 0 0 1
footprint=SOT23
T 58900 47100 5 10 1 1 0 0 1
refdes=D423
T 58900 46900 5 10 1 1 0 0 1
value=BAV70
}
C 56700 45800 1 0 1 io-1.sym
{
T 56700 47400 5 10 0 0 0 6 1
symversion=1.0
T 56700 47200 5 10 0 0 0 6 1
value=IO
T 56700 47600 5 10 0 0 0 6 1
device=none
T 55800 46000 5 10 1 1 0 7 1
refdes=MEM_PIN_36
}
N 56700 46000 59400 46000 4
C 57800 45000 1 90 0 cap-1.sym
{
T 57000 45200 5 10 0 0 90 0 1
symversion=1.0
T 56800 45200 5 10 0 0 90 0 1
device=CAPACITOR
T 56600 45200 5 10 0 0 90 0 1
footprint=0402
T 57300 45500 5 10 1 1 90 0 1
refdes=C446
T 57500 45500 5 10 1 1 90 0 1
value=15p
}
N 57600 45600 57600 46000 4
C 57400 44400 1 0 0 GND-1.sym
N 58200 46300 58200 46200 4
N 58200 45900 58200 46200 4
N 58600 46000 58600 46300 4
N 58600 46000 58600 45900 4
C 58200 47400 1 0 0 VCC_FPGA_IO-1.sym
C 58200 44400 1 0 0 GND-1.sym
N 57600 44800 57600 45000 4
N 57100 45600 57100 46200 4
C 56900 44400 1 0 0 GND-1.sym
N 57100 44800 57100 45000 4
C 59400 45600 1 0 0 res-1.sym
{
T 59600 46300 5 10 0 0 0 0 1
symversion=1.1
T 59600 46500 5 10 0 0 0 0 1
device=RESISTOR
T 59600 46700 5 10 0 0 0 0 1
footprint=0402
T 59500 45750 5 10 1 1 0 6 1
refdes=R448
T 60300 45750 5 10 1 1 0 0 1
value=15
}
C 59400 46400 1 0 0 res-1.sym
{
T 59600 47100 5 10 0 0 0 0 1
symversion=1.1
T 59600 47300 5 10 0 0 0 0 1
device=RESISTOR
T 59600 47500 5 10 0 0 0 0 1
footprint=0402
T 59500 46550 5 10 1 1 0 6 1
refdes=R445
T 60300 46550 5 10 1 1 0 0 1
value=15
}
C 59400 46100 1 0 0 res-1.sym
{
T 59600 46800 5 10 0 0 0 0 1
symversion=1.1
T 59600 47000 5 10 0 0 0 0 1
device=RESISTOR
T 59600 47200 5 10 0 0 0 0 1
footprint=0603
T 59500 46250 5 10 1 1 0 6 1
refdes=R446
T 60300 46250 5 10 1 1 0 0 1
value=2k2
}
C 59400 45900 1 0 0 res-1.sym
{
T 59600 46600 5 10 0 0 0 0 1
symversion=1.1
T 59600 46800 5 10 0 0 0 0 1
device=RESISTOR
T 59600 47000 5 10 0 0 0 0 1
footprint=0603
T 59500 46050 5 10 1 1 0 6 1
refdes=R447
T 60300 46050 5 10 1 1 0 0 1
value=2k2
}
C 60600 46300 1 0 0 cap-1.sym
{
T 60800 47100 5 10 0 0 0 0 1
symversion=1.0
T 60800 47300 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 47500 5 10 0 0 0 0 1
footprint=0402
T 61100 46550 5 10 1 1 0 0 1
refdes=C447
T 61100 46450 5 10 1 1 0 2 1
value=2n2
}
C 60600 45500 1 0 0 cap-1.sym
{
T 60800 46300 5 10 0 0 0 0 1
symversion=1.0
T 60800 46500 5 10 0 0 0 0 1
device=CAPACITOR
T 60800 46700 5 10 0 0 0 0 1
footprint=0402
T 61100 45750 5 10 1 1 0 0 1
refdes=C448
T 61100 45650 5 10 1 1 0 2 1
value=2n2
}
N 59000 46500 59400 46500 4
N 59000 45700 59400 45700 4
N 60600 46500 60400 46500 4
N 60400 45700 60600 45700 4
N 61600 45700 61600 46000 4
N 61600 45700 61200 45700 4
N 61200 46500 61600 46500 4
N 61600 46200 61600 46500 4
N 60400 46200 62700 46200 4
{
T 61800 46250 5 8 1 1 0 0 1
netname=MEM_PIN12
}
N 59000 46200 59000 46500 4
N 59000 46000 59000 45700 4
N 60400 46000 62700 46000 4
{
T 61800 46050 5 8 1 1 0 0 1
netname=MEM_PIN37
}
C 65900 51200 1 0 1 CONN14-1.sym
{
T 65400 57300 5 10 1 1 0 0 1
refdes=J601
T 65900 57600 5 10 0 0 0 6 1
symversion=1.0
T 65900 57800 5 10 0 0 0 6 1
device=CONNECTOR
T 65900 58000 5 10 0 0 0 6 1
footprint=JUMPER14
T 65400 51500 5 10 1 1 0 2 1
value=CONN14
T 65400 51300 5 10 1 1 0 2 1
comment=MEM_PINS_A1
}
N 65100 57000 63800 57000 4
{
T 64700 57050 5 8 1 1 0 6 1
netname=MEM_PIN1
}
N 65100 56600 63800 56600 4
{
T 64700 56650 5 8 1 1 0 6 1
netname=MEM_PIN2
}
N 65100 56200 63800 56200 4
{
T 64700 56250 5 8 1 1 0 6 1
netname=MEM_PIN3
}
N 65100 55400 63800 55400 4
{
T 64700 55450 5 8 1 1 0 6 1
netname=MEM_PIN4
}
N 65100 55000 63800 55000 4
{
T 64700 55050 5 8 1 1 0 6 1
netname=MEM_PIN5
}
N 65100 54600 63800 54600 4
{
T 64700 54650 5 8 1 1 0 6 1
netname=MEM_PIN6
}
N 65100 54200 63800 54200 4
{
T 64700 54250 5 8 1 1 0 6 1
netname=MEM_PIN7
}
N 65100 53800 63800 53800 4
{
T 64700 53850 5 8 1 1 0 6 1
netname=MEM_PIN8
}
N 65100 53400 63800 53400 4
{
T 64700 53450 5 8 1 1 0 6 1
netname=MEM_PIN9
}
N 65100 52600 63800 52600 4
{
T 64700 52650 5 8 1 1 0 6 1
netname=MEM_PIN10
}
N 65100 52200 63800 52200 4
{
T 64700 52250 5 8 1 1 0 6 1
netname=MEM_PIN11
}
N 65100 51800 63800 51800 4
{
T 64700 51850 5 8 1 1 0 6 1
netname=MEM_PIN12
}
C 65900 44700 1 0 1 CONN14-1.sym
{
T 65900 51100 5 10 0 0 0 6 1
symversion=1.0
T 65900 51300 5 10 0 0 0 6 1
device=CONNECTOR
T 65900 51500 5 10 0 0 0 6 1
footprint=JUMPER14
T 65400 50800 5 10 1 1 0 0 1
refdes=J604
T 65400 45000 5 10 1 1 0 2 1
value=CONN14
T 65400 44800 5 10 1 1 0 2 1
comment=MEM_PINS_A2
}
N 65100 50500 63800 50500 4
{
T 64700 50550 5 8 1 1 0 6 1
netname=MEM_PIN48
}
N 65100 50100 63800 50100 4
{
T 64700 50150 5 8 1 1 0 6 1
netname=MEM_PIN47
}
N 65100 49700 63800 49700 4
{
T 64700 49750 5 8 1 1 0 6 1
netname=MEM_PIN46
}
N 65100 48900 63800 48900 4
{
T 64700 48950 5 8 1 1 0 6 1
netname=MEM_PIN45
}
N 65100 48500 63800 48500 4
{
T 64700 48550 5 8 1 1 0 6 1
netname=MEM_PIN44
}
N 65100 48100 63800 48100 4
{
T 64700 48150 5 8 1 1 0 6 1
netname=MEM_PIN43
}
N 65100 47700 63800 47700 4
{
T 64700 47750 5 8 1 1 0 6 1
netname=MEM_PIN42
}
N 65100 47300 63800 47300 4
{
T 64700 47350 5 8 1 1 0 6 1
netname=MEM_PIN41
}
N 65100 46900 63800 46900 4
{
T 64700 46950 5 8 1 1 0 6 1
netname=MEM_PIN40
}
N 65100 46100 63800 46100 4
{
T 64700 46150 5 8 1 1 0 6 1
netname=MEM_PIN39
}
N 65100 45700 63800 45700 4
{
T 64700 45750 5 8 1 1 0 6 1
netname=MEM_PIN38
}
N 65100 45300 63800 45300 4
{
T 64700 45350 5 8 1 1 0 6 1
netname=MEM_PIN37
}
C 63400 46700 1 270 0 GND-1.sym
N 63800 46500 65100 46500 4
C 63400 49500 1 270 0 GND-1.sym
N 63800 49300 65100 49300 4
C 63400 53200 1 270 0 GND-1.sym
N 63800 53000 65100 53000 4
C 63400 56000 1 270 0 GND-1.sym
N 63800 55800 65100 55800 4
T 65900 57700 9 16 1 0 0 6 1
TO DRIVER BOARD
