# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:18:14  November 01, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Lab8_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Lab8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:18:14  NOVEMBER 01, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name SEARCH_PATH "g:\\intelfpga_lite\\18.1\\quartus\\libraries\\my files"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE ../Lab7/REGB.vhd
set_global_assignment -name VHDL_FILE ../Lab7/REGA.vhd
set_global_assignment -name VHDL_FILE ../Lab7/MUXC.vhd
set_global_assignment -name VHDL_FILE ../Lab7/MUXB.vhd
set_global_assignment -name VHDL_FILE ../Lab7/MUXA.vhd
set_global_assignment -name VHDL_FILE ../Lab7/CLog.vhd
set_global_assignment -name BSF_FILE ../Lab7/Lab7.bsf
set_global_assignment -name BDF_FILE ../Lab7/Lab7.bdf
set_global_assignment -name BSF_FILE ../Lab7/Lab3.bsf
set_global_assignment -name BDF_FILE ../Lab7/Lab3.bdf
set_global_assignment -name VHDL_FILE ../Lab7/Debounce.vhd
set_global_assignment -name BSF_FILE ../Lab7/Debounce.bsf
set_global_assignment -name VHDL_FILE Controller.vhd
set_global_assignment -name BDF_FILE Lab8.bdf
set_location_assignment PIN_AA14 -to h7g
set_location_assignment PIN_AG18 -to h7f
set_location_assignment PIN_AF17 -to h7e
set_location_assignment PIN_AH17 -to h7d
set_location_assignment PIN_AG17 -to h7c
set_location_assignment PIN_AE17 -to h7b
set_location_assignment PIN_AD17 -to h7a
set_location_assignment PIN_AC17 -to h6g
set_location_assignment PIN_AA15 -to h6f
set_location_assignment PIN_AB15 -to h6e
set_location_assignment PIN_AB17 -to h6d
set_location_assignment PIN_AA16 -to h6c
set_location_assignment PIN_AB16 -to h6b
set_location_assignment PIN_AA17 -to h6a
set_location_assignment PIN_AH18 -to h5g
set_location_assignment PIN_AF18 -to h5f
set_location_assignment PIN_AG19 -to h5e
set_location_assignment PIN_AH19 -to h5d
set_location_assignment PIN_AB18 -to h5c
set_location_assignment PIN_AC18 -to h5b
set_location_assignment PIN_AD18 -to h5a
set_location_assignment PIN_AE18 -to h4g
set_location_assignment PIN_AF19 -to h4f
set_location_assignment PIN_AE19 -to h4e
set_location_assignment PIN_AH21 -to h4d
set_location_assignment PIN_AG21 -to h4c
set_location_assignment PIN_AA19 -to h4b
set_location_assignment PIN_AB19 -to h4a
set_location_assignment PIN_U24 -to g0_out
set_location_assignment PIN_H22 -to g_out
set_location_assignment PIN_U23 -to f0_out
set_location_assignment PIN_J22 -to f_out
set_location_assignment PIN_W25 -to e0_out
set_location_assignment PIN_L25 -to e_out
set_location_assignment PIN_W22 -to d0_out
set_location_assignment PIN_L26 -to d_out
set_location_assignment PIN_W21 -to c0_out
set_location_assignment PIN_E17 -to c_out
set_location_assignment PIN_Y22 -to b0_out
set_location_assignment PIN_F22 -to b_out
set_location_assignment PIN_M24 -to a0_out
set_location_assignment PIN_G18 -to a_out
set_location_assignment PIN_M23 -to KEY
set_location_assignment PIN_AB26 -to INPUT[7]
set_location_assignment PIN_AD26 -to INPUT[6]
set_location_assignment PIN_AC26 -to INPUT[5]
set_location_assignment PIN_AB27 -to INPUT[4]
set_location_assignment PIN_AD27 -to INPUT[3]
set_location_assignment PIN_AC27 -to INPUT[2]
set_location_assignment PIN_AC28 -to INPUT[1]
set_location_assignment PIN_AB28 -to INPUT[0]
set_location_assignment PIN_E21 -to Cout
set_location_assignment PIN_R24 -to Cin
set_location_assignment PIN_Y2 -to CLK
set_location_assignment PIN_Y23 -to IR[1]
set_location_assignment PIN_Y24 -to IR[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top