Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue May  2 02:01:22 2023
| Host              : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file tb_wrapper_timing_summary_routed.rpt -pb tb_wrapper_timing_summary_routed.pb -rpx tb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : tb_wrapper
| Device            : xcku025-ffva1156
| Speed File        : -1  PRODUCTION 1.25 12-04-2018
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.628        0.000                      0                27224        0.024        0.000                      0                27224        2.000        0.000                       0                  9388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                 ------------       ----------      --------------
clk_100MHz                                            {0.000 5.000}      10.000          100.000         
  clk_out1_tb_clk_wiz_0                               {0.000 5.000}      10.000          100.000         
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_tb_clk_wiz_0                                     3.628        0.000                      0                26936        0.025        0.000                      0                26936        3.914        0.000                       0                  9100  
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.053        0.000                      0                  241        0.024        0.000                      0                  241       15.988        0.000                       0                   246  
tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.812        0.000                      0                   47        0.073        0.000                      0                   47       16.391        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                            From Clock                                            To Clock                                            
----------                                            ----------                                            --------                                            
(none)                                                                                                      clk_out1_tb_clk_wiz_0                                 
(none)                                                clk_out1_tb_clk_wiz_0                                 clk_out1_tb_clk_wiz_0                                 
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_tb_clk_wiz_0                                 
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_tb_clk_wiz_0                                 
(none)                                                                                                      tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                clk_out1_tb_clk_wiz_0                                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                      tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                clk_out1_tb_clk_wiz_0                                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_tb_clk_wiz_0                         
(none)                                        clk_out1_tb_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  clk_out1_tb_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.773ns (31.911%)  route 3.783ns (68.089%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.696ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.063    10.129    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X7Y19         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.987    14.338    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y19         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.366    
                         clock uncertainty           -0.074    14.291    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.756    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.773ns (32.254%)  route 3.724ns (67.746%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.696ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.004    10.070    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y22         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.966    14.317    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y22         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.345    
                         clock uncertainty           -0.074    14.270    
    RAMB36_X6Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.735    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.773ns (32.219%)  route 3.730ns (67.781%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 14.359 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.696ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.010    10.076    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X7Y20         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.008    14.359    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y20         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.386    
                         clock uncertainty           -0.074    14.312    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.777    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.773ns (32.682%)  route 3.652ns (67.318%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.696ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.932     9.998    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y20         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.970    14.321    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y20         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.349    
                         clock uncertainty           -0.074    14.274    
    RAMB36_X6Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.739    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.773ns (33.134%)  route 3.578ns (66.866%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.696ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.858     9.924    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X7Y18         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.980    14.331    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y18         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.359    
                         clock uncertainty           -0.074    14.284    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.749    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.773ns (33.529%)  route 3.515ns (66.471%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.696ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.795     9.861    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y21         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.980    14.331    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y21         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.359    
                         clock uncertainty           -0.074    14.284    
    RAMB36_X6Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.749    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.773ns (33.985%)  route 3.444ns (66.015%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.696ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.724     9.790    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y19         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.955    14.306    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y19         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.334    
                         clock uncertainty           -0.074    14.260    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.725    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.773ns (34.354%)  route 3.388ns (65.646%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 14.299 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.326ns (routing 0.756ns, distribution 1.570ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.696ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.326     4.573    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X67Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.711 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]/Q
                         net (fo=6, routed)           0.603     5.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]_0
    SLICE_X67Y113        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.249     5.563 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10/O
                         net (fo=1, routed)           0.000     5.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i[30]_i_10_n_0
    SLICE_X67Y113        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.429     5.992 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_i_2/CO[7]
                         net (fo=4, routed)           0.783     6.775    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_8__0_0[0]
    SLICE_X65Y98         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.089     6.864 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_3__52/O
                         net (fo=2, routed)           0.386     7.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_LWX_SWX_instr.ex_reservation_reg_5
    SLICE_X67Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.150     7.400 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53/O
                         net (fo=4, routed)           0.176     7.576    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__53_n_0
    SLICE_X67Y93         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.173     7.749 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__35/O
                         net (fo=2, routed)           0.588     8.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X66Y91         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.379     8.716 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.184     8.900    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X65Y91         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.166     9.066 r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.668     9.734    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y18         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.948    14.299    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y18         RAMB36E2                                     r  tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.028    14.327    
                         clock uncertainty           -0.074    14.253    
    RAMB36_X6Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.535    13.718    tb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 3.124ns (56.056%)  route 2.449ns (43.944%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.756ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.696ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.399     4.646    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/ap_clk
    RAMB36_X6Y26         RAMB36E2                                     r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.537     6.183 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/DOUTBDOUT[7]
                         net (fo=2, routed)           0.508     6.691    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg_n_124
    SLICE_X57Y131        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.246     6.937 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_3/O
                         net (fo=1, routed)           0.173     7.110    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_3_n_0
    SLICE_X57Y133        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.167     7.277 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_2/O
                         net (fo=1, routed)           0.000     7.277    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_2_n_0
    SLICE_X57Y133        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.438     7.715 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.745    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[7]_i_1_n_0
    SLICE_X57Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.173     7.918 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[15]_i_1/O[6]
                         net (fo=2, routed)           0.306     8.224    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg_0[14]
    SLICE_X56Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.221     8.445 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_2/O
                         net (fo=1, routed)           0.275     8.720    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_2_n_0
    SLICE_X57Y136        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.945 f  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_1/O
                         net (fo=36, routed)          0.407     9.352    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_7_0
    SLICE_X55Y129        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.117     9.469 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_transfers5_reg_270[23]_i_1/O
                         net (fo=24, routed)          0.750    10.219    tb_i/SimpleTxMCDMA_0/inst/ap_NS_fsm115_out
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.002    14.353    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[0]/C
                         clock pessimism              0.031    14.384    
                         clock uncertainty           -0.074    14.310    
    SLICE_X54Y135        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095    14.215    tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[0]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tb_clk_wiz_0 rise@10.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 3.124ns (56.056%)  route 2.449ns (43.944%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 0.756ns, distribution 1.643ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.696ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.399     4.646    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/ap_clk
    RAMB36_X6Y26         RAMB36E2                                     r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.537     6.183 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg/DOUTBDOUT[7]
                         net (fo=2, routed)           0.508     6.691    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg_n_124
    SLICE_X57Y131        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.246     6.937 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_3/O
                         net (fo=1, routed)           0.173     7.110    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_3_n_0
    SLICE_X57Y133        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.167     7.277 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_2/O
                         net (fo=1, routed)           0.000     7.277    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623[7]_i_2_n_0
    SLICE_X57Y133        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.438     7.715 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     7.745    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[7]_i_1_n_0
    SLICE_X57Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.173     7.918 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/add_ln30_reg_623_reg[15]_i_1/O[6]
                         net (fo=2, routed)           0.306     8.224    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_reg_0[14]
    SLICE_X56Y134        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.221     8.445 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_2/O
                         net (fo=1, routed)           0.275     8.720    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_2_n_0
    SLICE_X57Y136        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.945 f  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_1/O
                         net (fo=36, routed)          0.407     9.352    tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/icmp_ln30_1_reg_628[0]_i_7_0
    SLICE_X55Y129        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.117     9.469 r  tb_i/SimpleTxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_len/mem_transfers5_reg_270[23]_i_1/O
                         net (fo=24, routed)          0.750    10.219    tb_i/SimpleTxMCDMA_0/inst/ap_NS_fsm115_out
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515    10.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066    10.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034    10.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873    11.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350    11.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422    12.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    12.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.002    14.353    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[13]/C
                         clock pessimism              0.031    14.384    
                         clock uncertainty           -0.074    14.310    
    SLICE_X54Y135        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.095    14.215    tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[13]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.123ns (21.466%)  route 0.450ns (78.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      2.025ns (routing 0.696ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.370ns (routing 0.756ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.025     4.376    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/ap_clk
    SLICE_X71Y136        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y136        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.123     4.499 r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[25]/Q
                         net (fo=2, routed)           0.450     4.949    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[23]
    SLICE_X72Y138        SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.370     4.617    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X72Y138        SRL16E                                       r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15/CLK
                         clock pessimism             -0.031     4.586    
    SLICE_X72Y138        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.338     4.924    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15
  -------------------------------------------------------------------
                         required time                         -4.924    
                         arrival time                           4.949    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      0.821ns (routing 0.278ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.309ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.821     2.069    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y134        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.118 r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[4]/Q
                         net (fo=2, routed)           0.094     2.212    tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg_n_0_[4]
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.986     2.135    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[4]/C
                         clock pessimism             -0.009     2.126    
    SLICE_X54Y135        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.182    tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/SimpleTxMCDMA_0/inst/len_remaining_3_reg_695_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleTxMCDMA_0/inst/len_remaining_13_reg_292_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.079ns (44.633%)  route 0.098ns (55.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      0.824ns (routing 0.278ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.309ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.824     2.072    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y132        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/len_remaining_3_reg_695_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.121 r  tb_i/SimpleTxMCDMA_0/inst/len_remaining_3_reg_695_reg[26]/Q
                         net (fo=3, routed)           0.082     2.203    tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_1_fu_315/flow_control_loop_pipe_sequential_init_U/len_remaining_3_reg_695_reg[26]
    SLICE_X56Y132        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.030     2.233 r  tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_1_fu_315/flow_control_loop_pipe_sequential_init_U/len_remaining_13_reg_292[26]_i_1/O
                         net (fo=1, routed)           0.016     2.249    tb_i/SimpleTxMCDMA_0/inst/grp_SimpleTxMCDMA_Pipeline_1_fu_315_n_53
    SLICE_X56Y132        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/len_remaining_13_reg_292_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.992     2.141    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X56Y132        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/len_remaining_13_reg_292_reg[26]/C
                         clock pessimism              0.022     2.163    
    SLICE_X56Y132        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.219    tb_i/SimpleTxMCDMA_0/inst/len_remaining_13_reg_292_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.156ns (63.415%)  route 0.090ns (36.585%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      0.804ns (routing 0.278ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.309ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.804     2.052    tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X56Y119        FDRE                                         r  tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.100 f  tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/Q
                         net (fo=5, routed)           0.077     2.177    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[10]
    SLICE_X56Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.053     2.230 r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     2.230    tb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X56Y120        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.055     2.285 r  tb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CARRY8/CO[1]
                         net (fo=1, routed)           0.013     2.298    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[10]
    SLICE_X56Y120        FDRE                                         r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.995     2.144    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y120        FDRE                                         r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.068     2.212    
    SLICE_X56Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.268    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Net Delay (Source):      0.803ns (routing 0.278ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.309ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.803     2.051    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X49Y156        FDRE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.100 r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid2vector_q_reg/Q
                         net (fo=39, routed)          0.085     2.185    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid2vector_q
    SLICE_X51Y156        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     2.215 r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1129]_i_1/O
                         net (fo=1, routed)           0.012     2.227    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1129]_i_1_n_0
    SLICE_X51Y156        FDRE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.970     2.119    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X51Y156        FDRE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1129]/C
                         clock pessimism              0.022     2.140    
    SLICE_X51Y156        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.196    tb_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1129]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_2_fu_570/empty_57_reg_344_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/DINBDIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Net Delay (Source):      0.840ns (routing 0.278ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.309ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.840     2.088    tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_2_fu_570/ap_clk
    SLICE_X60Y135        FDRE                                         r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_2_fu_570/empty_57_reg_344_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.137 r  tb_i/SimpleRxMCDMA_0/inst/grp_SimpleRxMCDMA_Pipeline_2_fu_570/empty_57_reg_344_reg[18]/Q
                         net (fo=1, routed)           0.105     2.242    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/din[18]
    RAMB18_X6Y54         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.044     2.193    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB18_X6Y54         RAMB18E2                                     r  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.010     2.182    
    RAMB18_X6Y54         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[2])
                                                      0.029     2.211    tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Net Delay (Source):      0.823ns (routing 0.278ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.309ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.823     2.071    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X63Y100        FDSE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.119 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[27]/Q
                         net (fo=4, routed)           0.147     2.266    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S17_in
    SLICE_X62Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.974     2.123    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X62Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4/CLK
                         clock pessimism             -0.010     2.112    
    SLICE_X62Y101        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.123     2.235    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      0.821ns (routing 0.278ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.309ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.821     2.069    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y134        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y134        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.117 r  tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg[5]/Q
                         net (fo=2, routed)           0.096     2.213    tb_i/SimpleTxMCDMA_0/inst/mem_transfers5_reg_270_reg_n_0_[5]
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.986     2.135    tb_i/SimpleTxMCDMA_0/inst/ap_clk
    SLICE_X54Y135        FDRE                                         r  tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[5]/C
                         clock pessimism             -0.009     2.126    
    SLICE_X54Y135        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.182    tb_i/SimpleTxMCDMA_0/inst/trunc_ln26_reg_632_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tb_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Net Delay (Source):      0.844ns (routing 0.278ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.309ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.844     2.092    tb_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X66Y154        FDRE                                         r  tb_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y154        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.140 r  tb_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]/Q
                         net (fo=1, routed)           0.096     2.236    tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIB0
    SLICE_X66Y155        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.005     2.154    tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X66Y155        RAMD32                                       r  tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
                         clock pessimism             -0.014     2.140    
    SLICE_X66Y155        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.205    tb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tb_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_clk_wiz_0 rise@0.000ns - clk_out1_tb_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.149ns (60.816%)  route 0.096ns (39.184%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      0.807ns (routing 0.278ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.309ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.807     2.055    tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X55Y118        FDRE                                         r  tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.103 f  tb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/Q
                         net (fo=5, routed)           0.083     2.186    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[11]
    SLICE_X55Y120        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.046     2.232 r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     2.232    tb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X55Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[1])
                                                      0.055     2.287 r  tb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CARRY8/CO[1]
                         net (fo=1, routed)           0.013     2.300    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[11]
    SLICE_X55Y120        FDRE                                         r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.996     2.145    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y120        FDRE                                         r  tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism              0.068     2.213    
    SLICE_X55Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.269    tb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tb_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X7Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X7Y22  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB36_X7Y22  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_done/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB36_X7Y21  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_enable/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         10.000      7.826      RAMB18_X7Y46  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         10.000      7.826      RAMB18_X7Y46  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_error/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X7Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X7Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X7Y52  tb_i/SimpleRxMCDMA_0/inst/buffer_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         5.000       3.914      RAMB18_X6Y54  tb_i/SimpleRxMCDMA_0/inst/mem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X7Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            1.086         5.000       3.914      RAMB36_X7Y24  tb_i/SimpleRxMCDMA_0/inst/s_axi_ctrl_s_axi_U/int_channel_descr_addr/mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.053ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.480ns  (logic 0.618ns (41.757%)  route 0.862ns (58.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.676ns = ( 40.009 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.008ns (routing 1.694ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.628    25.917    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y105        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.244    26.161 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.038    26.199    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.008    40.009    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              1.216    41.225    
                         clock uncertainty           -0.035    41.190    
    SLICE_X55Y105        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.063    41.253    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -26.199    
  -------------------------------------------------------------------
                         slack                                 15.053    

Slack (MET) :             15.065ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.400ns (29.542%)  route 0.954ns (70.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.674ns = ( 23.340 - 16.667 ) 
    Source Clock Delay      (SCD):    8.047ns
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.384ns (routing 1.843ns, distribution 1.541ns)
  Clock Net Delay (Destination): 3.006ns (routing 1.694ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.384     8.047    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.186 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.549     8.735    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X52Y114        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.168     8.903 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.074     8.977    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X52Y114        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.093     9.070 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     9.401    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    20.165    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    20.335 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.006    23.341    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              1.216    24.557    
                         clock uncertainty           -0.035    24.521    
    SLICE_X52Y113        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.055    24.466    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         24.466    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 15.065    

Slack (MET) :             15.171ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.362ns  (logic 0.523ns (38.399%)  route 0.839ns (61.601%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.676ns = ( 40.009 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.008ns (routing 1.694ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.608    25.897    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y105        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.149    26.046 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.035    26.081    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.008    40.009    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              1.216    41.225    
                         clock uncertainty           -0.035    41.190    
    SLICE_X55Y105        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    41.253    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -26.081    
  -------------------------------------------------------------------
                         slack                                 15.171    

Slack (MET) :             15.206ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.317ns  (logic 0.621ns (47.153%)  route 0.696ns (52.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 39.995 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.994ns (routing 1.694ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.454    25.743    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y108        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.247    25.990 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.046    26.036    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X55Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.994    39.995    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              1.216    41.211    
                         clock uncertainty           -0.035    41.176    
    SLICE_X55Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    41.243    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -26.036    
  -------------------------------------------------------------------
                         slack                                 15.206    

Slack (MET) :             15.207ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.323ns  (logic 0.545ns (41.194%)  route 0.778ns (58.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.669ns = ( 40.002 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.001ns (routing 1.694ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.536    25.825    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y106        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.171    25.996 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.046    26.042    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.001    40.002    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              1.216    41.218    
                         clock uncertainty           -0.035    41.183    
    SLICE_X55Y106        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.067    41.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 15.207    

Slack (MET) :             15.208ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.321ns  (logic 0.544ns (41.181%)  route 0.777ns (58.819%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.669ns = ( 40.002 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.001ns (routing 1.694ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.534    25.823    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y106        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.170    25.993 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.047    26.041    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.001    40.002    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              1.216    41.218    
                         clock uncertainty           -0.035    41.183    
    SLICE_X55Y106        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.066    41.249    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -26.040    
  -------------------------------------------------------------------
                         slack                                 15.208    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.284ns  (logic 0.599ns (46.651%)  route 0.685ns (53.349%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.662ns = ( 39.995 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.994ns (routing 1.694ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.454    25.743    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y108        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.225    25.969 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.035    26.003    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X55Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.994    39.995    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              1.216    41.211    
                         clock uncertainty           -0.035    41.176    
    SLICE_X55Y108        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    41.239    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -26.003    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.290ns  (logic 0.523ns (40.543%)  route 0.767ns (59.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.669ns = ( 40.002 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.001ns (routing 1.694ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.536    25.825    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y106        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.149    25.974 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.035    26.009    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.001    40.002    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              1.216    41.218    
                         clock uncertainty           -0.035    41.183    
    SLICE_X55Y106        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.063    41.246    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                         -26.009    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.288ns  (logic 0.520ns (40.373%)  route 0.768ns (59.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.669ns = ( 40.002 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.001ns (routing 1.694ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.196    25.054    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y113        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.235    25.289 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.534    25.823    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y106        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.146    25.969 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.038    26.007    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.001    40.002    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              1.216    41.218    
                         clock uncertainty           -0.035    41.183    
    SLICE_X55Y106        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.063    41.246    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.246    
                         arrival time                         -26.007    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.598ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.833ns  (logic 0.226ns (27.131%)  route 0.607ns (72.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.692ns = ( 40.025 - 33.333 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 24.720 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.390ns (routing 1.843ns, distribution 1.547ns)
  Clock Net Delay (Destination): 3.024ns (routing 1.694ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474    21.141    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189    21.330 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.390    24.719    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.858 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.288    25.146    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X51Y112        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.087    25.233 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.319    25.552    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498    36.831    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170    37.001 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.024    40.025    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              1.216    41.241    
                         clock uncertainty           -0.035    41.206    
    SLICE_X51Y112        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.055    41.151    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.151    
                         arrival time                         -25.552    
  -------------------------------------------------------------------
                         slack                                 15.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.912ns
  Clock Net Delay (Source):      1.360ns (routing 0.811ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.360     3.349    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     3.502 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     3.502    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.912     3.358    
    SLICE_X58Y100        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.911ns
  Clock Net Delay (Source):      1.361ns (routing 0.811ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.361     3.350    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X58Y101        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     3.503 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     3.503    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X58Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.911     3.359    
    SLICE_X58Y101        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.479    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.387ns (routing 0.811ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.899ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.387     3.376    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y139        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.425 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.159     3.584    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X50Y140        SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.608     4.310    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y140        SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.884     3.426    
    SLICE_X50Y140        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     3.546    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.389ns (routing 0.811ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.899ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.389     3.378    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y141        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.427 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.162     3.589    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X50Y140        SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.608     4.310    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y140        SRL16E                                       r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.884     3.426    
    SLICE_X50Y140        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     3.546    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Net Delay (Source):      1.384ns (routing 0.811ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.899ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.384     3.373    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y142        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.421 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.100     3.521    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X50Y141        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.601     4.303    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y141        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.884     3.419    
    SLICE_X50Y141        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     3.474    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.384ns (routing 0.811ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.899ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.384     3.373    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.422 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/Q
                         net (fo=3, routed)           0.033     3.455    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
    SLICE_X50Y113        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     3.470 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.012     3.482    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.603     4.305    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.927     3.378    
    SLICE_X50Y113        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.434    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.065ns (41.667%)  route 0.091ns (58.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.289ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Net Delay (Source):      1.370ns (routing 0.811ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.899ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.370     3.359    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.408 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/Q
                         net (fo=33, routed)          0.075     3.483    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg_n_0_[0]
    SLICE_X55Y105        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     3.499 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.016     3.515    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.587     4.289    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -0.879     3.410    
    SLICE_X55Y105        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.466    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.103ns (69.127%)  route 0.046ns (30.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Net Delay (Source):      1.382ns (routing 0.811ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.899ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.382     3.371    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.419 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.035     3.454    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X50Y112        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.055     3.509 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.011     3.520    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[14]
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.603     4.305    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.893     3.412    
    SLICE_X50Y112        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     3.468    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Net Delay (Source):      1.371ns (routing 0.811ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.899ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.371     3.360    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.408 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/Q
                         net (fo=8, routed)           0.037     3.445    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A1
    SLICE_X52Y112        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     3.460 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.016     3.476    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X52Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.578     4.280    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.915     3.365    
    SLICE_X52Y112        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.421    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.380ns (routing 0.811ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.899ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.380     3.369    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.417 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/Q
                         net (fo=3, routed)           0.036     3.453    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/out[2]
    SLICE_X51Y112        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     3.468 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.016     3.484    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.599     4.301    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C
                         clock pessimism             -0.928     3.373    
    SLICE_X51Y112        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.429    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.587         33.333      31.746     BUFGCTRL_X0Y17  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X55Y107   tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.356         33.333      31.977     SLICE_X55Y107   tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.667      15.989     SLICE_X50Y140   tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.678         16.666      15.988     SLICE_X52Y113   tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.624ns  (logic 0.691ns (26.334%)  route 1.933ns (73.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 39.328 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.531ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.993    26.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.796    39.328    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              1.128    40.456    
                         clock uncertainty           -0.035    40.421    
    SLICE_X60Y98         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.058    40.363    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.363    
                         arrival time                         -26.551    
  -------------------------------------------------------------------
                         slack                                 13.812    

Slack (MET) :             13.819ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.620ns  (logic 0.691ns (26.374%)  route 1.929ns (73.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 39.328 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.531ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.989    26.548    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.796    39.328    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              1.128    40.456    
                         clock uncertainty           -0.035    40.421    
    SLICE_X60Y98         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.366    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         40.366    
                         arrival time                         -26.548    
  -------------------------------------------------------------------
                         slack                                 13.819    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.451ns  (logic 0.691ns (28.193%)  route 1.760ns (71.807%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 39.322 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.531ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.820    26.378    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.790    39.322    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              1.128    40.450    
                         clock uncertainty           -0.035    40.415    
    SLICE_X59Y96         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    40.360    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.360    
                         arrival time                         -26.378    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.985ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.444ns  (logic 0.691ns (28.273%)  route 1.753ns (71.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 39.317 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.785ns (routing 1.531ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.813    26.372    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.785    39.317    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              1.129    40.446    
                         clock uncertainty           -0.035    40.410    
    SLICE_X58Y98         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.054    40.356    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.356    
                         arrival time                         -26.371    
  -------------------------------------------------------------------
                         slack                                 13.985    

Slack (MET) :             13.987ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.448ns  (logic 0.691ns (28.227%)  route 1.757ns (71.773%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 39.323 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.791ns (routing 1.531ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.817    26.375    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.791    39.323    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              1.128    40.451    
                         clock uncertainty           -0.035    40.416    
    SLICE_X58Y96         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.054    40.362    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.362    
                         arrival time                         -26.375    
  -------------------------------------------------------------------
                         slack                                 13.987    

Slack (MET) :             14.056ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.371ns  (logic 0.691ns (29.144%)  route 1.680ns (70.856%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 39.316 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.531ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.740    26.299    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.784    39.316    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              1.129    40.445    
                         clock uncertainty           -0.035    40.409    
    SLICE_X58Y99         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.055    40.354    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         40.354    
                         arrival time                         -26.299    
  -------------------------------------------------------------------
                         slack                                 14.056    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.345ns  (logic 0.711ns (30.320%)  route 1.634ns (69.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 39.307 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.098    25.417    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.166    25.583 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.689    26.272    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775    39.307    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              1.129    40.436    
                         clock uncertainty           -0.035    40.400    
    SLICE_X55Y102        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.058    40.342    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.342    
                         arrival time                         -26.273    
  -------------------------------------------------------------------
                         slack                                 14.070    

Slack (MET) :             14.076ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.342ns  (logic 0.711ns (30.359%)  route 1.631ns (69.641%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 39.307 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.098    25.417    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.166    25.583 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686    26.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775    39.307    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              1.129    40.436    
                         clock uncertainty           -0.035    40.400    
    SLICE_X55Y102        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.055    40.345    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.345    
                         arrival time                         -26.270    
  -------------------------------------------------------------------
                         slack                                 14.076    

Slack (MET) :             14.110ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.326ns  (logic 0.691ns (29.708%)  route 1.635ns (70.292%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 39.325 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.531ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.695    26.253    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.793    39.325    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              1.128    40.453    
                         clock uncertainty           -0.035    40.418    
    SLICE_X59Y97         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.055    40.363    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.363    
                         arrival time                         -26.253    
  -------------------------------------------------------------------
                         slack                                 14.110    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.322ns  (logic 0.691ns (29.759%)  route 1.631ns (70.241%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 39.325 - 33.333 ) 
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    1.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.531ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235    25.319 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093    25.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146    25.559 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.691    26.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    36.441    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.532 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.793    39.325    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              1.128    40.453    
                         clock uncertainty           -0.035    40.418    
    SLICE_X59Y97         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.054    40.364    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.364    
                         arrival time                         -26.249    
  -------------------------------------------------------------------
                         slack                                 14.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.863ns
  Clock Net Delay (Source):      1.230ns (routing 0.726ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.807ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.230     2.950    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.999 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.036     3.035    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y114        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     3.073 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.011     3.084    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.422     3.818    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.863     2.955    
    SLICE_X51Y114        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     3.011    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.313ns  (logic 0.080ns (25.559%)  route 0.233ns (74.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.151    19.940    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432    20.495    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.801    19.693    
    SLICE_X52Y115        FDRE (Hold_AFF_SLICEM_C_CE)
                                                      0.000    19.693    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.693    
                         arrival time                          19.939    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.313ns  (logic 0.080ns (25.559%)  route 0.233ns (74.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.151    19.940    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432    20.495    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.801    19.693    
    SLICE_X52Y115        FDRE (Hold_BFF_SLICEM_C_CE)
                                                      0.000    19.693    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.693    
                         arrival time                          19.939    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.313ns  (logic 0.080ns (25.559%)  route 0.233ns (74.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.151    19.940    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432    20.495    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.801    19.693    
    SLICE_X52Y115        FDRE (Hold_CFF_SLICEM_C_CE)
                                                      0.000    19.693    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.693    
                         arrival time                          19.939    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.315ns  (logic 0.080ns (25.397%)  route 0.235ns (74.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.153    19.942    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432    20.495    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.801    19.693    
    SLICE_X52Y115        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.001    19.692    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.692    
                         arrival time                          19.941    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.315ns  (logic 0.080ns (25.397%)  route 0.235ns (74.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 20.494 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.801ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.153    19.942    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432    20.495    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.801    19.693    
    SLICE_X52Y115        FDRE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.001    19.692    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.692    
                         arrival time                          19.941    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.300ns  (logic 0.080ns (26.667%)  route 0.220ns (73.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 20.500 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    19.927    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.830    19.669    
    SLICE_X53Y115        FDRE (Hold_AFF_SLICEM_C_CE)
                                                      0.000    19.669    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.669    
                         arrival time                          19.927    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.300ns  (logic 0.080ns (26.667%)  route 0.220ns (73.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 20.500 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    19.927    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.830    19.669    
    SLICE_X53Y115        FDRE (Hold_BFF_SLICEM_C_CE)
                                                      0.000    19.669    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -19.669    
                         arrival time                          19.927    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.302ns  (logic 0.080ns (26.490%)  route 0.222ns (73.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.833ns = ( 20.500 - 16.667 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031    19.789 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.140    19.929    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.830    19.669    
    SLICE_X53Y115        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.001    19.668    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.668    
                         arrival time                          19.928    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.396ns  (logic 0.104ns (26.263%)  route 0.292ns (73.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 20.490 - 16.667 ) 
    Source Clock Delay      (SCD):    2.955ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.864ns
  Clock Net Delay (Source):      1.235ns (routing 0.726ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.807ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.235    19.622    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    19.671 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.093    19.764    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X52Y114        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.055    19.819 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.199    20.018    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X53Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.427    20.490    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.864    19.626    
    SLICE_X53Y114        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056    19.682    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -19.682    
                         arrival time                          20.017    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.587         33.333      31.746     BUFGCE_X0Y49   tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         33.333      32.783     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         33.333      32.783     SLICE_X52Y115  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         16.667      16.392     SLICE_X53Y113  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 0.897ns (19.777%)  route 3.640ns (80.223%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.957ns (routing 0.696ns, distribution 1.261ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD9                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.862    reset_IBUF_inst/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.911 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.562     3.473    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     3.564 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.973     4.537    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.957     4.308    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.477ns  (logic 0.856ns (24.609%)  route 2.621ns (75.391%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.008ns (routing 0.696ns, distribution 1.312ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.807     0.807 r  uart_rtl_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.912    uart_rtl_0_rxd_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.961 r  uart_rtl_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.516     3.477    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X53Y121        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.008     4.359    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y121        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.422ns (30.549%)  route 0.959ns (69.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.309ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.407     0.407 r  uart_rtl_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.432    uart_rtl_0_rxd_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.447 r  uart_rtl_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.934     1.381    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X53Y121        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.992     2.141    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y121        FDRE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.405ns (22.683%)  route 1.381ns (77.317%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.945ns (routing 0.309ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD9                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AD9                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.358     0.358 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.383    reset_IBUF_inst/OUT
    AD9                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.398 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.963     1.361    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.393 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.393     1.786    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.945     2.094    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 0.138ns (3.189%)  route 4.189ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          4.189     8.907    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y170        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y170        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 0.138ns (3.189%)  route 4.189ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          4.189     8.907    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y170        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y170        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 0.138ns (3.189%)  route 4.189ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          4.189     8.907    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y170        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y170        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 0.138ns (3.384%)  route 3.940ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.940     8.658    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y164        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y164        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 0.138ns (3.384%)  route 3.940ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.940     8.658    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y164        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y164        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 0.138ns (3.384%)  route 3.940ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.696ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.940     8.658    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y164        FDCE                                         f  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.989     4.340    tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y164        FDCE                                         r  tb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.914ns  (logic 0.138ns (3.526%)  route 3.776ns (96.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.696ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.776     8.494    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y162        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.970     4.321    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y162        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.914ns  (logic 0.138ns (3.526%)  route 3.776ns (96.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.696ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.776     8.494    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y162        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.970     4.321    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y162        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.914ns  (logic 0.138ns (3.526%)  route 3.776ns (96.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.696ns, distribution 1.274ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.776     8.494    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y162        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.970     4.321    tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y162        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 0.138ns (3.689%)  route 3.603ns (96.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.333ns (routing 0.756ns, distribution 1.577ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.696ns, distribution 1.273ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.333     4.580    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     4.718 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          3.603     8.321    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y161        FDCE                                         f  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.969     4.320    tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y161        FDCE                                         r  tb_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.309ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X71Y170        FDCE                                         f  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.010     2.159    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X71Y170        FDCE                                         r  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.309ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X71Y170        FDCE                                         f  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.010     2.159    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X71Y170        FDCE                                         r  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.309ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X71Y170        FDCE                                         f  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.010     2.159    tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X71Y170        FDCE                                         r  tb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y171        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X70Y171        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y171        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X70Y171        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.263     2.422    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X70Y171        FDCE                                         f  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X70Y171        FDCE                                         r  tb_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.048ns (10.596%)  route 0.405ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.405     2.564    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X72Y163        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X72Y163        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.048ns (10.596%)  route 0.405ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.405     2.564    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X72Y163        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X72Y163        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.048ns (10.596%)  route 0.405ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.863     2.111    tb_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y171        FDRE                                         r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.159 r  tb_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=72, routed)          0.405     2.564    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X72Y163        FDCE                                         f  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.016     2.165    tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X72Y163        FDCE                                         r  tb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 tb_i/rst_clk_wiz_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.113ns (21.815%)  route 0.405ns (78.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.815ns (routing 0.278ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.815     2.063    tb_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X54Y145        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.112 r  tb_i/rst_clk_wiz_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.272     2.384    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X52Y120        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.064     2.448 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.133     2.581    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.402ns  (logic 1.642ns (48.266%)  route 1.760ns (51.734%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    8.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.365ns (routing 1.843ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.696ns, distribution 1.291ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.365     8.028    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.694 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.555     9.249    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     9.687 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     9.794    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     9.923 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.502    10.425    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X59Y98         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    10.663 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.561    11.224    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X64Y96         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.171    11.395 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.035    11.430    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.987     4.338    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.638ns (48.219%)  route 1.759ns (51.781%))
  Logic Levels:           4  (CARRY8=2 LUT6=2)
  Clock Path Skew:        -3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    8.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.365ns (routing 1.843ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.696ns, distribution 1.291ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.365     8.028    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.694 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.555     9.249    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     9.687 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     9.794    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     9.923 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.502    10.425    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X59Y98         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.238    10.663 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.557    11.220    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X64Y96         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.167    11.387 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.038    11.425    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.987     4.338    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 1.379ns (57.626%)  route 1.014ns (42.374%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    8.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.365ns (routing 1.843ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.696ns, distribution 1.272ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.365     8.028    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.694 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.555     9.249    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     9.687 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     9.794    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     9.923 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.317    10.240    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X59Y102        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    10.386 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_pc_brk_i_1/O
                         net (fo=1, routed)           0.035    10.421    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_3
    SLICE_X59Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.968     4.319    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 1.233ns (63.134%)  route 0.720ns (36.866%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    8.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.365ns (routing 1.843ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.696ns, distribution 1.266ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.365     8.028    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y100        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.694 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.555     9.249    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     9.687 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     9.794    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     9.923 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.058     9.981    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_1
    SLICE_X59Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.962     4.313    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.609ns (33.026%)  route 1.235ns (66.974%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    8.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.382ns (routing 1.843ns, distribution 1.539ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.696ns, distribution 1.300ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.382     8.045    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     8.183 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.441     8.624    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X60Y94         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     8.770 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.745     9.515    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/in[0]
    SLICE_X64Y92         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.244     9.759 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native_i_1__63/O
                         net (fo=1, routed)           0.000     9.759    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/I089_out
    SLICE_X64Y92         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.081     9.840 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.049     9.889    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_22
    SLICE_X64Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.996     4.347    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X64Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.392ns (22.464%)  route 1.353ns (77.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.379ns (routing 1.843ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.696ns, distribution 1.270ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.379     8.042    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.181 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.649     8.830    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X60Y96         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.253     9.083 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.704     9.787    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[25]
    SLICE_X61Y93         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.966     4.317    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X61Y93         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][8]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.715ns  (logic 0.707ns (41.224%)  route 1.008ns (58.776%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    8.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.344ns (routing 1.843ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.696ns, distribution 1.290ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.344     8.007    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.146 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           0.267     8.413    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X61Y97         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.247     8.660 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.692     9.352    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[5]
    SLICE_X63Y93         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.239     9.591 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__102/O
                         net (fo=1, routed)           0.000     9.591    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/I119_out
    SLICE_X63Y93         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082     9.673 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.049     9.722    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/of_instr_ii_5
    SLICE_X63Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.986     4.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Clk
    SLICE_X63Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[38].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.675ns  (logic 0.640ns (38.209%)  route 1.035ns (61.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns
    Source Clock Delay      (SCD):    8.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.379ns (routing 1.843ns, distribution 1.536ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.696ns, distribution 1.273ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.379     8.042    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     8.181 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.649     8.830    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X60Y96         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.253     9.083 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.337     9.420    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[24]
    SLICE_X60Y93         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.166     9.586 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__131/O
                         net (fo=1, routed)           0.000     9.586    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/I1139_out
    SLICE_X60Y93         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.082     9.668 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.049     9.717    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X60Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.969     4.320    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X60Y93         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.653ns  (logic 0.709ns (42.892%)  route 0.944ns (57.108%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -3.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    8.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.362ns (routing 1.843ns, distribution 1.519ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.696ns, distribution 1.292ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.362     8.025    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     8.163 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.249     8.412    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X60Y98         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.245     8.657 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.645     9.302    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/in[0]
    SLICE_X62Y94         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.244     9.546 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native_i_1__79/O
                         net (fo=1, routed)           0.000     9.546    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/I025_out
    SLICE_X62Y94         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.082     9.628 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.050     9.678    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X62Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.988     4.339    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Clk
    SLICE_X62Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[37].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.646ns  (logic 1.124ns (68.287%)  route 0.522ns (31.713%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    8.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.366ns (routing 1.843ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.696ns, distribution 1.271ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.366     8.029    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.666     8.695 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.408     9.103    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.458     9.561 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=3, routed)           0.114     9.675    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_0
    SLICE_X59Y103        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.967     4.318    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y103        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.360ns (routing 0.811ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.309ns, distribution 0.623ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.360     3.349    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     3.397 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.135     3.532    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X58Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.932     2.081    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X58Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.363ns (routing 0.811ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.309ns, distribution 0.619ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.363     3.352    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.401 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.135     3.536    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X55Y101        FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.928     2.077    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X55Y101        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.048ns (17.204%)  route 0.231ns (82.796%))
  Logic Levels:           0  
  Clock Path Skew:        -1.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.367ns (routing 0.811ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.309ns, distribution 0.644ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.367     3.356    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y104        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.404 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.231     3.635    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.953     2.102    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.094ns (30.719%)  route 0.212ns (69.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.342ns (routing 0.811ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.342     3.331    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     3.379 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.071     3.450    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X61Y92         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     3.496 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.141     3.637    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[3]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][17]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.093ns (25.203%)  route 0.276ns (74.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.342ns (routing 0.811ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.342     3.331    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.379 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.138     3.517    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X61Y92         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     3.562 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.138     3.700    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][18]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.147ns (38.786%)  route 0.232ns (61.214%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.342ns (routing 0.811ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.309ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.342     3.331    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     3.379 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.071     3.450    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X61Y92         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     3.496 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.148     3.644    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/in[0]
    SLICE_X63Y91         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     3.674 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native_i_1__59/O
                         net (fo=1, routed)           0.000     3.674    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/I0105_out
    SLICE_X63Y91         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.023     3.697 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013     3.710    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_instr_ii_26
    SLICE_X63Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.972     2.121    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X63Y91         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.093ns (24.093%)  route 0.293ns (75.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.353ns (routing 0.811ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.353     3.342    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.390 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.136     3.526    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X61Y97         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     3.571 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.157     3.728    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.094ns (24.165%)  route 0.295ns (75.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.351ns (routing 0.811ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.351     3.340    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.389 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.109     3.498    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X60Y96         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     3.543 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.186     3.729    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.094ns (24.737%)  route 0.286ns (75.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.360ns (routing 0.811ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.360     3.349    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y94         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.398 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.110     3.508    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X60Y94         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.045     3.553 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.176     3.729    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[21]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/CLK

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.093ns (22.906%)  route 0.313ns (77.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.342ns (routing 0.811ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.309ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.342     3.331    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y92         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     3.379 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.163     3.542    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X60Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.045     3.587 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.150     3.737    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.971     2.120    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X62Y92         SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.383ns (24.951%)  route 1.152ns (75.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    7.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.115ns (routing 1.661ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.696ns, distribution 1.261ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.115     7.238    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     7.377 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.179     7.556    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.244     7.800 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.973     8.773    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.957     4.308    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.904ns  (logic 0.930ns (32.025%)  route 1.974ns (67.975%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.696ns, distribution 1.291ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     7.413 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.455     7.868    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3_0
    SLICE_X63Y95         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146     8.014 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5/O
                         net (fo=1, routed)           0.137     8.151    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.240 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3/O
                         net (fo=1, routed)           0.241     8.481    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X63Y95         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.218     8.699 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=2, routed)           0.545     9.244    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X59Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.167     9.411 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.561     9.972    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X64Y96         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.171    10.143 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.035    10.178    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.987     4.338    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.899ns  (logic 0.926ns (31.942%)  route 1.973ns (68.058%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.987ns (routing 0.696ns, distribution 1.291ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     7.413 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.455     7.868    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3_0
    SLICE_X63Y95         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146     8.014 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5/O
                         net (fo=1, routed)           0.137     8.151    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.240 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3/O
                         net (fo=1, routed)           0.241     8.481    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X63Y95         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.218     8.699 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=2, routed)           0.545     9.244    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X59Y98         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.167     9.411 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_2/O
                         net (fo=2, routed)           0.557     9.968    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i024_out
    SLICE_X64Y96         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.167    10.135 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.038    10.173    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.987     4.338    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X64Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.592ns (29.163%)  route 1.438ns (70.838%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.696ns, distribution 1.255ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     7.413 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.455     7.868    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3_0
    SLICE_X63Y95         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146     8.014 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5/O
                         net (fo=1, routed)           0.137     8.151    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.240 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_3/O
                         net (fo=1, routed)           0.241     8.481    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X63Y95         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.218     8.699 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=2, routed)           0.605     9.304    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X58Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.951     4.302    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.852ns  (logic 0.888ns (47.948%)  route 0.964ns (52.052%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.696ns, distribution 1.272ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.414 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.505     7.919    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.392 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.499    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.628 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.317     8.945    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X59Y102        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     9.091 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_pc_brk_i_1/O
                         net (fo=1, routed)           0.035     9.126    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_3
    SLICE_X59Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.968     4.319    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_pc_brk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.412ns  (logic 0.742ns (52.550%)  route 0.670ns (47.450%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.696ns, distribution 1.266ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.414 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.505     7.919    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X59Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.473     8.392 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.107     8.499    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X59Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.129     8.628 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=3, routed)           0.058     8.686    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_1
    SLICE_X59Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.962     4.313    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.633ns (53.918%)  route 0.541ns (46.082%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.696ns, distribution 1.271ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.414 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.427     7.841    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Armed
    SLICE_X59Y103        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.493     8.334 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=3, routed)           0.114     8.448    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_i_0
    SLICE_X59Y103        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.967     4.318    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y103        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.998ns  (logic 0.376ns (37.675%)  route 0.622ns (62.325%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.696ns, distribution 1.269ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.414 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.192     7.606    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Armed
    SLICE_X59Y99         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     7.752 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.395     8.147    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_1
    SLICE_X59Y99         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.090     8.237 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.035     8.272    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.965     4.316    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.997ns  (logic 0.374ns (37.513%)  route 0.623ns (62.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.151ns (routing 1.661ns, distribution 1.490ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.696ns, distribution 1.269ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.151     7.274    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     7.414 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.192     7.606    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Armed
    SLICE_X59Y99         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.146     7.752 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.394     8.146    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core_n_163
    SLICE_X59Y99         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.234 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.037     8.271    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg_1
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.965     4.316    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.844ns  (logic 0.193ns (22.867%)  route 0.651ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    7.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.136ns (routing 1.661ns, distribution 1.475ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.696ns, distribution 1.288ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022     4.022    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     4.123 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.136     7.259    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     7.397 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.295     7.692    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X52Y120        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.055     7.747 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.356     8.103    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.984     4.335    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.120ns (20.374%)  route 0.469ns (79.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.228ns (routing 0.726ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.309ns, distribution 0.636ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.228     2.948    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.997 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.076     3.073    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X50Y115        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.071     3.144 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.393     3.537    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.945     2.094    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X50Y140        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.309ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240     2.960    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.009 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.124     3.133    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.941     2.090    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.233ns (routing 0.726ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.309ns, distribution 0.622ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.233     2.953    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.001 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.164     3.165    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Q[0]
    SLICE_X55Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.931     2.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X55Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.113ns (53.810%)  route 0.097ns (46.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.242ns (routing 0.726ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.309ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.242     2.962    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.011 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=5, routed)           0.082     3.093    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core_n_148
    SLICE_X59Y99         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.157 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.015     3.172    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg_2
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.956     2.105    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.233ns (routing 0.726ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.309ns, distribution 0.622ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.233     2.953    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.002 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.183     3.185    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X55Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.931     2.080    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X55Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.309ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240     2.960    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.009 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.183     3.192    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X58Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.955     2.104    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X58Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.242ns (routing 0.726ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.309ns, distribution 0.653ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.242     2.962    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y97         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.011 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.181     3.192    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X61Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.962     2.111    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X61Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.112ns (49.339%)  route 0.115ns (50.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.246ns (routing 0.726ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.309ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.246     2.966    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.014 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.099     3.113    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X60Y98         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.064     3.177 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.016     3.193    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.956     2.105    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.102ns (44.541%)  route 0.127ns (55.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.246ns (routing 0.726ns, distribution 0.520ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.309ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.246     2.966    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.015 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.111     3.126    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X60Y98         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     3.179 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.016     3.195    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.956     2.105    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.049ns (20.000%)  route 0.196ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.242ns (routing 0.726ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.309ns, distribution 0.634ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.242     2.962    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.011 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.196     3.207    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.943     2.092    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 0.488ns (14.451%)  route 2.889ns (85.549%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.022ns (routing 1.694ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.502     2.502    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y112        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.270     2.772 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.353     3.125    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X51Y112        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218     3.343 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.034     3.377    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.022     6.690    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.505ns (15.336%)  route 2.788ns (84.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.022ns (routing 1.694ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.502     2.502    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y112        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.270     2.772 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.256     3.028    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X51Y112        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     3.263 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.030     3.293    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.022     6.690    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 0.113ns (3.436%)  route 3.176ns (96.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.023ns (routing 1.694ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.113     2.773 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.516     3.289    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.023     6.691    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 0.113ns (3.436%)  route 3.176ns (96.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.023ns (routing 1.694ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.113     2.773 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.516     3.289    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.023     6.691    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 0.113ns (3.436%)  route 3.176ns (96.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.023ns (routing 1.694ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.113     2.773 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.516     3.289    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.023     6.691    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.287ns  (logic 0.089ns (2.708%)  route 3.198ns (97.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.024ns (routing 1.694ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.089     2.749 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.538     3.287    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.024     6.692    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.287ns  (logic 0.089ns (2.708%)  route 3.198ns (97.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.024ns (routing 1.694ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.089     2.749 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.538     3.287    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.024     6.692    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 0.113ns (3.439%)  route 3.173ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.023ns (routing 1.694ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.113     2.773 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.513     3.286    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.023     6.691    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 0.113ns (3.439%)  route 3.173ns (96.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.023ns (routing 1.694ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.113     2.773 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.513     3.286    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.023     6.691    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.272ns  (logic 0.089ns (2.720%)  route 3.183ns (97.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.021ns (routing 1.694ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          2.660     2.660    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y113        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.089     2.749 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.523     3.272    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.021     6.689    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.000ns (0.000%)  route 0.470ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.548ns (routing 0.899ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.470     0.470    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X63Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.548     4.250    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.899ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.651     0.651    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.565     4.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.899ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.651     0.651    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.565     4.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.899ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.651     0.651    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.565     4.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.000ns (0.000%)  route 0.651ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.899ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.651     0.651    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.565     4.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.074ns (10.423%)  route 0.636ns (89.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.585ns (routing 0.899ns, distribution 0.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.625     0.625    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.074     0.699 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.011     0.710    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.585     4.287    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.000ns (0.000%)  route 0.717ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.717     0.717    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.000ns (0.000%)  route 0.724ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.724     0.724    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.000ns (0.000%)  route 0.728ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.576ns (routing 0.899ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.728     0.728    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y104        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.576     4.278    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y104        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.000ns (0.000%)  route 0.728ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.576ns (routing 0.899ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=73, routed)          0.728     0.728    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X57Y104        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.576     4.278    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y104        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.977ns  (logic 0.414ns (13.907%)  route 2.563ns (86.093%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.638ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.273ns (routing 0.756ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.970ns (routing 1.694ns, distribution 1.276ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.273     4.520    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     4.659 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=963, routed)         2.163     6.822    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X62Y98         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.146     6.968 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.335     7.303    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/in0
    SLICE_X63Y101        LUT5 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.129     7.432 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.065     7.497    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X63Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.970     6.638    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.463ns  (logic 0.139ns (5.644%)  route 2.324ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.273ns (routing 0.756ns, distribution 1.517ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.694ns, distribution 1.305ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.273     4.520    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X52Y120        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.139     4.659 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=963, routed)         2.324     6.983    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.999     6.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.139ns (9.211%)  route 1.370ns (90.789%))
  Logic Levels:           0  
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.267ns (routing 0.756ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.694ns, distribution 1.305ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.267     4.514    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y99         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     4.653 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=42, routed)          1.370     6.023    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.999     6.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X55Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.139ns (11.760%)  route 1.043ns (88.240%))
  Logic Levels:           0  
  Clock Path Skew:        2.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.654ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.316ns (routing 0.756ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.986ns (routing 1.694ns, distribution 1.292ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.316     4.563    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X64Y100        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     4.702 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           1.043     5.745    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.986     6.654    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.138ns (13.168%)  route 0.910ns (86.832%))
  Logic Levels:           0  
  Clock Path Skew:        2.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.657ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.305ns (routing 0.756ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.989ns (routing 1.694ns, distribution 1.295ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.305     4.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X62Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.138     4.690 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/Q
                         net (fo=2, routed)           0.910     5.600    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.989     6.657    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X55Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.139ns (14.140%)  route 0.844ns (85.860%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.287ns (routing 0.756ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.988ns (routing 1.694ns, distribution 1.294ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.287     4.534    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     4.673 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.844     5.517    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[22]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.988     6.656    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.138ns (14.511%)  route 0.813ns (85.489%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.270ns (routing 0.756ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.996ns (routing 1.694ns, distribution 1.302ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.270     4.517    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.655 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.813     5.468    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[25]
    SLICE_X58Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.996     6.664    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.138ns (16.829%)  route 0.682ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.656ns
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.287ns (routing 0.756ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.988ns (routing 1.694ns, distribution 1.294ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.287     4.534    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y107        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     4.672 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.682     5.354    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[24]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.988     6.656    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.140ns (18.349%)  route 0.623ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        2.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns
    Source Clock Delay      (SCD):    4.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.287ns (routing 0.756ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.694ns, distribution 1.305ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.287     4.534    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y106        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     4.674 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.623     5.297    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[31]
    SLICE_X57Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.999     6.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.139ns (17.798%)  route 0.642ns (82.202%))
  Logic Levels:           0  
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.674ns
    Source Clock Delay      (SCD):    4.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.257ns (routing 0.756ns, distribution 1.501ns)
  Clock Net Delay (Destination): 3.006ns (routing 1.694ns, distribution 1.312ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.257     4.504    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X60Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.139     4.643 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.642     5.285    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[0]
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.006     6.674    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y105        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.801ns (routing 0.278ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.801     2.049    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.098 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.114     2.212    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[3]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.803ns (routing 0.278ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.803     2.051    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.099 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.113     2.212    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[13]
    SLICE_X58Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.808ns (routing 0.278ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.899ns, distribution 0.674ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.808     2.056    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.105 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.108     2.213    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[9]
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.573     4.275    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.808ns (routing 0.278ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.899ns, distribution 0.674ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.808     2.056    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.105 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.120     2.225    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[2]
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.573     4.275    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.801ns (routing 0.278ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.801     2.049    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.097 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.136     2.233    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[21]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.794ns (routing 0.278ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.899ns, distribution 0.666ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.794     2.042    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.091 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.142     2.233    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.565     4.267    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X57Y101        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.808ns (routing 0.278ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.899ns, distribution 0.674ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.808     2.056    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.104 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.132     2.236    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[17]
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.573     4.275    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.801ns (routing 0.278ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.801     2.049    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.098 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.139     2.237    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[10]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.808ns (routing 0.278ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.808     2.056    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y108        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.105 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.132     2.237    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[11]
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y109        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.805ns (routing 0.278ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.899ns, distribution 0.669ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.805     2.053    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.101 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.136     2.237    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg_n_0_[5]
    SLICE_X58Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.568     4.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y110        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.487ns (34.397%)  route 2.836ns (65.603%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.690ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 3.022ns (routing 1.694ns, distribution 1.328ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.353    25.695    tb_i/microblaze_0/U0/MicroBlaze_Core_I_n_67
    SLICE_X54Y113        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.244    25.939 r  tb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.418    26.357    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X55Y108        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.090    26.447 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.169    26.616    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X55Y109        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.173    26.789 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.662    27.451    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X50Y112        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.194    27.646 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.353    27.999    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X51Y112        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218    28.217 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.034    28.251    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.022     6.690    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.239ns  (logic 1.504ns (35.480%)  route 2.735ns (64.520%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.690ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 3.022ns (routing 1.694ns, distribution 1.328ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.353    25.695    tb_i/microblaze_0/U0/MicroBlaze_Core_I_n_67
    SLICE_X54Y113        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.244    25.939 r  tb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.418    26.357    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X55Y108        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.090    26.447 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.169    26.616    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X55Y109        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.173    26.789 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.662    27.451    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X50Y112        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.194    27.646 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.256    27.902    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X51Y112        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235    28.137 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.030    28.167    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.022     6.690    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 1.241ns (34.820%)  route 2.323ns (65.180%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.692ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 3.024ns (routing 1.694ns, distribution 1.330ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.353    25.695    tb_i/microblaze_0/U0/MicroBlaze_Core_I_n_67
    SLICE_X54Y113        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.244    25.939 r  tb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=1, routed)           0.418    26.357    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Config_Reg_En
    SLICE_X55Y108        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.090    26.447 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.169    26.616    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0_i_1_n_0
    SLICE_X55Y109        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.173    26.789 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.501    27.290    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X51Y113        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.166    27.456 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.035    27.491    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X51Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.024     6.692    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.947ns  (logic 0.714ns (24.228%)  route 2.233ns (75.772%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.694ns, distribution 1.305ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En_2_sn_1
    SLICE_X54Y113        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.146    25.624 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1__0/O
                         net (fo=8, routed)           1.250    26.874    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc[0]
    SLICE_X57Y105        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.999     6.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X57Y105        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 0.741ns (26.277%)  route 2.079ns (73.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.985ns (routing 1.694ns, distribution 1.291ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X54Y113        LUT5 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.173    25.651 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.096    26.747    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]
    SLICE_X58Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.985     6.653    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X58Y101        SRL16E                                       r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.820ns  (logic 0.741ns (26.277%)  route 2.079ns (73.723%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.653ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.985ns (routing 1.694ns, distribution 1.291ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X54Y113        LUT5 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.173    25.651 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.096    26.747    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc[0]
    SLICE_X58Y101        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.985     6.653    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X58Y101        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 0.714ns (25.683%)  route 2.066ns (74.317%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.665ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.997ns (routing 1.694ns, distribution 1.303ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En_2_sn_1
    SLICE_X54Y113        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.146    25.624 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1__0/O
                         net (fo=8, routed)           1.083    26.707    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc[0]
    SLICE_X58Y107        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.997     6.665    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X58Y107        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 0.741ns (27.103%)  route 1.993ns (72.897%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.655ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.987ns (routing 1.694ns, distribution 1.293ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X54Y113        LUT5 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.173    25.651 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.010    26.661    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc[0]
    SLICE_X58Y103        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.987     6.655    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X58Y103        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 0.741ns (27.143%)  route 1.989ns (72.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.666ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.998ns (routing 1.694ns, distribution 1.304ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_0
    SLICE_X54Y113        LUT5 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.173    25.651 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.006    26.657    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc[0]
    SLICE_X58Y108        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.998     6.666    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X58Y108        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.707ns  (logic 0.714ns (26.376%)  route 1.993ns (73.624%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns
    Source Clock Delay      (SCD):    7.261ns = ( 23.928 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.138ns (routing 1.661ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.694ns, distribution 1.305ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           4.022    20.689    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101    20.790 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          3.138    23.928    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.139    24.067 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.505    24.572    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.171    24.743 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342    25.084    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.258    25.342 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_TDO_INST_0_i_13/O
                         net (fo=4, routed)           0.136    25.478    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En_2_sn_1
    SLICE_X54Y113        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.146    25.624 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1__0/O
                         net (fo=8, routed)           1.010    26.634    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc[0]
    SLICE_X57Y104        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.498     3.498    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.170     3.668 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         2.999     6.667    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X57Y104        SRLC16E                                      r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.112ns (54.369%)  route 0.094ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.230ns (routing 0.726ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.899ns, distribution 0.676ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693     1.693    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.720 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.230     2.950    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.999 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.078     3.077    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y114        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.063     3.140 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.016     3.156    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.575     4.277    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.087ns (48.333%)  route 0.093ns (51.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.899ns, distribution 0.686ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.082    19.758    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.038    19.796 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.011    19.807    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.585     4.287    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 20.955 - 16.667 ) 
    Source Clock Delay      (SCD):    2.955ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.726ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.899ns, distribution 0.687ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.235    19.622    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    19.671 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.213    19.884    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633    19.299    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069    19.368 f  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.586    20.955    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.090ns (2.781%)  route 3.146ns (97.219%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        4.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.287ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.585ns (routing 0.899ns, distribution 0.686ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.205    19.592    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y114        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.063    19.655 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.248    19.903    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X53Y114        FDPE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.585     4.287    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.064ns (22.300%)  route 0.223ns (77.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    2.956ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.726ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.899ns, distribution 0.704ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.236    19.623    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    19.672 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.084    19.756    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X51Y114        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.771 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.139    19.910    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.603     4.305    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.064ns (22.300%)  route 0.223ns (77.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    2.956ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.726ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.899ns, distribution 0.704ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.236    19.623    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    19.672 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.084    19.756    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X51Y114        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.771 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.139    19.910    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.603     4.305    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y113        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[14]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.095ns (31.667%)  route 0.205ns (68.333%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    2.956ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.726ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.899ns, distribution 0.700ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.236    19.623    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    19.672 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.084    19.756    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X51Y114        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015    19.771 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.105    19.875    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X51Y112        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031    19.906 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.016    19.923    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.599     4.301    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.095ns (31.250%)  route 0.209ns (68.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.899ns, distribution 0.676ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.084    19.760    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.046    19.806 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.125    19.931    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.575     4.277    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.108ns (34.727%)  route 0.203ns (65.273%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    2.956ns = ( 19.622 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.726ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.899ns, distribution 0.700ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.236    19.623    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    19.671 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.118    19.789    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X51Y113        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    19.834 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_3/O
                         net (fo=3, routed)           0.073    19.907    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X51Y112        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015    19.922 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.012    19.934    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.599     4.301    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y112        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.095ns (30.944%)  route 0.212ns (69.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    2.960ns = ( 19.627 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.726ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.899ns, distribution 0.682ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.693    18.360    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    18.387 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.240    19.627    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    19.676 f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.084    19.760    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X53Y114        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.046    19.806 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.128    19.934    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.633     2.633    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.069     2.702 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.581     4.283    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 0.207ns (8.297%)  route 2.288ns (91.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.782ns (routing 1.531ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X53Y114        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.207     1.949 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.546     2.495    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.782     5.981    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 0.207ns (8.297%)  route 2.288ns (91.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.782ns (routing 1.531ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X53Y114        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.207     1.949 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.546     2.495    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.782     5.981    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.207ns (8.307%)  route 2.285ns (91.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.782ns (routing 1.531ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X53Y114        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.207     1.949 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.543     2.492    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.782     5.981    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.207ns (8.307%)  route 2.285ns (91.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.782ns (routing 1.531ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X53Y114        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.207     1.949 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.543     2.492    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.782     5.981    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 0.172ns (7.495%)  route 2.123ns (92.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.777ns (routing 1.531ns, distribution 1.246ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.381     2.295    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.777    22.642    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 0.172ns (7.495%)  route 2.123ns (92.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.777ns (routing 1.531ns, distribution 1.246ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.381     2.295    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.777    22.642    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.172ns (7.504%)  route 2.120ns (92.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.777ns (routing 1.531ns, distribution 1.246ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.378     2.292    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.777    22.642    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.172ns (7.504%)  route 2.120ns (92.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.777ns (routing 1.531ns, distribution 1.246ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.378     2.292    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.777    22.642    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.172ns (7.504%)  route 2.120ns (92.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.777ns (routing 1.531ns, distribution 1.246ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.378     2.292    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.777    22.642    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.266ns  (logic 0.172ns (7.590%)  route 2.094ns (92.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.784ns (routing 1.531ns, distribution 1.253ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.742     1.742    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X53Y114        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.172     1.914 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.352     2.266    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108    19.774    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    19.865 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.784    22.649    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.000ns (0.000%)  route 0.778ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.778     0.778    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.000ns (0.000%)  route 0.778ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.778     0.778    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.000ns (0.000%)  route 0.778ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.778     0.778    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.000ns (0.000%)  route 0.778ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.778     0.778    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.781     0.781    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.781     0.781    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.781     0.781    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.807ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.781     0.781    tb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X53Y113        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.437    20.500    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.047ns (5.446%)  route 0.816ns (94.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.422ns (routing 0.807ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.671     0.671    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X53Y114        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.047     0.718 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.145     0.863    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X52Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.422     3.818    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.047ns (5.299%)  route 0.840ns (94.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.671     0.671    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X53Y114        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.047     0.718 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.169     0.887    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y115        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.139ns (18.835%)  route 0.599ns (81.165%))
  Logic Levels:           0  
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.271ns (routing 0.756ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.531ns, distribution 1.259ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.271     4.518    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     4.657 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.599     5.256    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X58Y97         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.790     5.989    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y97         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.139ns (19.886%)  route 0.560ns (80.114%))
  Logic Levels:           0  
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.250ns (routing 0.756ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.250     4.497    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     4.636 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.560     5.196    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y102        FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775     5.974    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.139ns (19.886%)  route 0.560ns (80.114%))
  Logic Levels:           0  
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.250ns (routing 0.756ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.250     4.497    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     4.636 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.560     5.196    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y102        FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775     5.974    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.139ns (20.685%)  route 0.533ns (79.316%))
  Logic Levels:           0  
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.246ns (routing 0.756ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.791ns (routing 1.531ns, distribution 1.260ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.246     4.493    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.139     4.632 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.533     5.165    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X58Y96         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.791     5.990    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.138ns (23.469%)  route 0.450ns (76.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.244ns (routing 0.756ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.785ns (routing 1.531ns, distribution 1.254ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.244     4.491    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.629 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.450     5.079    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X58Y98         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.785     5.984    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.138ns (23.917%)  route 0.439ns (76.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.230ns (routing 0.756ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.531ns, distribution 1.253ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.230     4.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y100        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     4.615 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.439     5.054    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y99         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.784     5.983    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.795ns (routing 0.278ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.807ns, distribution 0.625ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.795     2.043    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y100        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.091 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.174     2.265    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X58Y99         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.432     3.828    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.048ns (21.053%)  route 0.180ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.794ns (routing 0.278ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.807ns, distribution 0.626ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.794     2.042    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.090 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.180     2.270    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X58Y98         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.433     3.829    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.795ns (routing 0.278ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.807ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.795     2.043    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.092 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=8, routed)           0.216     2.308    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X58Y96         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.439     3.835    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.049ns (17.500%)  route 0.231ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.799ns (routing 0.278ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.807ns, distribution 0.618ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.799     2.047    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.096 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.231     2.327    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y102        FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.425     3.821    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.049ns (17.500%)  route 0.231ns (82.500%))
  Logic Levels:           0  
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.799ns (routing 0.278ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.807ns, distribution 0.618ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.799     2.047    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y102        FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.096 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.231     2.327    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X55Y102        FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.425     3.821    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.049ns (16.554%)  route 0.247ns (83.446%))
  Logic Levels:           0  
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.813ns (routing 0.278ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.807ns, distribution 0.631ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.813     2.061    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.110 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=7, routed)           0.247     2.357    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X58Y97         FDCE                                         f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.438     3.834    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y97         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.583ns  (logic 0.744ns (28.804%)  route 1.839ns (71.196%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.531ns, distribution 1.265ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.993    10.616    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.796     5.995    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 0.744ns (28.848%)  route 1.835ns (71.152%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.531ns, distribution 1.265ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.989    10.612    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.796     5.995    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.410ns  (logic 0.744ns (30.871%)  route 1.666ns (69.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.790ns (routing 1.531ns, distribution 1.259ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.820    10.443    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.790     5.989    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.744ns (30.910%)  route 1.663ns (69.090%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.791ns (routing 1.531ns, distribution 1.260ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.817    10.440    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.791     5.990    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y96         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.403ns  (logic 0.744ns (30.961%)  route 1.659ns (69.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.785ns (routing 1.531ns, distribution 1.254ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.813    10.436    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.785     5.984    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.330ns  (logic 0.744ns (31.931%)  route 1.586ns (68.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.531ns, distribution 1.253ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.740    10.363    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.784     5.983    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y99         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.304ns  (logic 0.764ns (33.160%)  route 1.540ns (66.840%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.098     9.482    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.166     9.648 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.689    10.337    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775     5.974    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.301ns  (logic 0.764ns (33.203%)  route 1.537ns (66.797%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.531ns, distribution 1.244ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.098     9.482    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.166     9.648 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.686    10.334    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.775     5.974    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y102        FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.744ns (32.560%)  route 1.541ns (67.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.531ns, distribution 1.262ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.695    10.318    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.793     5.992    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.281ns  (logic 0.744ns (32.617%)  route 1.537ns (67.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    8.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.370ns (routing 1.843ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.793ns (routing 1.531ns, distribution 1.262ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           4.474     4.474    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.189     4.663 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         3.370     8.033    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     8.171 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.411     8.582    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.225     8.807 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.342     9.149    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X54Y113        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.235     9.384 f  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.093     9.477    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X54Y113        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.146     9.623 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.691    10.314    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           3.108     3.108    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     3.199 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          2.793     5.992    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.811ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.807ns, distribution 0.633ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.353     3.342    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.390 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.101     3.491    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.440     3.836    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.354ns (routing 0.811ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.354     3.343    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.391 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.108     3.499    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.049ns (32.667%)  route 0.101ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.811ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.374     3.363    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.412 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.101     3.513    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.356ns (routing 0.811ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.807ns, distribution 0.632ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.356     3.345    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.393 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.132     3.525    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.439     3.835    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.372ns (routing 0.811ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.807ns, distribution 0.615ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.372     3.361    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X52Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     3.409 r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.119     3.528    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X52Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.422     3.818    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y114        FDRE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.356ns (routing 0.811ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.807ns, distribution 0.626ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.356     3.345    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y98         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.393 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.142     3.535    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.433     3.829    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y98         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 20.490 - 16.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.811ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.807ns, distribution 0.620ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.375     3.364    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y114        FDPE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     3.412 f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.130     3.542    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X53Y114        FDCE                                         f  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365    19.032    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    19.063 f  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.427    20.490    tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y114        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.811ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.807ns, distribution 0.628ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.374     3.363    tb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.411 r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.137     3.548    tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.435     3.831    tb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X53Y113        FDCE                                         r  tb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.811ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.807ns, distribution 0.632ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.353     3.342    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.390 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.162     3.552    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.439     3.835    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y97         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.354ns (routing 0.811ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.807ns, distribution 0.631ns)
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.932     1.932    tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.057     1.989 r  tb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=245, routed)         1.354     3.343    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y96         FDRE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.391 r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.164     3.555    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X58Y97         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.365     2.365    tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.396 r  tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.438     3.834    tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y97         FDCE                                         r  tb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tb_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.319ns  (logic 1.605ns (30.177%)  route 3.714ns (69.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.316ns (routing 0.756ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.738     0.738 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.105     0.843    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.049     0.892 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.975     1.867    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.222     1.645 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     2.146    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     2.247 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        2.316     4.563    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X56Y122        FDSE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     4.701 r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.714     8.415    uart_rtl_0_txd_OBUF
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.467     9.882 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.882    uart_rtl_0_txd
    AL8                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 0.632ns (29.504%)  route 1.511ns (70.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.832ns (routing 0.278ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.054 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.221    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.248 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.832     2.080    tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X56Y122        FDSE                                         r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.128 r  tb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.511     3.639    uart_rtl_0_txd_OBUF
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.584     4.223 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    uart_rtl_0_txd
    AL8                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tb_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.595ns  (logic 0.053ns (3.323%)  route 1.542ns (96.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.966ns (routing 0.696ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 f  tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           1.509     1.509    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X49Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.053     1.562 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.033     1.595    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X49Y143        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     0.515 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.066     0.581    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.034     0.615 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.873     1.488    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.350     1.838 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.422     2.260    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     2.351 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        1.966     4.317    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y143        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                            (internal pin)
  Destination:            tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.015ns (2.149%)  route 0.683ns (97.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 0.952ns (routing 0.309ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X1Y0      MMCME3_ADV                   0.000     0.000 f  tb_i/clk_wiz/inst/mmcme3_adv_inst/LOCKED
                         net (fo=1, routed)           0.668     0.668    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X49Y143        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.683 r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.015     0.698    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X49Y143        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    tb_i/clk_wiz/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  tb_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    tb_i/clk_wiz/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  tb_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    tb_i/clk_wiz/inst/clk_in1_tb_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.909 r  tb_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.118    tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.149 r  tb_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=9114, routed)        0.952     2.101    tb_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y143        FDRE                                         r  tb_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





