library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity d_ff is
port(
    D,clk:in std_logic;
    Q,QN:out std_logic
);
end d_ff;

architecture Behavioral of d_ff is

signal Q_int,QN_int:std_logic;

begin

process(clk)
begin
if rising_edge(clk) then
    Q_int<=D;
    QN_int<=not D;
end if;
end process;

Q<=Q_int;
QN<=QN_int;

end Behavioral;
