// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "max_pool_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic max_pool_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic max_pool_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> max_pool_1::ap_ST_fsm_state1 = "1";
const sc_lv<4> max_pool_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<4> max_pool_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<4> max_pool_1::ap_ST_fsm_state6 = "1000";
const bool max_pool_1::ap_const_boolean_1 = true;
const sc_lv<32> max_pool_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> max_pool_1::ap_const_lv32_1 = "1";
const bool max_pool_1::ap_const_boolean_0 = false;
const sc_lv<1> max_pool_1::ap_const_lv1_0 = "0";
const sc_lv<32> max_pool_1::ap_const_lv32_2 = "10";
const sc_lv<1> max_pool_1::ap_const_lv1_1 = "1";
const sc_lv<10> max_pool_1::ap_const_lv10_0 = "0000000000";
const sc_lv<3> max_pool_1::ap_const_lv3_0 = "000";
const sc_lv<8> max_pool_1::ap_const_lv8_0 = "00000000";
const sc_lv<4> max_pool_1::ap_const_lv4_0 = "0000";
const sc_lv<3> max_pool_1::ap_const_lv3_4 = "100";
const sc_lv<3> max_pool_1::ap_const_lv3_3 = "11";
const sc_lv<3> max_pool_1::ap_const_lv3_2 = "10";
const sc_lv<3> max_pool_1::ap_const_lv3_1 = "1";
const sc_lv<3> max_pool_1::ap_const_lv3_7 = "111";
const sc_lv<3> max_pool_1::ap_const_lv3_6 = "110";
const sc_lv<3> max_pool_1::ap_const_lv3_5 = "101";
const sc_lv<5> max_pool_1::ap_const_lv5_1 = "1";
const sc_lv<10> max_pool_1::ap_const_lv10_3F6 = "1111110110";
const sc_lv<10> max_pool_1::ap_const_lv10_1 = "1";
const sc_lv<8> max_pool_1::ap_const_lv8_A9 = "10101001";
const sc_lv<5> max_pool_1::ap_const_lv5_0 = "00000";
const sc_lv<4> max_pool_1::ap_const_lv4_D = "1101";
const sc_lv<4> max_pool_1::ap_const_lv4_1 = "1";
const sc_lv<10> max_pool_1::ap_const_lv10_1A = "11010";
const sc_lv<8> max_pool_1::ap_const_lv8_1 = "1";
const sc_lv<14> max_pool_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<13> max_pool_1::ap_const_lv13_0 = "0000000000000";
const sc_lv<8> max_pool_1::ap_const_lv8_D = "1101";
const sc_lv<32> max_pool_1::ap_const_lv32_3 = "11";

max_pool_1::max_pool_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cnn_mac_muladd_5nocq_U78 = new cnn_mac_muladd_5nocq<1,1,5,4,4,8>("cnn_mac_muladd_5nocq_U78");
    cnn_mac_muladd_5nocq_U78->din0(grp_fu_720_p0);
    cnn_mac_muladd_5nocq_U78->din1(grp_fu_720_p1);
    cnn_mac_muladd_5nocq_U78->din2(grp_fu_720_p2);
    cnn_mac_muladd_5nocq_U78->dout(grp_fu_720_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln10_fu_286_p2);
    sensitive << ( ap_phi_mux_indvar_flatten23_phi_fu_215_p4 );

    SC_METHOD(thread_add_ln13_fu_414_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_237_p4 );

    SC_METHOD(thread_add_ln1494_2_fu_479_p2);
    sensitive << ( zext_ln29_fu_420_p1 );
    sensitive << ( sub_ln1494_fu_473_p2 );

    SC_METHOD(thread_add_ln1494_3_fu_490_p2);
    sensitive << ( zext_ln1494_4_fu_444_p1 );
    sensitive << ( mul_ln1494_1_fu_431_p2 );

    SC_METHOD(thread_add_ln1494_4_fu_522_p2);
    sensitive << ( zext_ln29_fu_420_p1 );
    sensitive << ( sub_ln1494_1_fu_516_p2 );

    SC_METHOD(thread_add_ln1494_5_fu_538_p2);
    sensitive << ( mul_ln1494_reg_771 );
    sensitive << ( zext_ln1494_9_fu_534_p1 );

    SC_METHOD(thread_add_ln1494_6_fu_569_p2);
    sensitive << ( zext_ln29_fu_420_p1 );
    sensitive << ( sub_ln1494_2_fu_563_p2 );

    SC_METHOD(thread_add_ln1494_7_fu_580_p2);
    sensitive << ( mul_ln1494_1_fu_431_p2 );
    sensitive << ( zext_ln1494_9_fu_534_p1 );

    SC_METHOD(thread_add_ln1494_8_fu_612_p2);
    sensitive << ( zext_ln29_fu_420_p1 );
    sensitive << ( sub_ln1494_3_fu_606_p2 );

    SC_METHOD(thread_add_ln1494_fu_448_p2);
    sensitive << ( mul_ln1494_reg_771 );
    sensitive << ( zext_ln1494_4_fu_444_p1 );

    SC_METHOD(thread_and_ln29_fu_348_p2);
    sensitive << ( icmp_ln16_fu_342_p2 );
    sensitive << ( xor_ln29_fu_336_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln10_fu_280_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_c_0_phi_fu_259_p4);
    sensitive << ( c_0_reg_255 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( c_reg_813 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_f_0_phi_fu_226_p4);
    sensitive << ( f_0_reg_222 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln29_5_reg_748 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten23_phi_fu_215_p4);
    sensitive << ( indvar_flatten23_reg_211 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln10_reg_733 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_237_p4);
    sensitive << ( indvar_flatten_reg_233 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln13_4_reg_818 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_r_0_phi_fu_248_p4);
    sensitive << ( r_0_reg_244 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln13_1_reg_787 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_c_fu_618_p2);
    sensitive << ( select_ln13_reg_764 );

    SC_METHOD(thread_conv_out_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln1494_6_fu_485_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln1494_8_fu_629_p1 );

    SC_METHOD(thread_conv_out_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln1494_11_fu_575_p1 );
    sensitive << ( zext_ln1494_13_fu_655_p1 );

    SC_METHOD(thread_conv_out_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_conv_out_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_f_fu_292_p2);
    sensitive << ( ap_phi_mux_f_0_phi_fu_226_p4 );

    SC_METHOD(thread_grp_fu_720_p0);
    sensitive << ( icmp_ln10_reg_729_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_720_p1);
    sensitive << ( icmp_ln10_reg_729_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( grp_fu_720_p10 );

    SC_METHOD(thread_grp_fu_720_p10);
    sensitive << ( select_ln13_1_reg_787 );

    SC_METHOD(thread_grp_fu_720_p2);
    sensitive << ( icmp_ln10_reg_729_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( grp_fu_720_p20 );

    SC_METHOD(thread_grp_fu_720_p20);
    sensitive << ( select_ln13_reg_764_pp0_iter1_reg );

    SC_METHOD(thread_icmp_ln10_fu_280_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten23_phi_fu_215_p4 );

    SC_METHOD(thread_icmp_ln13_fu_298_p2);
    sensitive << ( icmp_ln10_fu_280_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_237_p4 );

    SC_METHOD(thread_icmp_ln1494_1_fu_659_p2);
    sensitive << ( conv_out_V_q1 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln29_1_fu_651_p1 );

    SC_METHOD(thread_icmp_ln1494_2_fu_676_p2);
    sensitive << ( conv_out_V_q0 );
    sensitive << ( icmp_ln10_reg_729_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( select_ln29_1_reg_833 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln1494_3_fu_688_p2);
    sensitive << ( conv_out_V_q1 );
    sensitive << ( icmp_ln10_reg_729_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( select_ln29_2_fu_681_p3 );

    SC_METHOD(thread_icmp_ln1494_fu_637_p2);
    sensitive << ( conv_out_V_q0 );
    sensitive << ( icmp_ln10_reg_729 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln16_fu_342_p2);
    sensitive << ( icmp_ln10_fu_280_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_c_0_phi_fu_259_p4 );

    SC_METHOD(thread_max_pool_out_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_0_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_1_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_1_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_2_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_2_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_3_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_3_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_4_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_4_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_4_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_4_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_5_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln203_5_fu_711_p1 );

    SC_METHOD(thread_max_pool_out_5_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_max_pool_out_5_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( select_ln29_3_fu_694_p3 );

    SC_METHOD(thread_max_pool_out_5_V_we0);
    sensitive << ( select_ln29_5_reg_748_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_mul_ln1494_1_fu_431_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( mul_ln1494_1_fu_431_p10 );

    SC_METHOD(thread_mul_ln1494_1_fu_431_p10);
    sensitive << ( select_ln13_3_reg_777 );

    SC_METHOD(thread_mul_ln1494_1_fu_431_p2);
    sensitive << ( mul_ln1494_1_fu_431_p1 );

    SC_METHOD(thread_mul_ln1494_fu_394_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln1494_fu_394_p10 );

    SC_METHOD(thread_mul_ln1494_fu_394_p10);
    sensitive << ( select_ln13_2_fu_382_p3 );

    SC_METHOD(thread_mul_ln1494_fu_394_p2);
    sensitive << ( mul_ln1494_fu_394_p1 );

    SC_METHOD(thread_or_ln13_fu_360_p2);
    sensitive << ( icmp_ln13_fu_298_p2 );
    sensitive << ( and_ln29_fu_348_p2 );

    SC_METHOD(thread_or_ln26_1_fu_400_p2);
    sensitive << ( shl_ln26_mid1_fu_374_p3 );

    SC_METHOD(thread_or_ln26_fu_274_p2);
    sensitive << ( shl_ln_fu_266_p3 );

    SC_METHOD(thread_or_ln27_fu_528_p2);
    sensitive << ( shl_ln2_fu_437_p3 );

    SC_METHOD(thread_p_shl2_cast_fu_543_p3);
    sensitive << ( add_ln1494_5_fu_538_p2 );

    SC_METHOD(thread_p_shl4_cast_fu_496_p3);
    sensitive << ( add_ln1494_3_fu_490_p2 );

    SC_METHOD(thread_p_shl6_cast_fu_453_p3);
    sensitive << ( add_ln1494_fu_448_p2 );

    SC_METHOD(thread_p_shl_cast_fu_586_p3);
    sensitive << ( add_ln1494_7_fu_580_p2 );

    SC_METHOD(thread_r_fu_354_p2);
    sensitive << ( select_ln29_4_fu_304_p3 );

    SC_METHOD(thread_select_ln13_1_fu_423_p3);
    sensitive << ( select_ln29_4_reg_743 );
    sensitive << ( and_ln29_reg_754 );
    sensitive << ( r_reg_759 );

    SC_METHOD(thread_select_ln13_2_fu_382_p3);
    sensitive << ( and_ln29_fu_348_p2 );
    sensitive << ( shl_ln26_mid1_fu_374_p3 );
    sensitive << ( select_ln29_6_fu_320_p3 );

    SC_METHOD(thread_select_ln13_3_fu_406_p3);
    sensitive << ( and_ln29_fu_348_p2 );
    sensitive << ( or_ln26_1_fu_400_p2 );
    sensitive << ( select_ln29_7_fu_328_p3 );

    SC_METHOD(thread_select_ln13_4_fu_623_p3);
    sensitive << ( icmp_ln13_reg_738 );
    sensitive << ( add_ln13_reg_782 );

    SC_METHOD(thread_select_ln13_fu_366_p3);
    sensitive << ( ap_phi_mux_c_0_phi_fu_259_p4 );
    sensitive << ( or_ln13_fu_360_p2 );

    SC_METHOD(thread_select_ln29_1_fu_665_p3);
    sensitive << ( conv_out_V_q1 );
    sensitive << ( zext_ln29_1_fu_651_p1 );
    sensitive << ( icmp_ln1494_1_fu_659_p2 );

    SC_METHOD(thread_select_ln29_2_fu_681_p3);
    sensitive << ( conv_out_V_q0 );
    sensitive << ( select_ln29_1_reg_833 );
    sensitive << ( icmp_ln1494_2_fu_676_p2 );

    SC_METHOD(thread_select_ln29_3_fu_694_p3);
    sensitive << ( conv_out_V_q1 );
    sensitive << ( select_ln29_2_fu_681_p3 );
    sensitive << ( icmp_ln1494_3_fu_688_p2 );

    SC_METHOD(thread_select_ln29_4_fu_304_p3);
    sensitive << ( icmp_ln13_fu_298_p2 );
    sensitive << ( ap_phi_mux_r_0_phi_fu_248_p4 );

    SC_METHOD(thread_select_ln29_5_fu_312_p3);
    sensitive << ( icmp_ln13_fu_298_p2 );
    sensitive << ( ap_phi_mux_f_0_phi_fu_226_p4 );
    sensitive << ( f_fu_292_p2 );

    SC_METHOD(thread_select_ln29_6_fu_320_p3);
    sensitive << ( icmp_ln13_fu_298_p2 );
    sensitive << ( shl_ln_fu_266_p3 );

    SC_METHOD(thread_select_ln29_7_fu_328_p3);
    sensitive << ( icmp_ln13_fu_298_p2 );
    sensitive << ( or_ln26_fu_274_p2 );

    SC_METHOD(thread_select_ln29_fu_643_p3);
    sensitive << ( icmp_ln1494_fu_637_p2 );
    sensitive << ( trunc_ln1494_fu_633_p1 );

    SC_METHOD(thread_shl_ln26_mid1_fu_374_p3);
    sensitive << ( r_fu_354_p2 );

    SC_METHOD(thread_shl_ln2_fu_437_p3);
    sensitive << ( select_ln13_reg_764 );

    SC_METHOD(thread_shl_ln_fu_266_p3);
    sensitive << ( ap_phi_mux_r_0_phi_fu_248_p4 );

    SC_METHOD(thread_sub_ln1494_1_fu_516_p2);
    sensitive << ( p_shl4_cast_fu_496_p3 );
    sensitive << ( zext_ln1494_7_fu_512_p1 );

    SC_METHOD(thread_sub_ln1494_2_fu_563_p2);
    sensitive << ( p_shl2_cast_fu_543_p3 );
    sensitive << ( zext_ln1494_10_fu_559_p1 );

    SC_METHOD(thread_sub_ln1494_3_fu_606_p2);
    sensitive << ( p_shl_cast_fu_586_p3 );
    sensitive << ( zext_ln1494_12_fu_602_p1 );

    SC_METHOD(thread_sub_ln1494_fu_473_p2);
    sensitive << ( p_shl6_cast_fu_453_p3 );
    sensitive << ( zext_ln1494_5_fu_469_p1 );

    SC_METHOD(thread_tmp_1_fu_504_p3);
    sensitive << ( add_ln1494_3_fu_490_p2 );

    SC_METHOD(thread_tmp_2_fu_551_p3);
    sensitive << ( add_ln1494_5_fu_538_p2 );

    SC_METHOD(thread_tmp_3_fu_594_p3);
    sensitive << ( add_ln1494_7_fu_580_p2 );

    SC_METHOD(thread_tmp_fu_461_p3);
    sensitive << ( add_ln1494_fu_448_p2 );

    SC_METHOD(thread_trunc_ln1494_fu_633_p1);
    sensitive << ( conv_out_V_q0 );

    SC_METHOD(thread_xor_ln29_fu_336_p2);
    sensitive << ( icmp_ln13_fu_298_p2 );

    SC_METHOD(thread_zext_ln1494_10_fu_559_p1);
    sensitive << ( tmp_2_fu_551_p3 );

    SC_METHOD(thread_zext_ln1494_11_fu_575_p1);
    sensitive << ( add_ln1494_6_fu_569_p2 );

    SC_METHOD(thread_zext_ln1494_12_fu_602_p1);
    sensitive << ( tmp_3_fu_594_p3 );

    SC_METHOD(thread_zext_ln1494_13_fu_655_p1);
    sensitive << ( add_ln1494_8_reg_808 );

    SC_METHOD(thread_zext_ln1494_4_fu_444_p1);
    sensitive << ( shl_ln2_fu_437_p3 );

    SC_METHOD(thread_zext_ln1494_5_fu_469_p1);
    sensitive << ( tmp_fu_461_p3 );

    SC_METHOD(thread_zext_ln1494_6_fu_485_p1);
    sensitive << ( add_ln1494_2_fu_479_p2 );

    SC_METHOD(thread_zext_ln1494_7_fu_512_p1);
    sensitive << ( tmp_1_fu_504_p3 );

    SC_METHOD(thread_zext_ln1494_8_fu_629_p1);
    sensitive << ( add_ln1494_4_reg_798 );

    SC_METHOD(thread_zext_ln1494_9_fu_534_p1);
    sensitive << ( or_ln27_fu_528_p2 );

    SC_METHOD(thread_zext_ln203_5_fu_711_p1);
    sensitive << ( grp_fu_720_p3 );

    SC_METHOD(thread_zext_ln29_1_fu_651_p1);
    sensitive << ( select_ln29_fu_643_p3 );

    SC_METHOD(thread_zext_ln29_fu_420_p1);
    sensitive << ( select_ln29_5_reg_748 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln10_fu_280_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1_subdone );

    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "max_pool_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, conv_out_V_address0, "(port)conv_out_V_address0");
    sc_trace(mVcdFile, conv_out_V_ce0, "(port)conv_out_V_ce0");
    sc_trace(mVcdFile, conv_out_V_q0, "(port)conv_out_V_q0");
    sc_trace(mVcdFile, conv_out_V_address1, "(port)conv_out_V_address1");
    sc_trace(mVcdFile, conv_out_V_ce1, "(port)conv_out_V_ce1");
    sc_trace(mVcdFile, conv_out_V_q1, "(port)conv_out_V_q1");
    sc_trace(mVcdFile, max_pool_out_0_V_address0, "(port)max_pool_out_0_V_address0");
    sc_trace(mVcdFile, max_pool_out_0_V_ce0, "(port)max_pool_out_0_V_ce0");
    sc_trace(mVcdFile, max_pool_out_0_V_we0, "(port)max_pool_out_0_V_we0");
    sc_trace(mVcdFile, max_pool_out_0_V_d0, "(port)max_pool_out_0_V_d0");
    sc_trace(mVcdFile, max_pool_out_1_V_address0, "(port)max_pool_out_1_V_address0");
    sc_trace(mVcdFile, max_pool_out_1_V_ce0, "(port)max_pool_out_1_V_ce0");
    sc_trace(mVcdFile, max_pool_out_1_V_we0, "(port)max_pool_out_1_V_we0");
    sc_trace(mVcdFile, max_pool_out_1_V_d0, "(port)max_pool_out_1_V_d0");
    sc_trace(mVcdFile, max_pool_out_2_V_address0, "(port)max_pool_out_2_V_address0");
    sc_trace(mVcdFile, max_pool_out_2_V_ce0, "(port)max_pool_out_2_V_ce0");
    sc_trace(mVcdFile, max_pool_out_2_V_we0, "(port)max_pool_out_2_V_we0");
    sc_trace(mVcdFile, max_pool_out_2_V_d0, "(port)max_pool_out_2_V_d0");
    sc_trace(mVcdFile, max_pool_out_3_V_address0, "(port)max_pool_out_3_V_address0");
    sc_trace(mVcdFile, max_pool_out_3_V_ce0, "(port)max_pool_out_3_V_ce0");
    sc_trace(mVcdFile, max_pool_out_3_V_we0, "(port)max_pool_out_3_V_we0");
    sc_trace(mVcdFile, max_pool_out_3_V_d0, "(port)max_pool_out_3_V_d0");
    sc_trace(mVcdFile, max_pool_out_4_V_address0, "(port)max_pool_out_4_V_address0");
    sc_trace(mVcdFile, max_pool_out_4_V_ce0, "(port)max_pool_out_4_V_ce0");
    sc_trace(mVcdFile, max_pool_out_4_V_we0, "(port)max_pool_out_4_V_we0");
    sc_trace(mVcdFile, max_pool_out_4_V_d0, "(port)max_pool_out_4_V_d0");
    sc_trace(mVcdFile, max_pool_out_5_V_address0, "(port)max_pool_out_5_V_address0");
    sc_trace(mVcdFile, max_pool_out_5_V_ce0, "(port)max_pool_out_5_V_ce0");
    sc_trace(mVcdFile, max_pool_out_5_V_we0, "(port)max_pool_out_5_V_we0");
    sc_trace(mVcdFile, max_pool_out_5_V_d0, "(port)max_pool_out_5_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten23_reg_211, "indvar_flatten23_reg_211");
    sc_trace(mVcdFile, f_0_reg_222, "f_0_reg_222");
    sc_trace(mVcdFile, indvar_flatten_reg_233, "indvar_flatten_reg_233");
    sc_trace(mVcdFile, r_0_reg_244, "r_0_reg_244");
    sc_trace(mVcdFile, c_0_reg_255, "c_0_reg_255");
    sc_trace(mVcdFile, icmp_ln10_fu_280_p2, "icmp_ln10_fu_280_p2");
    sc_trace(mVcdFile, icmp_ln10_reg_729, "icmp_ln10_reg_729");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln10_reg_729_pp0_iter1_reg, "icmp_ln10_reg_729_pp0_iter1_reg");
    sc_trace(mVcdFile, add_ln10_fu_286_p2, "add_ln10_fu_286_p2");
    sc_trace(mVcdFile, add_ln10_reg_733, "add_ln10_reg_733");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln13_fu_298_p2, "icmp_ln13_fu_298_p2");
    sc_trace(mVcdFile, icmp_ln13_reg_738, "icmp_ln13_reg_738");
    sc_trace(mVcdFile, select_ln29_4_fu_304_p3, "select_ln29_4_fu_304_p3");
    sc_trace(mVcdFile, select_ln29_4_reg_743, "select_ln29_4_reg_743");
    sc_trace(mVcdFile, select_ln29_5_fu_312_p3, "select_ln29_5_fu_312_p3");
    sc_trace(mVcdFile, select_ln29_5_reg_748, "select_ln29_5_reg_748");
    sc_trace(mVcdFile, select_ln29_5_reg_748_pp0_iter1_reg, "select_ln29_5_reg_748_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln29_fu_348_p2, "and_ln29_fu_348_p2");
    sc_trace(mVcdFile, and_ln29_reg_754, "and_ln29_reg_754");
    sc_trace(mVcdFile, r_fu_354_p2, "r_fu_354_p2");
    sc_trace(mVcdFile, r_reg_759, "r_reg_759");
    sc_trace(mVcdFile, select_ln13_fu_366_p3, "select_ln13_fu_366_p3");
    sc_trace(mVcdFile, select_ln13_reg_764, "select_ln13_reg_764");
    sc_trace(mVcdFile, select_ln13_reg_764_pp0_iter1_reg, "select_ln13_reg_764_pp0_iter1_reg");
    sc_trace(mVcdFile, mul_ln1494_fu_394_p2, "mul_ln1494_fu_394_p2");
    sc_trace(mVcdFile, mul_ln1494_reg_771, "mul_ln1494_reg_771");
    sc_trace(mVcdFile, select_ln13_3_fu_406_p3, "select_ln13_3_fu_406_p3");
    sc_trace(mVcdFile, select_ln13_3_reg_777, "select_ln13_3_reg_777");
    sc_trace(mVcdFile, add_ln13_fu_414_p2, "add_ln13_fu_414_p2");
    sc_trace(mVcdFile, add_ln13_reg_782, "add_ln13_reg_782");
    sc_trace(mVcdFile, select_ln13_1_fu_423_p3, "select_ln13_1_fu_423_p3");
    sc_trace(mVcdFile, select_ln13_1_reg_787, "select_ln13_1_reg_787");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter1, "ap_block_state5_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, add_ln1494_4_fu_522_p2, "add_ln1494_4_fu_522_p2");
    sc_trace(mVcdFile, add_ln1494_4_reg_798, "add_ln1494_4_reg_798");
    sc_trace(mVcdFile, add_ln1494_8_fu_612_p2, "add_ln1494_8_fu_612_p2");
    sc_trace(mVcdFile, add_ln1494_8_reg_808, "add_ln1494_8_reg_808");
    sc_trace(mVcdFile, c_fu_618_p2, "c_fu_618_p2");
    sc_trace(mVcdFile, c_reg_813, "c_reg_813");
    sc_trace(mVcdFile, select_ln13_4_fu_623_p3, "select_ln13_4_fu_623_p3");
    sc_trace(mVcdFile, select_ln13_4_reg_818, "select_ln13_4_reg_818");
    sc_trace(mVcdFile, select_ln29_1_fu_665_p3, "select_ln29_1_fu_665_p3");
    sc_trace(mVcdFile, select_ln29_1_reg_833, "select_ln29_1_reg_833");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten23_phi_fu_215_p4, "ap_phi_mux_indvar_flatten23_phi_fu_215_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_f_0_phi_fu_226_p4, "ap_phi_mux_f_0_phi_fu_226_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_237_p4, "ap_phi_mux_indvar_flatten_phi_fu_237_p4");
    sc_trace(mVcdFile, ap_phi_mux_r_0_phi_fu_248_p4, "ap_phi_mux_r_0_phi_fu_248_p4");
    sc_trace(mVcdFile, ap_phi_mux_c_0_phi_fu_259_p4, "ap_phi_mux_c_0_phi_fu_259_p4");
    sc_trace(mVcdFile, zext_ln1494_6_fu_485_p1, "zext_ln1494_6_fu_485_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln1494_11_fu_575_p1, "zext_ln1494_11_fu_575_p1");
    sc_trace(mVcdFile, zext_ln1494_8_fu_629_p1, "zext_ln1494_8_fu_629_p1");
    sc_trace(mVcdFile, zext_ln1494_13_fu_655_p1, "zext_ln1494_13_fu_655_p1");
    sc_trace(mVcdFile, zext_ln203_5_fu_711_p1, "zext_ln203_5_fu_711_p1");
    sc_trace(mVcdFile, select_ln29_3_fu_694_p3, "select_ln29_3_fu_694_p3");
    sc_trace(mVcdFile, shl_ln_fu_266_p3, "shl_ln_fu_266_p3");
    sc_trace(mVcdFile, f_fu_292_p2, "f_fu_292_p2");
    sc_trace(mVcdFile, or_ln26_fu_274_p2, "or_ln26_fu_274_p2");
    sc_trace(mVcdFile, icmp_ln16_fu_342_p2, "icmp_ln16_fu_342_p2");
    sc_trace(mVcdFile, xor_ln29_fu_336_p2, "xor_ln29_fu_336_p2");
    sc_trace(mVcdFile, or_ln13_fu_360_p2, "or_ln13_fu_360_p2");
    sc_trace(mVcdFile, shl_ln26_mid1_fu_374_p3, "shl_ln26_mid1_fu_374_p3");
    sc_trace(mVcdFile, select_ln29_6_fu_320_p3, "select_ln29_6_fu_320_p3");
    sc_trace(mVcdFile, select_ln13_2_fu_382_p3, "select_ln13_2_fu_382_p3");
    sc_trace(mVcdFile, mul_ln1494_fu_394_p1, "mul_ln1494_fu_394_p1");
    sc_trace(mVcdFile, or_ln26_1_fu_400_p2, "or_ln26_1_fu_400_p2");
    sc_trace(mVcdFile, select_ln29_7_fu_328_p3, "select_ln29_7_fu_328_p3");
    sc_trace(mVcdFile, mul_ln1494_1_fu_431_p1, "mul_ln1494_1_fu_431_p1");
    sc_trace(mVcdFile, shl_ln2_fu_437_p3, "shl_ln2_fu_437_p3");
    sc_trace(mVcdFile, zext_ln1494_4_fu_444_p1, "zext_ln1494_4_fu_444_p1");
    sc_trace(mVcdFile, add_ln1494_fu_448_p2, "add_ln1494_fu_448_p2");
    sc_trace(mVcdFile, tmp_fu_461_p3, "tmp_fu_461_p3");
    sc_trace(mVcdFile, p_shl6_cast_fu_453_p3, "p_shl6_cast_fu_453_p3");
    sc_trace(mVcdFile, zext_ln1494_5_fu_469_p1, "zext_ln1494_5_fu_469_p1");
    sc_trace(mVcdFile, zext_ln29_fu_420_p1, "zext_ln29_fu_420_p1");
    sc_trace(mVcdFile, sub_ln1494_fu_473_p2, "sub_ln1494_fu_473_p2");
    sc_trace(mVcdFile, add_ln1494_2_fu_479_p2, "add_ln1494_2_fu_479_p2");
    sc_trace(mVcdFile, mul_ln1494_1_fu_431_p2, "mul_ln1494_1_fu_431_p2");
    sc_trace(mVcdFile, add_ln1494_3_fu_490_p2, "add_ln1494_3_fu_490_p2");
    sc_trace(mVcdFile, tmp_1_fu_504_p3, "tmp_1_fu_504_p3");
    sc_trace(mVcdFile, p_shl4_cast_fu_496_p3, "p_shl4_cast_fu_496_p3");
    sc_trace(mVcdFile, zext_ln1494_7_fu_512_p1, "zext_ln1494_7_fu_512_p1");
    sc_trace(mVcdFile, sub_ln1494_1_fu_516_p2, "sub_ln1494_1_fu_516_p2");
    sc_trace(mVcdFile, or_ln27_fu_528_p2, "or_ln27_fu_528_p2");
    sc_trace(mVcdFile, zext_ln1494_9_fu_534_p1, "zext_ln1494_9_fu_534_p1");
    sc_trace(mVcdFile, add_ln1494_5_fu_538_p2, "add_ln1494_5_fu_538_p2");
    sc_trace(mVcdFile, tmp_2_fu_551_p3, "tmp_2_fu_551_p3");
    sc_trace(mVcdFile, p_shl2_cast_fu_543_p3, "p_shl2_cast_fu_543_p3");
    sc_trace(mVcdFile, zext_ln1494_10_fu_559_p1, "zext_ln1494_10_fu_559_p1");
    sc_trace(mVcdFile, sub_ln1494_2_fu_563_p2, "sub_ln1494_2_fu_563_p2");
    sc_trace(mVcdFile, add_ln1494_6_fu_569_p2, "add_ln1494_6_fu_569_p2");
    sc_trace(mVcdFile, add_ln1494_7_fu_580_p2, "add_ln1494_7_fu_580_p2");
    sc_trace(mVcdFile, tmp_3_fu_594_p3, "tmp_3_fu_594_p3");
    sc_trace(mVcdFile, p_shl_cast_fu_586_p3, "p_shl_cast_fu_586_p3");
    sc_trace(mVcdFile, zext_ln1494_12_fu_602_p1, "zext_ln1494_12_fu_602_p1");
    sc_trace(mVcdFile, sub_ln1494_3_fu_606_p2, "sub_ln1494_3_fu_606_p2");
    sc_trace(mVcdFile, icmp_ln1494_fu_637_p2, "icmp_ln1494_fu_637_p2");
    sc_trace(mVcdFile, trunc_ln1494_fu_633_p1, "trunc_ln1494_fu_633_p1");
    sc_trace(mVcdFile, select_ln29_fu_643_p3, "select_ln29_fu_643_p3");
    sc_trace(mVcdFile, zext_ln29_1_fu_651_p1, "zext_ln29_1_fu_651_p1");
    sc_trace(mVcdFile, icmp_ln1494_1_fu_659_p2, "icmp_ln1494_1_fu_659_p2");
    sc_trace(mVcdFile, icmp_ln1494_2_fu_676_p2, "icmp_ln1494_2_fu_676_p2");
    sc_trace(mVcdFile, select_ln29_2_fu_681_p3, "select_ln29_2_fu_681_p3");
    sc_trace(mVcdFile, icmp_ln1494_3_fu_688_p2, "icmp_ln1494_3_fu_688_p2");
    sc_trace(mVcdFile, grp_fu_720_p3, "grp_fu_720_p3");
    sc_trace(mVcdFile, grp_fu_720_p0, "grp_fu_720_p0");
    sc_trace(mVcdFile, grp_fu_720_p1, "grp_fu_720_p1");
    sc_trace(mVcdFile, grp_fu_720_p2, "grp_fu_720_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_720_p10, "grp_fu_720_p10");
    sc_trace(mVcdFile, grp_fu_720_p20, "grp_fu_720_p20");
    sc_trace(mVcdFile, mul_ln1494_1_fu_431_p10, "mul_ln1494_1_fu_431_p10");
    sc_trace(mVcdFile, mul_ln1494_fu_394_p10, "mul_ln1494_fu_394_p10");
#endif

    }
}

max_pool_1::~max_pool_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete cnn_mac_muladd_5nocq_U78;
}

void max_pool_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        c_0_reg_255 = c_reg_813.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        c_0_reg_255 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        f_0_reg_222 = select_ln29_5_reg_748.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        f_0_reg_222 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten23_reg_211 = add_ln10_reg_733.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten23_reg_211 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_233 = select_ln13_4_reg_818.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_233 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        r_0_reg_244 = select_ln13_1_reg_787.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        r_0_reg_244 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln10_reg_733 = add_ln10_fu_286_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_280_p2.read(), ap_const_lv1_0))) {
        add_ln13_reg_782 = add_ln13_fu_414_p2.read();
        and_ln29_reg_754 = and_ln29_fu_348_p2.read();
        icmp_ln13_reg_738 = icmp_ln13_fu_298_p2.read();
        mul_ln1494_reg_771 = mul_ln1494_fu_394_p2.read();
        r_reg_759 = r_fu_354_p2.read();
        select_ln13_3_reg_777 = select_ln13_3_fu_406_p3.read();
        select_ln13_reg_764 = select_ln13_fu_366_p3.read();
        select_ln29_4_reg_743 = select_ln29_4_fu_304_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0))) {
        add_ln1494_4_reg_798 = add_ln1494_4_fu_522_p2.read();
        add_ln1494_8_reg_808 = add_ln1494_8_fu_612_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0))) {
        c_reg_813 = c_fu_618_p2.read();
        select_ln13_1_reg_787 = select_ln13_1_fu_423_p3.read();
        select_ln13_4_reg_818 = select_ln13_4_fu_623_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln10_reg_729 = icmp_ln10_fu_280_p2.read();
        icmp_ln10_reg_729_pp0_iter1_reg = icmp_ln10_reg_729.read();
        select_ln13_reg_764_pp0_iter1_reg = select_ln13_reg_764.read();
        select_ln29_5_reg_748_pp0_iter1_reg = select_ln29_5_reg_748.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0))) {
        select_ln29_1_reg_833 = select_ln29_1_fu_665_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln10_fu_280_p2.read(), ap_const_lv1_0))) {
        select_ln29_5_reg_748 = select_ln29_5_fu_312_p3.read();
    }
}

void max_pool_1::thread_add_ln10_fu_286_p2() {
    add_ln10_fu_286_p2 = (!ap_phi_mux_indvar_flatten23_phi_fu_215_p4.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(ap_phi_mux_indvar_flatten23_phi_fu_215_p4.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void max_pool_1::thread_add_ln13_fu_414_p2() {
    add_ln13_fu_414_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_237_p4.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(ap_phi_mux_indvar_flatten_phi_fu_237_p4.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void max_pool_1::thread_add_ln1494_2_fu_479_p2() {
    add_ln1494_2_fu_479_p2 = (!zext_ln29_fu_420_p1.read().is_01() || !sub_ln1494_fu_473_p2.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_fu_420_p1.read()) + sc_biguint<13>(sub_ln1494_fu_473_p2.read()));
}

void max_pool_1::thread_add_ln1494_3_fu_490_p2() {
    add_ln1494_3_fu_490_p2 = (!zext_ln1494_4_fu_444_p1.read().is_01() || !mul_ln1494_1_fu_431_p2.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln1494_4_fu_444_p1.read()) + sc_biguint<10>(mul_ln1494_1_fu_431_p2.read()));
}

void max_pool_1::thread_add_ln1494_4_fu_522_p2() {
    add_ln1494_4_fu_522_p2 = (!zext_ln29_fu_420_p1.read().is_01() || !sub_ln1494_1_fu_516_p2.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_fu_420_p1.read()) + sc_biguint<13>(sub_ln1494_1_fu_516_p2.read()));
}

void max_pool_1::thread_add_ln1494_5_fu_538_p2() {
    add_ln1494_5_fu_538_p2 = (!zext_ln1494_9_fu_534_p1.read().is_01() || !mul_ln1494_reg_771.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln1494_9_fu_534_p1.read()) + sc_biguint<10>(mul_ln1494_reg_771.read()));
}

void max_pool_1::thread_add_ln1494_6_fu_569_p2() {
    add_ln1494_6_fu_569_p2 = (!zext_ln29_fu_420_p1.read().is_01() || !sub_ln1494_2_fu_563_p2.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_fu_420_p1.read()) + sc_biguint<13>(sub_ln1494_2_fu_563_p2.read()));
}

void max_pool_1::thread_add_ln1494_7_fu_580_p2() {
    add_ln1494_7_fu_580_p2 = (!zext_ln1494_9_fu_534_p1.read().is_01() || !mul_ln1494_1_fu_431_p2.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln1494_9_fu_534_p1.read()) + sc_biguint<10>(mul_ln1494_1_fu_431_p2.read()));
}

void max_pool_1::thread_add_ln1494_8_fu_612_p2() {
    add_ln1494_8_fu_612_p2 = (!zext_ln29_fu_420_p1.read().is_01() || !sub_ln1494_3_fu_606_p2.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_fu_420_p1.read()) + sc_biguint<13>(sub_ln1494_3_fu_606_p2.read()));
}

void max_pool_1::thread_add_ln1494_fu_448_p2() {
    add_ln1494_fu_448_p2 = (!zext_ln1494_4_fu_444_p1.read().is_01() || !mul_ln1494_reg_771.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln1494_4_fu_444_p1.read()) + sc_biguint<10>(mul_ln1494_reg_771.read()));
}

void max_pool_1::thread_and_ln29_fu_348_p2() {
    and_ln29_fu_348_p2 = (icmp_ln16_fu_342_p2.read() & xor_ln29_fu_336_p2.read());
}

void max_pool_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void max_pool_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void max_pool_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void max_pool_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[3];
}

void max_pool_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state5_pp0_stage1_iter1() {
    ap_block_state5_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln10_fu_280_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void max_pool_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_phi_mux_c_0_phi_fu_259_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_c_0_phi_fu_259_p4 = c_reg_813.read();
    } else {
        ap_phi_mux_c_0_phi_fu_259_p4 = c_0_reg_255.read();
    }
}

void max_pool_1::thread_ap_phi_mux_f_0_phi_fu_226_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_f_0_phi_fu_226_p4 = select_ln29_5_reg_748.read();
    } else {
        ap_phi_mux_f_0_phi_fu_226_p4 = f_0_reg_222.read();
    }
}

void max_pool_1::thread_ap_phi_mux_indvar_flatten23_phi_fu_215_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten23_phi_fu_215_p4 = add_ln10_reg_733.read();
    } else {
        ap_phi_mux_indvar_flatten23_phi_fu_215_p4 = indvar_flatten23_reg_211.read();
    }
}

void max_pool_1::thread_ap_phi_mux_indvar_flatten_phi_fu_237_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_237_p4 = select_ln13_4_reg_818.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_237_p4 = indvar_flatten_reg_233.read();
    }
}

void max_pool_1::thread_ap_phi_mux_r_0_phi_fu_248_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_729.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_r_0_phi_fu_248_p4 = select_ln13_1_reg_787.read();
    } else {
        ap_phi_mux_r_0_phi_fu_248_p4 = r_0_reg_244.read();
    }
}

void max_pool_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void max_pool_1::thread_c_fu_618_p2() {
    c_fu_618_p2 = (!select_ln13_reg_764.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln13_reg_764.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void max_pool_1::thread_conv_out_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        conv_out_V_address0 =  (sc_lv<12>) (zext_ln1494_8_fu_629_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        conv_out_V_address0 =  (sc_lv<12>) (zext_ln1494_6_fu_485_p1.read());
    } else {
        conv_out_V_address0 = "XXXXXXXXXXXX";
    }
}

void max_pool_1::thread_conv_out_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        conv_out_V_address1 =  (sc_lv<12>) (zext_ln1494_13_fu_655_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        conv_out_V_address1 =  (sc_lv<12>) (zext_ln1494_11_fu_575_p1.read());
    } else {
        conv_out_V_address1 = "XXXXXXXXXXXX";
    }
}

void max_pool_1::thread_conv_out_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        conv_out_V_ce0 = ap_const_logic_1;
    } else {
        conv_out_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_conv_out_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        conv_out_V_ce1 = ap_const_logic_1;
    } else {
        conv_out_V_ce1 = ap_const_logic_0;
    }
}

void max_pool_1::thread_f_fu_292_p2() {
    f_fu_292_p2 = (!ap_const_lv3_1.is_01() || !ap_phi_mux_f_0_phi_fu_226_p4.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(ap_phi_mux_f_0_phi_fu_226_p4.read()));
}

void max_pool_1::thread_grp_fu_720_p0() {
    grp_fu_720_p0 =  (sc_lv<5>) (ap_const_lv8_D);
}

void max_pool_1::thread_grp_fu_720_p1() {
    grp_fu_720_p1 =  (sc_lv<4>) (grp_fu_720_p10.read());
}

void max_pool_1::thread_grp_fu_720_p10() {
    grp_fu_720_p10 = esl_zext<8,4>(select_ln13_1_reg_787.read());
}

void max_pool_1::thread_grp_fu_720_p2() {
    grp_fu_720_p2 =  (sc_lv<4>) (grp_fu_720_p20.read());
}

void max_pool_1::thread_grp_fu_720_p20() {
    grp_fu_720_p20 = esl_zext<8,4>(select_ln13_reg_764_pp0_iter1_reg.read());
}

void max_pool_1::thread_icmp_ln10_fu_280_p2() {
    icmp_ln10_fu_280_p2 = (!ap_phi_mux_indvar_flatten23_phi_fu_215_p4.read().is_01() || !ap_const_lv10_3F6.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten23_phi_fu_215_p4.read() == ap_const_lv10_3F6);
}

void max_pool_1::thread_icmp_ln13_fu_298_p2() {
    icmp_ln13_fu_298_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_237_p4.read().is_01() || !ap_const_lv8_A9.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_237_p4.read() == ap_const_lv8_A9);
}

void max_pool_1::thread_icmp_ln1494_1_fu_659_p2() {
    icmp_ln1494_1_fu_659_p2 = (!conv_out_V_q1.read().is_01() || !zext_ln29_1_fu_651_p1.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_V_q1.read()) > sc_bigint<14>(zext_ln29_1_fu_651_p1.read()));
}

void max_pool_1::thread_icmp_ln1494_2_fu_676_p2() {
    icmp_ln1494_2_fu_676_p2 = (!conv_out_V_q0.read().is_01() || !select_ln29_1_reg_833.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_V_q0.read()) > sc_bigint<14>(select_ln29_1_reg_833.read()));
}

void max_pool_1::thread_icmp_ln1494_3_fu_688_p2() {
    icmp_ln1494_3_fu_688_p2 = (!conv_out_V_q1.read().is_01() || !select_ln29_2_fu_681_p3.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_V_q1.read()) > sc_bigint<14>(select_ln29_2_fu_681_p3.read()));
}

void max_pool_1::thread_icmp_ln1494_fu_637_p2() {
    icmp_ln1494_fu_637_p2 = (!conv_out_V_q0.read().is_01() || !ap_const_lv14_0.is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_V_q0.read()) > sc_bigint<14>(ap_const_lv14_0));
}

void max_pool_1::thread_icmp_ln16_fu_342_p2() {
    icmp_ln16_fu_342_p2 = (!ap_phi_mux_c_0_phi_fu_259_p4.read().is_01() || !ap_const_lv4_D.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_c_0_phi_fu_259_p4.read() == ap_const_lv4_D);
}

void max_pool_1::thread_max_pool_out_0_V_address0() {
    max_pool_out_0_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_0_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_0_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_0_V_d0() {
    max_pool_out_0_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_0))) {
        max_pool_out_0_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_0_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_1_V_address0() {
    max_pool_out_1_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_1_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_1_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_1_V_d0() {
    max_pool_out_1_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_1))) {
        max_pool_out_1_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_1_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_2_V_address0() {
    max_pool_out_2_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_2_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_2_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_2_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_2_V_d0() {
    max_pool_out_2_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_2))) {
        max_pool_out_2_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_2_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_3_V_address0() {
    max_pool_out_3_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_3_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_3_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_3_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_3_V_d0() {
    max_pool_out_3_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_3_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_3))) {
        max_pool_out_3_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_3_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_4_V_address0() {
    max_pool_out_4_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_4_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_4_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_4_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_4_V_d0() {
    max_pool_out_4_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_4_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_4))) {
        max_pool_out_4_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_4_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_5_V_address0() {
    max_pool_out_5_V_address0 =  (sc_lv<8>) (zext_ln203_5_fu_711_p1.read());
}

void max_pool_1::thread_max_pool_out_5_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        max_pool_out_5_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_5_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_5_V_d0() {
    max_pool_out_5_V_d0 = select_ln29_3_fu_694_p3.read();
}

void max_pool_1::thread_max_pool_out_5_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         ((esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_7) || 
           esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_6)) || 
          esl_seteq<1,3,3>(select_ln29_5_reg_748_pp0_iter1_reg.read(), ap_const_lv3_5)))) {
        max_pool_out_5_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_5_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_mul_ln1494_1_fu_431_p1() {
    mul_ln1494_1_fu_431_p1 =  (sc_lv<5>) (mul_ln1494_1_fu_431_p10.read());
}

void max_pool_1::thread_mul_ln1494_1_fu_431_p10() {
    mul_ln1494_1_fu_431_p10 = esl_zext<10,5>(select_ln13_3_reg_777.read());
}

void max_pool_1::thread_mul_ln1494_1_fu_431_p2() {
    mul_ln1494_1_fu_431_p2 = (!ap_const_lv10_1A.is_01() || !mul_ln1494_1_fu_431_p1.read().is_01())? sc_lv<10>(): sc_biguint<10>(ap_const_lv10_1A) * sc_biguint<5>(mul_ln1494_1_fu_431_p1.read());
}

void max_pool_1::thread_mul_ln1494_fu_394_p1() {
    mul_ln1494_fu_394_p1 =  (sc_lv<5>) (mul_ln1494_fu_394_p10.read());
}

void max_pool_1::thread_mul_ln1494_fu_394_p10() {
    mul_ln1494_fu_394_p10 = esl_zext<10,5>(select_ln13_2_fu_382_p3.read());
}

void max_pool_1::thread_mul_ln1494_fu_394_p2() {
    mul_ln1494_fu_394_p2 = (!ap_const_lv10_1A.is_01() || !mul_ln1494_fu_394_p1.read().is_01())? sc_lv<10>(): sc_biguint<10>(ap_const_lv10_1A) * sc_biguint<5>(mul_ln1494_fu_394_p1.read());
}

void max_pool_1::thread_or_ln13_fu_360_p2() {
    or_ln13_fu_360_p2 = (and_ln29_fu_348_p2.read() | icmp_ln13_fu_298_p2.read());
}

void max_pool_1::thread_or_ln26_1_fu_400_p2() {
    or_ln26_1_fu_400_p2 = (shl_ln26_mid1_fu_374_p3.read() | ap_const_lv5_1);
}

void max_pool_1::thread_or_ln26_fu_274_p2() {
    or_ln26_fu_274_p2 = (shl_ln_fu_266_p3.read() | ap_const_lv5_1);
}

void max_pool_1::thread_or_ln27_fu_528_p2() {
    or_ln27_fu_528_p2 = (shl_ln2_fu_437_p3.read() | ap_const_lv5_1);
}

void max_pool_1::thread_p_shl2_cast_fu_543_p3() {
    p_shl2_cast_fu_543_p3 = esl_concat<10,3>(add_ln1494_5_fu_538_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_p_shl4_cast_fu_496_p3() {
    p_shl4_cast_fu_496_p3 = esl_concat<10,3>(add_ln1494_3_fu_490_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_p_shl6_cast_fu_453_p3() {
    p_shl6_cast_fu_453_p3 = esl_concat<10,3>(add_ln1494_fu_448_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_p_shl_cast_fu_586_p3() {
    p_shl_cast_fu_586_p3 = esl_concat<10,3>(add_ln1494_7_fu_580_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_r_fu_354_p2() {
    r_fu_354_p2 = (!ap_const_lv4_1.is_01() || !select_ln29_4_fu_304_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln29_4_fu_304_p3.read()));
}

void max_pool_1::thread_select_ln13_1_fu_423_p3() {
    select_ln13_1_fu_423_p3 = (!and_ln29_reg_754.read()[0].is_01())? sc_lv<4>(): ((and_ln29_reg_754.read()[0].to_bool())? r_reg_759.read(): select_ln29_4_reg_743.read());
}

void max_pool_1::thread_select_ln13_2_fu_382_p3() {
    select_ln13_2_fu_382_p3 = (!and_ln29_fu_348_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln29_fu_348_p2.read()[0].to_bool())? shl_ln26_mid1_fu_374_p3.read(): select_ln29_6_fu_320_p3.read());
}

void max_pool_1::thread_select_ln13_3_fu_406_p3() {
    select_ln13_3_fu_406_p3 = (!and_ln29_fu_348_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln29_fu_348_p2.read()[0].to_bool())? or_ln26_1_fu_400_p2.read(): select_ln29_7_fu_328_p3.read());
}

void max_pool_1::thread_select_ln13_4_fu_623_p3() {
    select_ln13_4_fu_623_p3 = (!icmp_ln13_reg_738.read()[0].is_01())? sc_lv<8>(): ((icmp_ln13_reg_738.read()[0].to_bool())? ap_const_lv8_1: add_ln13_reg_782.read());
}

void max_pool_1::thread_select_ln13_fu_366_p3() {
    select_ln13_fu_366_p3 = (!or_ln13_fu_360_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln13_fu_360_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_c_0_phi_fu_259_p4.read());
}

void max_pool_1::thread_select_ln29_1_fu_665_p3() {
    select_ln29_1_fu_665_p3 = (!icmp_ln1494_1_fu_659_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_1_fu_659_p2.read()[0].to_bool())? conv_out_V_q1.read(): zext_ln29_1_fu_651_p1.read());
}

void max_pool_1::thread_select_ln29_2_fu_681_p3() {
    select_ln29_2_fu_681_p3 = (!icmp_ln1494_2_fu_676_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_2_fu_676_p2.read()[0].to_bool())? conv_out_V_q0.read(): select_ln29_1_reg_833.read());
}

void max_pool_1::thread_select_ln29_3_fu_694_p3() {
    select_ln29_3_fu_694_p3 = (!icmp_ln1494_3_fu_688_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_3_fu_688_p2.read()[0].to_bool())? conv_out_V_q1.read(): select_ln29_2_fu_681_p3.read());
}

void max_pool_1::thread_select_ln29_4_fu_304_p3() {
    select_ln29_4_fu_304_p3 = (!icmp_ln13_fu_298_p2.read()[0].is_01())? sc_lv<4>(): ((icmp_ln13_fu_298_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_r_0_phi_fu_248_p4.read());
}

void max_pool_1::thread_select_ln29_5_fu_312_p3() {
    select_ln29_5_fu_312_p3 = (!icmp_ln13_fu_298_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln13_fu_298_p2.read()[0].to_bool())? f_fu_292_p2.read(): ap_phi_mux_f_0_phi_fu_226_p4.read());
}

void max_pool_1::thread_select_ln29_6_fu_320_p3() {
    select_ln29_6_fu_320_p3 = (!icmp_ln13_fu_298_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln13_fu_298_p2.read()[0].to_bool())? ap_const_lv5_0: shl_ln_fu_266_p3.read());
}

void max_pool_1::thread_select_ln29_7_fu_328_p3() {
    select_ln29_7_fu_328_p3 = (!icmp_ln13_fu_298_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln13_fu_298_p2.read()[0].to_bool())? ap_const_lv5_1: or_ln26_fu_274_p2.read());
}

void max_pool_1::thread_select_ln29_fu_643_p3() {
    select_ln29_fu_643_p3 = (!icmp_ln1494_fu_637_p2.read()[0].is_01())? sc_lv<13>(): ((icmp_ln1494_fu_637_p2.read()[0].to_bool())? trunc_ln1494_fu_633_p1.read(): ap_const_lv13_0);
}

void max_pool_1::thread_shl_ln26_mid1_fu_374_p3() {
    shl_ln26_mid1_fu_374_p3 = esl_concat<4,1>(r_fu_354_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_shl_ln2_fu_437_p3() {
    shl_ln2_fu_437_p3 = esl_concat<4,1>(select_ln13_reg_764.read(), ap_const_lv1_0);
}

void max_pool_1::thread_shl_ln_fu_266_p3() {
    shl_ln_fu_266_p3 = esl_concat<4,1>(ap_phi_mux_r_0_phi_fu_248_p4.read(), ap_const_lv1_0);
}

void max_pool_1::thread_sub_ln1494_1_fu_516_p2() {
    sub_ln1494_1_fu_516_p2 = (!p_shl4_cast_fu_496_p3.read().is_01() || !zext_ln1494_7_fu_512_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(p_shl4_cast_fu_496_p3.read()) - sc_biguint<13>(zext_ln1494_7_fu_512_p1.read()));
}

void max_pool_1::thread_sub_ln1494_2_fu_563_p2() {
    sub_ln1494_2_fu_563_p2 = (!p_shl2_cast_fu_543_p3.read().is_01() || !zext_ln1494_10_fu_559_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(p_shl2_cast_fu_543_p3.read()) - sc_biguint<13>(zext_ln1494_10_fu_559_p1.read()));
}

void max_pool_1::thread_sub_ln1494_3_fu_606_p2() {
    sub_ln1494_3_fu_606_p2 = (!p_shl_cast_fu_586_p3.read().is_01() || !zext_ln1494_12_fu_602_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(p_shl_cast_fu_586_p3.read()) - sc_biguint<13>(zext_ln1494_12_fu_602_p1.read()));
}

void max_pool_1::thread_sub_ln1494_fu_473_p2() {
    sub_ln1494_fu_473_p2 = (!p_shl6_cast_fu_453_p3.read().is_01() || !zext_ln1494_5_fu_469_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(p_shl6_cast_fu_453_p3.read()) - sc_biguint<13>(zext_ln1494_5_fu_469_p1.read()));
}

void max_pool_1::thread_tmp_1_fu_504_p3() {
    tmp_1_fu_504_p3 = esl_concat<10,1>(add_ln1494_3_fu_490_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_tmp_2_fu_551_p3() {
    tmp_2_fu_551_p3 = esl_concat<10,1>(add_ln1494_5_fu_538_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_tmp_3_fu_594_p3() {
    tmp_3_fu_594_p3 = esl_concat<10,1>(add_ln1494_7_fu_580_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_tmp_fu_461_p3() {
    tmp_fu_461_p3 = esl_concat<10,1>(add_ln1494_fu_448_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_trunc_ln1494_fu_633_p1() {
    trunc_ln1494_fu_633_p1 = conv_out_V_q0.read().range(13-1, 0);
}

void max_pool_1::thread_xor_ln29_fu_336_p2() {
    xor_ln29_fu_336_p2 = (icmp_ln13_fu_298_p2.read() ^ ap_const_lv1_1);
}

void max_pool_1::thread_zext_ln1494_10_fu_559_p1() {
    zext_ln1494_10_fu_559_p1 = esl_zext<13,11>(tmp_2_fu_551_p3.read());
}

void max_pool_1::thread_zext_ln1494_11_fu_575_p1() {
    zext_ln1494_11_fu_575_p1 = esl_zext<64,13>(add_ln1494_6_fu_569_p2.read());
}

void max_pool_1::thread_zext_ln1494_12_fu_602_p1() {
    zext_ln1494_12_fu_602_p1 = esl_zext<13,11>(tmp_3_fu_594_p3.read());
}

void max_pool_1::thread_zext_ln1494_13_fu_655_p1() {
    zext_ln1494_13_fu_655_p1 = esl_zext<64,13>(add_ln1494_8_reg_808.read());
}

void max_pool_1::thread_zext_ln1494_4_fu_444_p1() {
    zext_ln1494_4_fu_444_p1 = esl_zext<10,5>(shl_ln2_fu_437_p3.read());
}

void max_pool_1::thread_zext_ln1494_5_fu_469_p1() {
    zext_ln1494_5_fu_469_p1 = esl_zext<13,11>(tmp_fu_461_p3.read());
}

void max_pool_1::thread_zext_ln1494_6_fu_485_p1() {
    zext_ln1494_6_fu_485_p1 = esl_zext<64,13>(add_ln1494_2_fu_479_p2.read());
}

void max_pool_1::thread_zext_ln1494_7_fu_512_p1() {
    zext_ln1494_7_fu_512_p1 = esl_zext<13,11>(tmp_1_fu_504_p3.read());
}

void max_pool_1::thread_zext_ln1494_8_fu_629_p1() {
    zext_ln1494_8_fu_629_p1 = esl_zext<64,13>(add_ln1494_4_reg_798.read());
}

void max_pool_1::thread_zext_ln1494_9_fu_534_p1() {
    zext_ln1494_9_fu_534_p1 = esl_zext<10,5>(or_ln27_fu_528_p2.read());
}

void max_pool_1::thread_zext_ln203_5_fu_711_p1() {
    zext_ln203_5_fu_711_p1 = esl_zext<64,8>(grp_fu_720_p3.read());
}

void max_pool_1::thread_zext_ln29_1_fu_651_p1() {
    zext_ln29_1_fu_651_p1 = esl_zext<14,13>(select_ln29_fu_643_p3.read());
}

void max_pool_1::thread_zext_ln29_fu_420_p1() {
    zext_ln29_fu_420_p1 = esl_zext<13,3>(select_ln29_5_reg_748.read());
}

void max_pool_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_280_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_280_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<4>) ("XXXX");
            break;
    }
}

}

