VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob144_conwaylife_test.sv:96: $finish called at 25116 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 5023 samples

Simulation finished at 25116 ps
Mismatches: 0 in 5023 samples
