{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499819039233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499819039248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 19:23:58 2017 " "Processing started: Tue Jul 11 19:23:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499819039248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819039248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819039248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499819040092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499819040092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SOURCES/SignExtend.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "SOURCES/ShiftLeft2.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "SOURCES/RegisterFile.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "SOURCES/PC_Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/muxregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/muxregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "SOURCES/MUXRegisterFile.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "SOURCES/Multiplexer2to1.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "SOURCES/MIPS_Processor_TB.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteRegister_wire WriteRegister_Wire MIPS_Processor.v(82) " "Verilog HDL Declaration information at MIPS_Processor.v(82): object \"WriteRegister_wire\" differs only in case from object \"WriteRegister_Wire\" in the same scope" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1499819062522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXMEM_WriteRegister_Wire EXMEM_WriteRegister_wire MIPS_Processor.v(84) " "Verilog HDL Declaration information at MIPS_Processor.v(84): object \"EXMEM_WriteRegister_Wire\" differs only in case from object \"EXMEM_WriteRegister_wire\" in the same scope" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1499819062522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEMWB_WriteRegister_Wire MEMWB_WriteRegister_wire MIPS_Processor.v(85) " "Verilog HDL Declaration information at MIPS_Processor.v(85): object \"MEMWB_WriteRegister_Wire\" differs only in case from object \"MEMWB_WriteRegister_wire\" in the same scope" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1499819062522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file sources/definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/decoderregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/decoderregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "SOURCES/DecoderRegisterFile.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "SOURCES/DataMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "SOURCES/Control.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "SOURCES/ANDGate.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "SOURCES/ALUControl.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "SOURCES/Adder32bits.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shiftleft16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shiftleft16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16bit " "Found entity 1: ShiftLeft16bit" {  } { { "SOURCES/ShiftLeft16bit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ShiftLeft16bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adderjump.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adderjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderJump " "Found entity 1: AdderJump" {  } { { "SOURCES/AdderJump.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/AdderJump.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/forwardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/forwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexor3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexor3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor3to1 " "Found entity 1: Multiplexor3to1" {  } { { "SOURCES/Multiplexor3to1.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Multiplexor3to1.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "SOURCES/HazardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/HazardUnit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer2to1reg.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer2to1reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1Reg " "Found entity 1: Multiplexer2to1Reg" {  } { { "SOURCES/Multiplexer2to1Reg.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Multiplexer2to1Reg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819062600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXMEM_Zero_wire MIPS_Processor.v(440) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(440): created implicit net for \"EXMEM_Zero_wire\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 440 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXMEM_B_wire MIPS_Processor.v(512) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(512): created implicit net for \"EXMEM_B_wire\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 512 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite_wire1 MIPS_Processor.v(599) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(599): created implicit net for \"RegWrite_wire1\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 599 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Memto_Reg1 MIPS_Processor.v(641) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(641): created implicit net for \"Memto_Reg1\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Read1 MIPS_Processor.v(727) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(727): created implicit net for \"Mem_Read1\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 727 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Write1 MIPS_Processor.v(756) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(756): created implicit net for \"Mem_Write1\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 756 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499819062827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "SOURCES/MIPS_Processor.v" "ControlUnit" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:ProgramCounter " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:ProgramCounter\"" {  } { { "SOURCES/MIPS_Processor.v" "ProgramCounter" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Puls_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Puls_4\"" {  } { { "SOURCES/MIPS_Processor.v" "PC_Puls_4" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "SOURCES/MIPS_Processor.v" "Register_File" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "SOURCES/RegisterFile.v" "Decoder" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "SOURCES/RegisterFile.v" "Register_Zero" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_sp " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_sp\"" {  } { { "SOURCES/RegisterFile.v" "Register_sp" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/RegisterFile.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "SOURCES/RegisterFile.v" "MUXRegister1" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/RegisterFile.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:Forward_Unit " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:Forward_Unit\"" {  } { { "SOURCES/MIPS_Processor.v" "Forward_Unit" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ForwardA ForwardUnit.v(23) " "Verilog HDL Always Construct warning at ForwardUnit.v(23): inferring latch(es) for variable \"ForwardA\", which holds its previous value in one or more paths through the always construct" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ForwardB ForwardUnit.v(23) " "Verilog HDL Always Construct warning at ForwardUnit.v(23): inferring latch(es) for variable \"ForwardB\", which holds its previous value in one or more paths through the always construct" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForwardB\[0\] ForwardUnit.v(27) " "Inferred latch for \"ForwardB\[0\]\" at ForwardUnit.v(27)" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForwardB\[1\] ForwardUnit.v(27) " "Inferred latch for \"ForwardB\[1\]\" at ForwardUnit.v(27)" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForwardA\[0\] ForwardUnit.v(27) " "Inferred latch for \"ForwardA\[0\]\" at ForwardUnit.v(27)" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ForwardA\[1\] ForwardUnit.v(27) " "Inferred latch for \"ForwardA\[1\]\" at ForwardUnit.v(27)" {  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 "|MIPS_Processor|ForwardUnit:Forward_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:Hazard_Unit " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:Hazard_Unit\"" {  } { { "SOURCES/MIPS_Processor.v" "Hazard_Unit" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Register_EXMEM_Zero " "Elaborating entity \"Register\" for hierarchy \"Register:Register_EXMEM_Zero\"" {  } { { "SOURCES/MIPS_Processor.v" "Register_EXMEM_Zero" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Register.v(29) " "Verilog HDL assignment warning at Register.v(29): truncated value with size 32 to match size of target (1)" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499819062921 "|MIPS_Processor|Register:Register_EXMEM_Zero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Register_EXMEM_MuxRegDst " "Elaborating entity \"Register\" for hierarchy \"Register:Register_EXMEM_MuxRegDst\"" {  } { { "SOURCES/MIPS_Processor.v" "Register_EXMEM_MuxRegDst" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Register.v(29) " "Verilog HDL assignment warning at Register.v(29): truncated value with size 32 to match size of target (5)" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499819062921 "|MIPS_Processor|Register:Register_EXMEM_MuxRegDst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Register_IDEX_ALUOp " "Elaborating entity \"Register\" for hierarchy \"Register:Register_IDEX_ALUOp\"" {  } { { "SOURCES/MIPS_Processor.v" "Register_IDEX_ALUOp" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Register.v(29) " "Verilog HDL assignment warning at Register.v(29): truncated value with size 32 to match size of target (3)" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499819062937 "|MIPS_Processor|Register:Register_IDEX_ALUOp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "SOURCES/MIPS_Processor.v" "ROMProgramMemory" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819062937 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 ProgramMemory.v(38) " "Verilog HDL warning at ProgramMemory.v(38): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1499819063030 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop ProgramMemory.v(43) " "Verilog HDL Always Construct warning at ProgramMemory.v(43): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Instruction ProgramMemory.v(41) " "Verilog HDL Always Construct warning at ProgramMemory.v(41): inferring latch(es) for variable \"Instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(34) " "Net \"rom.data_a\" at ProgramMemory.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(34) " "Net \"rom.waddr_a\" at ProgramMemory.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(34) " "Net \"rom.we_a\" at ProgramMemory.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[0\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[0\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[1\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[1\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[2\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[2\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[3\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[3\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[4\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[4\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[5\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[5\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[6\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[6\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[7\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[7\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[8\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[8\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[9\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[9\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[10\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[10\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[11\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[11\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[12\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[12\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[13\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[13\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[14\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[14\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[15\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[15\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[16\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[16\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[17\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[17\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[18\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[18\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[19\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[19\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[20\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[20\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[21\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[21\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[22\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[22\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[23\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[23\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[24\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[24\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063046 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[25\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[25\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[26\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[26\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[27\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[27\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[28\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[28\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[29\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[29\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[30\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[30\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Instruction\[31\] ProgramMemory.v(43) " "Inferred latch for \"Instruction\[31\]\" at ProgramMemory.v(43)" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063062 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:MemoriaRAM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:MemoriaRAM\"" {  } { { "SOURCES/MIPS_Processor.v" "MemoriaRAM" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_DataMemory " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_DataMemory\"" {  } { { "SOURCES/MIPS_Processor.v" "MUX_DataMemory" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "SOURCES/MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtendForConstants " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtendForConstants\"" {  } { { "SOURCES/MIPS_Processor.v" "SignExtendForConstants" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:Shifter_Branch " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:Shifter_Branch\"" {  } { { "SOURCES/MIPS_Processor.v" "Shifter_Branch" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16bit ShiftLeft16bit:ShifterJump " "Elaborating entity \"ShiftLeft16bit\" for hierarchy \"ShiftLeft16bit:ShifterJump\"" {  } { { "SOURCES/MIPS_Processor.v" "ShifterJump" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForBEQ_BNE " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForBEQ_BNE\"" {  } { { "SOURCES/MIPS_Processor.v" "MUX_ForBEQ_BNE" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:BranchANDZero " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:BranchANDZero\"" {  } { { "SOURCES/MIPS_Processor.v" "BranchANDZero" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "SOURCES/MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "SOURCES/MIPS_Processor.v" "ArithmeticLogicUnit" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063109 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero ALU.v(41) " "Verilog HDL Always Construct warning at ALU.v(41): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU.v(41) " "Verilog HDL Always Construct warning at ALU.v(41): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU.v(41) " "Inferred latch for \"ALUResult\[0\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU.v(41) " "Inferred latch for \"ALUResult\[1\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU.v(41) " "Inferred latch for \"ALUResult\[2\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU.v(41) " "Inferred latch for \"ALUResult\[3\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU.v(41) " "Inferred latch for \"ALUResult\[4\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU.v(41) " "Inferred latch for \"ALUResult\[5\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU.v(41) " "Inferred latch for \"ALUResult\[6\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU.v(41) " "Inferred latch for \"ALUResult\[7\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU.v(41) " "Inferred latch for \"ALUResult\[8\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU.v(41) " "Inferred latch for \"ALUResult\[9\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU.v(41) " "Inferred latch for \"ALUResult\[10\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU.v(41) " "Inferred latch for \"ALUResult\[11\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU.v(41) " "Inferred latch for \"ALUResult\[12\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU.v(41) " "Inferred latch for \"ALUResult\[13\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU.v(41) " "Inferred latch for \"ALUResult\[14\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU.v(41) " "Inferred latch for \"ALUResult\[15\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU.v(41) " "Inferred latch for \"ALUResult\[16\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU.v(41) " "Inferred latch for \"ALUResult\[17\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU.v(41) " "Inferred latch for \"ALUResult\[18\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU.v(41) " "Inferred latch for \"ALUResult\[19\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU.v(41) " "Inferred latch for \"ALUResult\[20\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU.v(41) " "Inferred latch for \"ALUResult\[21\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU.v(41) " "Inferred latch for \"ALUResult\[22\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU.v(41) " "Inferred latch for \"ALUResult\[23\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU.v(41) " "Inferred latch for \"ALUResult\[24\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU.v(41) " "Inferred latch for \"ALUResult\[25\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU.v(41) " "Inferred latch for \"ALUResult\[26\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU.v(41) " "Inferred latch for \"ALUResult\[27\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU.v(41) " "Inferred latch for \"ALUResult\[28\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU.v(41) " "Inferred latch for \"ALUResult\[29\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU.v(41) " "Inferred latch for \"ALUResult\[30\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU.v(41) " "Inferred latch for \"ALUResult\[31\]\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.v(41) " "Inferred latch for \"Zero\" at ALU.v(41)" {  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|ALU:ArithmeticLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor3to1 Multiplexor3to1:MUX_ForForwardA " "Elaborating entity \"Multiplexor3to1\" for hierarchy \"Multiplexor3to1:MUX_ForForwardA\"" {  } { { "SOURCES/MIPS_Processor.v" "MUX_ForForwardA" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MUX_Data2 Multiplexor3to1.v(30) " "Verilog HDL Always Construct warning at Multiplexor3to1.v(30): variable \"MUX_Data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SOURCES/Multiplexor3to1.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Multiplexor3to1.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 "|MIPS_Processor|Multiplexor3to1:MUX_ForForwardA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1Reg Multiplexer2to1Reg:MUX_IDEXRegWrite " "Elaborating entity \"Multiplexer2to1Reg\" for hierarchy \"Multiplexer2to1Reg:MUX_IDEXRegWrite\"" {  } { { "SOURCES/MIPS_Processor.v" "MUX_IDEXRegWrite" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819063124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[7\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[7\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[6\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[6\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[5\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[5\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[4\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[4\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[3\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[3\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[2\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[2\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[1\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[1\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[0\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[0\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[9\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[9\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[10\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[10\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[11\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[11\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[12\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[12\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[13\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[13\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[14\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[14\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[15\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[15\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[16\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[16\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[17\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[17\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[18\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[18\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[19\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[19\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[20\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[20\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[21\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[21\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[22\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[22\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[23\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[23\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[24\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[24\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[25\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[25\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[26\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[26\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[27\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[27\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[28\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[28\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[29\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[29\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[30\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[30\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[31\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[31\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ProgramMemory:ROMProgramMemory\|Instruction\[8\] " "LATCH primitive \"ProgramMemory:ROMProgramMemory\|Instruction\[8\]\" is permanently enabled" {  } { { "SOURCES/ProgramMemory.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ProgramMemory.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1499819063796 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:MemoriaRAM\|ram_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:MemoriaRAM\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1499819064841 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:MemoriaRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:MemoriaRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ProgramMemory:ROMProgramMemory\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ProgramMemory:ROMProgramMemory\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif " "Parameter INIT_FILE set to db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1499819066596 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1499819066596 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1499819066596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:MemoriaRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:MemoriaRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819066752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:MemoriaRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:MemoriaRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499819066752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/db/altsyncram_a3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819066862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819066862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramMemory:ROMProgramMemory\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ProgramMemory:ROMProgramMemory\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819066877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramMemory:ROMProgramMemory\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ProgramMemory:ROMProgramMemory\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1499819066877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1499819066877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb81 " "Found entity 1: altsyncram_jb81" {  } { { "db/altsyncram_jb81.tdf" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/db/altsyncram_jb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499819066971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819066971 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPS_Projects/MIPS_PROCESSOR/db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPS_Projects/MIPS_PROCESSOR/db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1499819067190 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPS_Projects/MIPS_PROCESSOR/db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPS_Projects/MIPS_PROCESSOR/db/MIPS_Processor.ram0_ProgramMemory_2093c3a2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1499819067190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[0\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[1\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[2\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[3\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[4\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[5\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[6\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[7\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[8\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[9\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[10\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[11\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[12\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[13\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[14\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[15\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[16\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[17\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[18\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[19\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068346 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[20\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[21\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[22\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[23\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[24\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[25\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[26\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[27\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[28\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[29\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[30\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|ALUResult\[31\] " "Latch ALU:ArithmeticLogicUnit\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ForwardUnit:Forward_Unit\|ForwardB\[1\] " "Latch ForwardUnit:Forward_Unit\|ForwardB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_EXMEM_RegWrite\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_EXMEM_RegWrite\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ForwardUnit:Forward_Unit\|ForwardB\[0\] " "Latch ForwardUnit:Forward_Unit\|ForwardB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_MEMWB_RegWrite\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_MEMWB_RegWrite\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ForwardUnit:Forward_Unit\|ForwardA\[0\] " "Latch ForwardUnit:Forward_Unit\|ForwardA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_MEMWB_RegWrite\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_MEMWB_RegWrite\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Register:Register_EXMEM_RegWrite\|DataOutput\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Register:Register_EXMEM_RegWrite\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ForwardUnit:Forward_Unit\|ForwardA\[1\] " "Latch ForwardUnit:Forward_Unit\|ForwardA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Register:Register_EXMEM_RegWrite\|DataOutput\[0\] " "Ports ENA and PRE on the latch are fed by the same signal Register:Register_EXMEM_RegWrite\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ForwardUnit.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ForwardUnit.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ArithmeticLogicUnit\|Zero " "Latch ALU:ArithmeticLogicUnit\|Zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register:Register_IDEX_ALUOp\|DataOutput\[0\] " "Ports D and ENA on the latch are fed by the same signal Register:Register_IDEX_ALUOp\|DataOutput\[0\]" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499819068362 ""}  } { { "SOURCES/ALU.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/ALU.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499819068362 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SOURCES/Register.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/Register.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1499819068377 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1499819068377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[2\] GND " "Pin \"PortOut\[2\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[3\] GND " "Pin \"PortOut\[3\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[4\] GND " "Pin \"PortOut\[4\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[5\] GND " "Pin \"PortOut\[5\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[6\] GND " "Pin \"PortOut\[6\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[7\] GND " "Pin \"PortOut\[7\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[8\] GND " "Pin \"PortOut\[8\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[9\] GND " "Pin \"PortOut\[9\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[10\] GND " "Pin \"PortOut\[10\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[11\] GND " "Pin \"PortOut\[11\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[12\] GND " "Pin \"PortOut\[12\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[13\] GND " "Pin \"PortOut\[13\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[14\] GND " "Pin \"PortOut\[14\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[15\] GND " "Pin \"PortOut\[15\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[16\] GND " "Pin \"PortOut\[16\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[17\] GND " "Pin \"PortOut\[17\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[18\] GND " "Pin \"PortOut\[18\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[19\] GND " "Pin \"PortOut\[19\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[20\] GND " "Pin \"PortOut\[20\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[21\] GND " "Pin \"PortOut\[21\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[22\] GND " "Pin \"PortOut\[22\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[23\] GND " "Pin \"PortOut\[23\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[24\] GND " "Pin \"PortOut\[24\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[25\] GND " "Pin \"PortOut\[25\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[26\] GND " "Pin \"PortOut\[26\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[27\] GND " "Pin \"PortOut\[27\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[28\] GND " "Pin \"PortOut\[28\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[29\] GND " "Pin \"PortOut\[29\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[30\] GND " "Pin \"PortOut\[30\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[31\] GND " "Pin \"PortOut\[31\]\" is stuck at GND" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1499819071519 "|MIPS_Processor|PortOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1499819071519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499819072019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499819086925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MIPS_Projects/MIPS_PROCESSOR/output_files/MIPS_Processor.map.smsg " "Generated suppressed messages file C:/MIPS_Projects/MIPS_PROCESSOR/output_files/MIPS_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819087159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499819087535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499819087535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "SOURCES/MIPS_Processor.v" "" { Text "C:/MIPS_Projects/MIPS_PROCESSOR/SOURCES/MIPS_Processor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1499819088003 "|MIPS_Processor|PortIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1499819088003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3683 " "Implemented 3683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499819088003 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499819088003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3545 " "Implemented 3545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499819088003 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1499819088003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499819088003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499819088081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 19:24:48 2017 " "Processing ended: Tue Jul 11 19:24:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499819088081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499819088081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499819088081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499819088081 ""}
