$date
	Sat Oct 18 14:14:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TopModule_tb $end
$scope module uut $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 # WE $end
$var wire 1 $ WE3 $end
$var wire 1 % Zero $end
$var wire 32 & WD3 [31:0] $end
$var wire 32 ' SrcB [31:0] $end
$var wire 1 ( ResultSrc $end
$var wire 1 ) RegWrite $end
$var wire 32 * RD3 [31:0] $end
$var wire 32 + RD2 [31:0] $end
$var wire 32 , RD1 [31:0] $end
$var wire 32 - RD [31:0] $end
$var wire 32 . PCTarget [31:0] $end
$var wire 1 / PCSrc $end
$var wire 32 0 PCPlus4 [31:0] $end
$var wire 32 1 PCNext [31:0] $end
$var wire 32 2 PC [31:0] $end
$var wire 1 3 MemWrite $end
$var wire 2 4 ImmSrc [1:0] $end
$var wire 32 5 ImmExt [31:0] $end
$var wire 1 6 Branch $end
$var wire 1 7 ALUSrc $end
$var wire 32 8 ALUResult [31:0] $end
$var wire 2 9 ALUOp [1:0] $end
$var wire 3 : ALUControl [2:0] $end
$scope module ALU1 $end
$var wire 32 ; SrcB [31:0] $end
$var wire 32 < SrcA [31:0] $end
$var wire 3 = ALUControl [2:0] $end
$var reg 32 > ALUResult [31:0] $end
$var reg 1 % Zero $end
$upscope $end
$scope module ALUDecoder1 $end
$var wire 3 ? funct3 [2:0] $end
$var wire 7 @ funct7 [6:0] $end
$var wire 7 A op [6:0] $end
$var wire 2 B ALUOp [1:0] $end
$var reg 3 C ALUControl [2:0] $end
$upscope $end
$scope module BranchJump1 $end
$var wire 1 % Zero $end
$var wire 1 6 Branch $end
$var reg 1 / PCSrc $end
$upscope $end
$scope module DataMemory1 $end
$var wire 32 D A_DM [31:0] $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 # WE $end
$var wire 32 E WD [31:0] $end
$var reg 32 F RD3 [31:0] $end
$var integer 32 G i [31:0] $end
$upscope $end
$scope module Extend1 $end
$var wire 25 H Imm [24:0] $end
$var wire 2 I ImmSrc [1:0] $end
$var reg 32 J ImmExt [31:0] $end
$upscope $end
$scope module InstructionMemory1 $end
$var wire 32 K A [31:0] $end
$var reg 32 L RD [31:0] $end
$upscope $end
$scope module MainDecoder1 $end
$var wire 7 M op [6:0] $end
$var reg 2 N ALUOp [1:0] $end
$var reg 1 7 ALUSrc $end
$var reg 1 6 Branch $end
$var reg 2 O ImmSrc [1:0] $end
$var reg 1 3 MemWrite $end
$var reg 1 ) RegWrite $end
$var reg 1 ( ResultSrc $end
$upscope $end
$scope module PC1 $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 32 P PCNext [31:0] $end
$var reg 32 Q PC [31:0] $end
$upscope $end
$scope module PCMux1 $end
$var wire 1 / PCSrc $end
$var wire 32 R PCTarget [31:0] $end
$var wire 32 S PCPlus4 [31:0] $end
$var reg 32 T PCNext [31:0] $end
$upscope $end
$scope module PCPlus41 $end
$var wire 32 U PC [31:0] $end
$var reg 32 V PCPlus4 [31:0] $end
$upscope $end
$scope module PCPlusImm1 $end
$var wire 32 W ImmExt [31:0] $end
$var wire 32 X PC [31:0] $end
$var reg 32 Y PCTarget [31:0] $end
$upscope $end
$scope module RegisterFile1 $end
$var wire 5 Z A1 [4:0] $end
$var wire 5 [ A2 [4:0] $end
$var wire 5 \ A3 [4:0] $end
$var wire 1 ! CLK $end
$var wire 1 " RST $end
$var wire 1 $ WE3 $end
$var wire 32 ] WD3 [31:0] $end
$var reg 32 ^ RD1 [31:0] $end
$var reg 32 _ RD2 [31:0] $end
$var integer 32 ` i [31:0] $end
$upscope $end
$scope module ResultMux1 $end
$var wire 32 a ALUResult [31:0] $end
$var wire 32 b ReadData [31:0] $end
$var wire 1 ( ResultSrc $end
$var reg 32 c Result [31:0] $end
$upscope $end
$scope module SrcBMux1 $end
$var wire 1 7 ALUSrc $end
$var wire 32 d ImmExt [31:0] $end
$var wire 32 e RD2 [31:0] $end
$var reg 32 f SrcB [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
x6
bx 5
bx 4
x3
bx 2
bx 1
bx 0
x/
bx .
bx -
bx ,
bx +
bx *
x)
x(
bx '
bx &
x%
z$
z#
0"
0!
$end
#5000
b1010 &
b1010 ]
b1010 c
b1010 *
b1010 F
b1010 b
0%
b100 8
b100 >
b100 D
b100 a
b100 '
b100 ;
b100 f
b100 1
b100 P
b100 T
0/
b100 .
b100 R
b100 Y
b0 +
b0 E
b0 _
b0 e
b0 ,
b0 <
b0 ^
06
1(
17
b0 9
b0 B
b0 N
03
b0 4
b0 I
b0 O
1)
b100 5
b100 J
b100 W
b100 d
b0 :
b0 =
b0 C
b1 \
b100 [
b0 Z
b11 M
b1000000001000001 H
b11 A
b0 @
b10 ?
b100 0
b100 S
b100 V
b10000000010000010000011 -
b10000000010000010000011 L
b0 2
b0 K
b0 Q
b0 U
b0 X
b100000 G
b100000 `
1!
#10000
0!
#15000
b100000 `
b100000 G
1!
#20000
0!
#25000
b100000 G
b100000 `
1!
#30000
0!
1"
#35000
b1000 8
b1000 >
b1000 D
b1000 a
b1000 '
b1000 ;
b1000 f
b1000 1
b1000 P
b1000 T
b1000 5
b1000 J
b1000 W
b1000 d
b10 \
b1000 [
b10000000001000010 H
b100000000010000100000011 -
b100000000010000100000011 L
b1000 0
b1000 S
b1000 V
b1100 .
b1100 R
b1100 Y
b100 2
b100 K
b100 Q
b100 U
b100 X
1!
#40000
0!
#45000
1%
b0 8
b0 >
b0 D
b0 a
b0 '
b0 ;
b0 f
b1100 1
b1100 P
b1100 T
b0 &
b0 ]
b0 c
0(
07
b10 9
b10 B
b10 N
b1 5
b1 J
b1 W
b1 d
b11 \
b1 [
b10 Z
b110011 M
b10001000000011 H
b110011 A
b0 ?
b1100 0
b1100 S
b1100 V
b100010000000110110011 -
b100010000000110110011 L
b1001 .
b1001 R
b1001 Y
b1000 2
b1000 K
b1000 Q
b1000 U
b1000 X
1!
#50000
0!
#55000
b1100 &
b1100 ]
b1100 c
0%
b1100 8
b1100 >
b1100 D
b1100 a
b1100 '
b1100 ;
b1100 f
b10000 1
b10000 P
b10000 T
17
b0 9
b0 B
b0 N
13
b1 4
b1 I
b1 O
0)
b1100 5
b1100 J
b1100 W
b1100 d
b0 :
b0 =
b0 C
b1100 \
b11 [
b0 Z
b100011 M
b110000001001100 H
b100011 A
b10 ?
b1100000010011000100011 -
b1100000010011000100011 L
b10000 0
b10000 S
b10000 V
b11000 .
b11000 R
b11000 Y
b1100 2
b1100 K
b1100 Q
b1100 U
b1100 X
1!
#60000
0!
#65000
b10100 1
b10100 P
b10100 T
b10100 0
b10100 S
b10100 V
b11100 .
b11100 R
b11100 Y
b10000 2
b10000 K
b10000 Q
b10000 U
b10000 X
1!
#70000
0!
#75000
b11000 1
b11000 P
b11000 T
b11000 0
b11000 S
b11000 V
b100000 .
b100000 R
b100000 Y
b10100 2
b10100 K
b10100 Q
b10100 U
b10100 X
1!
#80000
0!
#85000
b11100 1
b11100 P
b11100 T
b11100 0
b11100 S
b11100 V
b100100 .
b100100 R
b100100 Y
b11000 2
b11000 K
b11000 Q
b11000 U
b11000 X
1!
#90000
0!
#95000
b100000 1
b100000 P
b100000 T
b100000 0
b100000 S
b100000 V
b101000 .
b101000 R
b101000 Y
b11100 2
b11100 K
b11100 Q
b11100 U
b11100 X
1!
#100000
0!
#105000
b100100 1
b100100 P
b100100 T
b100100 0
b100100 S
b100100 V
b101100 .
b101100 R
b101100 Y
b100000 2
b100000 K
b100000 Q
b100000 U
b100000 X
1!
#110000
0!
#115000
b101000 1
b101000 P
b101000 T
b101000 0
b101000 S
b101000 V
b110000 .
b110000 R
b110000 Y
b100100 2
b100100 K
b100100 Q
b100100 U
b100100 X
1!
#120000
0!
#125000
b101100 1
b101100 P
b101100 T
b101100 0
b101100 S
b101100 V
b110100 .
b110100 R
b110100 Y
b101000 2
b101000 K
b101000 Q
b101000 U
b101000 X
1!
#130000
0!
0"
#135000
b100 8
b100 >
b100 D
b100 a
b100 '
b100 ;
b100 f
b100 1
b100 P
b100 T
b1010 &
b1010 ]
b1010 c
1(
03
b0 4
b0 I
b0 O
1)
b100 5
b100 J
b100 W
b100 d
b1 \
b100 [
b11 M
b1000000001000001 H
b11 A
b10000000010000010000011 -
b10000000010000010000011 L
b100 0
b100 S
b100 V
b100 .
b100 R
b100 Y
b0 2
b0 K
b0 Q
b0 U
b0 X
b100000 `
b100000 G
1!
#140000
0!
#145000
b100000 G
b100000 `
1!
#150000
0!
