<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\PolyphonyMatrix_Clock\impl\gwsynthesis\LEDMatrix.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangNano9K_motordriver\sampleProject\PolyphonyMatrix_Clock\src\top.cst_old</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 02 14:05:35 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1075</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>834</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_2/n4133_s5/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">40.916(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>oneSecondOverflow</td>
<td>50.000(MHz)</td>
<td>666.346(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of inst_2/n4154_8!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-28.741</td>
<td>18</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-90.649</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_0_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>100.704</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-89.992</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_5_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>100.046</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-89.935</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_7_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>99.990</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-89.129</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_6_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>99.183</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-88.432</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_2_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>98.487</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-88.365</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_3_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>98.420</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-88.280</td>
<td>inst_2/m_main_cj_time2_25_s2/Q</td>
<td>inst_2/FONT_DATA_4_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>-0.485</td>
<td>98.335</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.440</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_22_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.040</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.412</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_21_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.012</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.778</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_31_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.378</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.305</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_30_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.905</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.570</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_19_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.170</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.536</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_29_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.136</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.737</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_18_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.337</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.218</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_27_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.818</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.218</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_28_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.818</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.956</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_t657_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.556</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.775</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_windowCounter2_26_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.375</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.630</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_17_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.230</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.354</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_t657_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.954</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.259</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_t657_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.859</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.257</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_14_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.857</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.103</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_t657_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.703</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.099</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
<td>inst_2/m_main_cj_t657_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.699</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.095</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_10_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.695</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3/Q</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[30]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[30]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[30]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[30]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[30]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[30]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[27]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[27]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[26]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[26]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[26]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[26]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[25]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[25]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[25]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[25]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[24]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[24]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[23]_3_s2/Q</td>
<td>inst_2/m_main_cj_array743[23]_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[23]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[23]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[22]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[22]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[21]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[21]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[21]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[21]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[21]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[21]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.990</td>
<td>9.240</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oneSecondOverflow</td>
<td>oneSecondCLK_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/boardLED1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/col_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/row_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_i_inl13_29_s2</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_old_rotary1_a5_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_windowCounter2_12_s2</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_array743[15]_7_s2</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_array743[14]_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-90.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>94.091</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>95.190</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>96.525</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_2/n4061_s5/I3</td>
</tr>
<tr>
<td>97.624</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s5/F</td>
</tr>
<tr>
<td>97.630</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>inst_2/n4061_s2/I1</td>
</tr>
<tr>
<td>98.452</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s2/F</td>
</tr>
<tr>
<td>98.942</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>inst_2/n4061_s0/I2</td>
</tr>
<tr>
<td>99.764</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s0/F</td>
</tr>
<tr>
<td>100.258</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][B]</td>
<td>inst_2/n4082_s0/I1</td>
</tr>
<tr>
<td>100.883</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s0/F</td>
</tr>
<tr>
<td>101.929</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>inst_2/FONT_DATA_0_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[2][B]</td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.455, 51.096%; route: 48.790, 48.449%; tC2Q: 0.458, 0.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>93.933</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td>inst_2/n4063_s5/I1</td>
</tr>
<tr>
<td>94.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C27[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s5/F</td>
</tr>
<tr>
<td>95.558</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>inst_2/n4063_s11/I3</td>
</tr>
<tr>
<td>96.590</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s11/F</td>
</tr>
<tr>
<td>96.595</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td>inst_2/n4063_s8/I2</td>
</tr>
<tr>
<td>97.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s8/F</td>
</tr>
<tr>
<td>97.633</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>inst_2/n4063_s4/I0</td>
</tr>
<tr>
<td>98.455</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s4/F</td>
</tr>
<tr>
<td>98.950</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>inst_2/n4063_s0/I3</td>
</tr>
<tr>
<td>99.752</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s0/F</td>
</tr>
<tr>
<td>100.173</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>inst_2/n4066_s0/I0</td>
</tr>
<tr>
<td>101.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4066_s0/F</td>
</tr>
<tr>
<td>101.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>inst_2/FONT_DATA_5_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[2][A]</td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>56</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 52.401, 52.377%; route: 47.187, 47.165%; tC2Q: 0.458, 0.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>94.091</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>95.190</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>96.525</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>inst_2/n4061_s5/I3</td>
</tr>
<tr>
<td>97.624</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s5/F</td>
</tr>
<tr>
<td>97.630</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td>inst_2/n4061_s2/I1</td>
</tr>
<tr>
<td>98.452</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s2/F</td>
</tr>
<tr>
<td>98.942</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>inst_2/n4061_s0/I2</td>
</tr>
<tr>
<td>99.764</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s0/F</td>
</tr>
<tr>
<td>101.215</td>
<td>1.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>inst_2/FONT_DATA_7_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 50.830, 50.835%; route: 48.701, 48.706%; tC2Q: 0.458, 0.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>93.933</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td>inst_2/n4063_s5/I1</td>
</tr>
<tr>
<td>94.559</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C27[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s5/F</td>
</tr>
<tr>
<td>95.558</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td>inst_2/n4063_s11/I3</td>
</tr>
<tr>
<td>96.590</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s11/F</td>
</tr>
<tr>
<td>96.595</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td>inst_2/n4063_s8/I2</td>
</tr>
<tr>
<td>97.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s8/F</td>
</tr>
<tr>
<td>97.633</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[2][A]</td>
<td>inst_2/n4063_s4/I0</td>
</tr>
<tr>
<td>98.455</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s4/F</td>
</tr>
<tr>
<td>98.950</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>inst_2/n4063_s0/I3</td>
</tr>
<tr>
<td>99.772</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s0/F</td>
</tr>
<tr>
<td>100.409</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_2/FONT_DATA_6_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.322, 51.745%; route: 47.403, 47.793%; tC2Q: 0.458, 0.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-88.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>94.091</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>95.190</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>96.027</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>inst_2/n4072_s5/I1</td>
</tr>
<tr>
<td>97.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s5/F</td>
</tr>
<tr>
<td>97.132</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/n4072_s2/I0</td>
</tr>
<tr>
<td>98.193</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s2/F</td>
</tr>
<tr>
<td>98.613</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>inst_2/n4075_s0/I0</td>
</tr>
<tr>
<td>99.712</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4075_s0/F</td>
</tr>
<tr>
<td>99.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>inst_2/FONT_DATA_2_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.346, 52.135%; route: 46.682, 47.400%; tC2Q: 0.458, 0.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-88.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>94.091</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>95.190</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>96.027</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td>inst_2/n4072_s5/I1</td>
</tr>
<tr>
<td>97.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s5/F</td>
</tr>
<tr>
<td>97.132</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/n4072_s2/I0</td>
</tr>
<tr>
<td>98.193</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s2/F</td>
</tr>
<tr>
<td>98.613</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>inst_2/n4072_s0/I1</td>
</tr>
<tr>
<td>99.645</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s0/F</td>
</tr>
<tr>
<td>99.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>inst_2/FONT_DATA_3_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.279, 52.102%; route: 46.682, 47.432%; tC2Q: 0.458, 0.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-88.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/m_main_cj_time2_25_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R18C21[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_25_s2/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s341/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s341/F</td>
</tr>
<tr>
<td>4.601</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s317/I3</td>
</tr>
<tr>
<td>5.700</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s317/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s286/I1</td>
</tr>
<tr>
<td>7.016</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s286/F</td>
</tr>
<tr>
<td>8.168</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s252/I0</td>
</tr>
<tr>
<td>9.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s252/F</td>
</tr>
<tr>
<td>10.602</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s255/I0</td>
</tr>
<tr>
<td>11.663</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s255/F</td>
</tr>
<tr>
<td>12.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s348/I2</td>
</tr>
<tr>
<td>13.143</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s348/F</td>
</tr>
<tr>
<td>13.580</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s247/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s247/F</td>
</tr>
<tr>
<td>15.024</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.587</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.235</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.267</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>21.413</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>22.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.601</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s166/I3</td>
</tr>
<tr>
<td>24.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s166/F</td>
</tr>
<tr>
<td>25.133</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s186/I0</td>
</tr>
<tr>
<td>25.955</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s186/F</td>
</tr>
<tr>
<td>26.291</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s162/I2</td>
</tr>
<tr>
<td>27.352</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s162/F</td>
</tr>
<tr>
<td>27.779</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s150/I3</td>
</tr>
<tr>
<td>28.811</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s150/F</td>
</tr>
<tr>
<td>29.640</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s148/I0</td>
</tr>
<tr>
<td>30.266</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s148/F</td>
</tr>
<tr>
<td>31.081</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s149/I2</td>
</tr>
<tr>
<td>32.113</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s149/F</td>
</tr>
<tr>
<td>32.608</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s134/I1</td>
</tr>
<tr>
<td>33.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s134/F</td>
</tr>
<tr>
<td>35.000</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I2</td>
</tr>
<tr>
<td>36.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>37.508</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s78/I1</td>
</tr>
<tr>
<td>38.607</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s78/F</td>
</tr>
<tr>
<td>39.448</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s45/I0</td>
</tr>
<tr>
<td>40.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s45/F</td>
</tr>
<tr>
<td>41.956</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I1</td>
</tr>
<tr>
<td>42.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s46/I0</td>
</tr>
<tr>
<td>45.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s46/F</td>
</tr>
<tr>
<td>47.001</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s65/I2</td>
</tr>
<tr>
<td>47.803</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s65/F</td>
</tr>
<tr>
<td>48.221</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s33/I2</td>
</tr>
<tr>
<td>48.847</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s33/F</td>
</tr>
<tr>
<td>50.169</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s27/I0</td>
</tr>
<tr>
<td>51.201</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s27/F</td>
</tr>
<tr>
<td>51.207</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s14/I3</td>
</tr>
<tr>
<td>52.029</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s14/F</td>
</tr>
<tr>
<td>53.027</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s56/I2</td>
</tr>
<tr>
<td>54.053</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s56/F</td>
</tr>
<tr>
<td>54.488</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s34/I1</td>
</tr>
<tr>
<td>55.520</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R18C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s34/F</td>
</tr>
<tr>
<td>56.346</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s55/I1</td>
</tr>
<tr>
<td>57.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s55/F</td>
</tr>
<tr>
<td>58.455</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s96/I0</td>
</tr>
<tr>
<td>59.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s96/F</td>
</tr>
<tr>
<td>60.381</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s65/I1</td>
</tr>
<tr>
<td>61.413</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s65/F</td>
</tr>
<tr>
<td>63.048</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s23/I1</td>
</tr>
<tr>
<td>64.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C12[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s23/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s15/I2</td>
</tr>
<tr>
<td>65.988</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s15/F</td>
</tr>
<tr>
<td>66.831</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s102/I3</td>
</tr>
<tr>
<td>67.457</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s102/F</td>
</tr>
<tr>
<td>69.247</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s68/I2</td>
</tr>
<tr>
<td>70.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s68/F</td>
</tr>
<tr>
<td>71.345</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s42/I1</td>
</tr>
<tr>
<td>72.377</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s42/F</td>
</tr>
<tr>
<td>74.039</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s50/I0</td>
</tr>
<tr>
<td>75.071</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s50/F</td>
</tr>
<tr>
<td>75.570</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I3</td>
</tr>
<tr>
<td>76.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.904</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>78.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.819</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.851</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.162</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s31/I2</td>
</tr>
<tr>
<td>82.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s31/F</td>
</tr>
<tr>
<td>82.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s13/I3</td>
</tr>
<tr>
<td>83.365</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s13/F</td>
</tr>
<tr>
<td>84.170</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s4/I0</td>
</tr>
<tr>
<td>84.796</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s4/F</td>
</tr>
<tr>
<td>85.132</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s1/I2</td>
</tr>
<tr>
<td>86.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s1/F</td>
</tr>
<tr>
<td>89.488</td>
<td>3.257</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/I0</td>
</tr>
<tr>
<td>90.533</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>90.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>90.590</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_5_s/CIN</td>
</tr>
<tr>
<td>91.153</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_5_s/SUM</td>
</tr>
<tr>
<td>91.958</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/I1</td>
</tr>
<tr>
<td>92.508</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>92.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>93.071</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C27[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>94.091</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[3][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>95.152</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R18C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>95.577</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[3][B]</td>
<td>inst_2/n4066_s1/I3</td>
</tr>
<tr>
<td>96.676</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C26[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4066_s1/F</td>
</tr>
<tr>
<td>97.491</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][B]</td>
<td>inst_2/n4069_s3/I3</td>
</tr>
<tr>
<td>98.523</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4069_s3/F</td>
</tr>
<tr>
<td>98.528</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>inst_2/n4069_s0/I3</td>
</tr>
<tr>
<td>99.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4069_s0/F</td>
</tr>
<tr>
<td>99.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>inst_2/FONT_DATA_4_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.212, 52.079%; route: 46.664, 47.455%; tC2Q: 0.458, 0.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.305</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>inst_2/n16206_s11/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16206_s11/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>inst_2/n16204_s11/I1</td>
</tr>
<tr>
<td>19.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s11/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>inst_2/n16202_s11/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s11/F</td>
</tr>
<tr>
<td>20.421</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>inst_2/n16200_s11/I1</td>
</tr>
<tr>
<td>21.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16200_s11/F</td>
</tr>
<tr>
<td>21.531</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>inst_2/n16198_s11/I1</td>
</tr>
<tr>
<td>22.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s11/F</td>
</tr>
<tr>
<td>22.573</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>inst_2/n16194_s11/I2</td>
</tr>
<tr>
<td>23.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s11/F</td>
</tr>
<tr>
<td>23.406</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td>inst_2/n16192_s11/I1</td>
</tr>
<tr>
<td>24.228</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16192_s11/F</td>
</tr>
<tr>
<td>24.234</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/n16192_s10/I1</td>
</tr>
<tr>
<td>25.266</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16192_s10/F</td>
</tr>
<tr>
<td>25.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_22_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.789, 65.678%; route: 7.793, 32.416%; tC2Q: 0.458, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.305</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>inst_2/n16206_s11/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16206_s11/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>inst_2/n16204_s11/I1</td>
</tr>
<tr>
<td>19.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s11/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>inst_2/n16202_s11/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s11/F</td>
</tr>
<tr>
<td>20.421</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>inst_2/n16200_s11/I1</td>
</tr>
<tr>
<td>21.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16200_s11/F</td>
</tr>
<tr>
<td>21.531</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>inst_2/n16198_s11/I1</td>
</tr>
<tr>
<td>22.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s11/F</td>
</tr>
<tr>
<td>22.573</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td>inst_2/n16194_s11/I2</td>
</tr>
<tr>
<td>23.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s11/F</td>
</tr>
<tr>
<td>24.205</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>inst_2/n16194_s10/I1</td>
</tr>
<tr>
<td>25.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s10/F</td>
</tr>
<tr>
<td>25.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>inst_2/m_main_cj_i_inl13_21_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>inst_2/m_main_cj_i_inl13_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.967, 62.333%; route: 8.586, 35.759%; tC2Q: 0.458, 1.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>inst_2/n15026_s2/I1</td>
</tr>
<tr>
<td>20.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s2/F</td>
</tr>
<tr>
<td>21.012</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>inst_2/n15024_s2/I2</td>
</tr>
<tr>
<td>22.038</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15024_s2/F</td>
</tr>
<tr>
<td>22.459</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>inst_2/n15023_s2/I1</td>
</tr>
<tr>
<td>23.084</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15023_s2/F</td>
</tr>
<tr>
<td>23.505</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/n15022_s1/I1</td>
</tr>
<tr>
<td>24.604</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15022_s1/F</td>
</tr>
<tr>
<td>24.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_31_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.583, 66.657%; route: 7.337, 31.383%; tC2Q: 0.458, 1.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>inst_2/n15026_s2/I1</td>
</tr>
<tr>
<td>20.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s2/F</td>
</tr>
<tr>
<td>21.012</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>inst_2/n15024_s2/I2</td>
</tr>
<tr>
<td>22.038</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15024_s2/F</td>
</tr>
<tr>
<td>22.459</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>inst_2/n15023_s2/I1</td>
</tr>
<tr>
<td>23.084</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15023_s2/F</td>
</tr>
<tr>
<td>23.505</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>inst_2/n15023_s1/I1</td>
</tr>
<tr>
<td>24.131</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15023_s1/F</td>
</tr>
<tr>
<td>24.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>inst_2/m_main_cj_windowCounter2_30_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[1][B]</td>
<td>inst_2/m_main_cj_windowCounter2_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.110, 65.968%; route: 7.337, 32.031%; tC2Q: 0.458, 2.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.305</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>inst_2/n16206_s11/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16206_s11/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>inst_2/n16204_s11/I1</td>
</tr>
<tr>
<td>19.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s11/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>inst_2/n16202_s11/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s11/F</td>
</tr>
<tr>
<td>20.421</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>inst_2/n16200_s11/I1</td>
</tr>
<tr>
<td>21.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16200_s11/F</td>
</tr>
<tr>
<td>21.531</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[3][A]</td>
<td>inst_2/n16198_s11/I1</td>
</tr>
<tr>
<td>22.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C39[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s11/F</td>
</tr>
<tr>
<td>22.573</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>inst_2/n16198_s10/I1</td>
</tr>
<tr>
<td>23.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s10/F</td>
</tr>
<tr>
<td>23.395</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_19_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.935, 62.856%; route: 7.776, 35.076%; tC2Q: 0.458, 2.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>inst_2/n15026_s2/I1</td>
</tr>
<tr>
<td>20.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s2/F</td>
</tr>
<tr>
<td>21.012</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>inst_2/n15024_s2/I2</td>
</tr>
<tr>
<td>22.044</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15024_s2/F</td>
</tr>
<tr>
<td>22.540</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>inst_2/n15024_s1/I1</td>
</tr>
<tr>
<td>23.362</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15024_s1/F</td>
</tr>
<tr>
<td>23.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_29_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.687, 66.350%; route: 6.990, 31.580%; tC2Q: 0.458, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.305</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>inst_2/n16206_s11/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16206_s11/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>inst_2/n16204_s11/I1</td>
</tr>
<tr>
<td>19.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s11/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>inst_2/n16202_s11/I1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s11/F</td>
</tr>
<tr>
<td>20.421</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td>inst_2/n16200_s11/I1</td>
</tr>
<tr>
<td>21.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16200_s11/F</td>
</tr>
<tr>
<td>21.531</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>inst_2/n16200_s10/I1</td>
</tr>
<tr>
<td>22.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16200_s10/F</td>
</tr>
<tr>
<td>22.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_18_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.113, 61.457%; route: 7.765, 36.394%; tC2Q: 0.458, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>inst_2/n15026_s2/I1</td>
</tr>
<tr>
<td>20.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s2/F</td>
</tr>
<tr>
<td>21.012</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>inst_2/n15026_s1/I1</td>
</tr>
<tr>
<td>22.044</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s1/F</td>
</tr>
<tr>
<td>22.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>inst_2/m_main_cj_windowCounter2_27_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>inst_2/m_main_cj_windowCounter2_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.865, 66.600%; route: 6.495, 31.198%; tC2Q: 0.458, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_28_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.753</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[3][B]</td>
<td>inst_2/n15026_s2/I1</td>
</tr>
<tr>
<td>20.996</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C37[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15026_s2/F</td>
</tr>
<tr>
<td>21.012</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>inst_2/n15025_s1/I1</td>
</tr>
<tr>
<td>22.044</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15025_s1/F</td>
</tr>
<tr>
<td>22.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_28_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>inst_2/m_main_cj_windowCounter2_28_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>inst_2/m_main_cj_windowCounter2_28_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.865, 66.600%; route: 6.495, 31.198%; tC2Q: 0.458, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.946</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>inst_2/m_main_cj_windowOffset5_3_s1/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_3_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/I1</td>
</tr>
<tr>
<td>15.873</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/SUM</td>
</tr>
<tr>
<td>18.517</td>
<td>2.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>inst_2/n5144_s96/S0</td>
</tr>
<tr>
<td>19.019</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5144_s96/O</td>
</tr>
<tr>
<td>19.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/n5144_s94/I1</td>
</tr>
<tr>
<td>19.182</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5144_s94/O</td>
</tr>
<tr>
<td>20.960</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>inst_2/n16144_s13/I0</td>
</tr>
<tr>
<td>21.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16144_s13/F</td>
</tr>
<tr>
<td>21.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>inst_2/m_main_cj_t657_3_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>inst_2/m_main_cj_t657_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.777, 42.698%; route: 11.321, 55.072%; tC2Q: 0.458, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowCounter2_26_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>inst_2/n15038_s3/I3</td>
</tr>
<tr>
<td>10.684</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15038_s3/F</td>
</tr>
<tr>
<td>10.700</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>inst_2/n15036_s2/I2</td>
</tr>
<tr>
<td>11.326</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15036_s2/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>inst_2/n15035_s2/I1</td>
</tr>
<tr>
<td>13.168</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15035_s2/F</td>
</tr>
<tr>
<td>13.179</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>inst_2/n15034_s2/I1</td>
</tr>
<tr>
<td>14.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15034_s2/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>inst_2/n15033_s2/I1</td>
</tr>
<tr>
<td>15.762</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15033_s2/F</td>
</tr>
<tr>
<td>15.773</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>inst_2/n15032_s2/I1</td>
</tr>
<tr>
<td>16.834</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15032_s2/F</td>
</tr>
<tr>
<td>17.257</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>inst_2/n15030_s2/I2</td>
</tr>
<tr>
<td>17.883</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15030_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>inst_2/n15029_s2/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C38[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15029_s2/F</td>
</tr>
<tr>
<td>18.727</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>inst_2/n15027_s2/I2</td>
</tr>
<tr>
<td>19.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s2/F</td>
</tr>
<tr>
<td>20.569</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>inst_2/n15027_s1/I1</td>
</tr>
<tr>
<td>21.601</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15027_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_26_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>inst_2/m_main_cj_windowCounter2_26_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>inst_2/m_main_cj_windowCounter2_26_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.049, 64.045%; route: 6.867, 33.706%; tC2Q: 0.458, 2.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.305</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>inst_2/n16206_s11/I1</td>
</tr>
<tr>
<td>18.354</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16206_s11/F</td>
</tr>
<tr>
<td>18.365</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][A]</td>
<td>inst_2/n16204_s11/I1</td>
</tr>
<tr>
<td>19.187</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s11/F</td>
</tr>
<tr>
<td>19.198</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>inst_2/n16202_s11/I1</td>
</tr>
<tr>
<td>20.020</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s11/F</td>
</tr>
<tr>
<td>20.830</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>inst_2/n16202_s10/I1</td>
</tr>
<tr>
<td>21.456</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16202_s10/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_17_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.628, 57.480%; route: 8.143, 40.255%; tC2Q: 0.458, 2.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.946</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>inst_2/m_main_cj_windowOffset5_3_s1/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_3_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/I1</td>
</tr>
<tr>
<td>16.035</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/SUM</td>
</tr>
<tr>
<td>17.535</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>inst_2/n5140_s96/S0</td>
</tr>
<tr>
<td>18.037</td>
<td>0.502</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5140_s96/O</td>
</tr>
<tr>
<td>18.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>inst_2/n5140_s94/I1</td>
</tr>
<tr>
<td>18.200</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5140_s94/O</td>
</tr>
<tr>
<td>20.148</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>inst_2/n16136_s13/I0</td>
</tr>
<tr>
<td>21.180</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16136_s13/F</td>
</tr>
<tr>
<td>21.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>inst_2/m_main_cj_t657_7_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>inst_2/m_main_cj_t657_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.149, 45.851%; route: 10.346, 51.852%; tC2Q: 0.458, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.946</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>inst_2/m_main_cj_windowOffset5_3_s1/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_3_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/I1</td>
</tr>
<tr>
<td>15.884</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/COUT</td>
</tr>
<tr>
<td>15.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>inst_2/m_main_cj_t656_4_s/CIN</td>
</tr>
<tr>
<td>16.447</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_4_s/SUM</td>
</tr>
<tr>
<td>18.088</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>inst_2/n5147_s94/S0</td>
</tr>
<tr>
<td>18.590</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5147_s94/O</td>
</tr>
<tr>
<td>20.053</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>inst_2/n16150_s14/I0</td>
</tr>
<tr>
<td>21.085</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16150_s14/F</td>
</tr>
<tr>
<td>21.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>inst_2/m_main_cj_t657_0_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[2][A]</td>
<td>inst_2/m_main_cj_t657_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.398, 47.324%; route: 10.003, 50.368%; tC2Q: 0.458, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][A]</td>
<td>inst_2/n16214_s11/I1</td>
</tr>
<tr>
<td>17.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C38[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16214_s11/F</td>
</tr>
<tr>
<td>17.341</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>inst_2/n16212_s11/I1</td>
</tr>
<tr>
<td>18.163</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16212_s11/F</td>
</tr>
<tr>
<td>18.174</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>inst_2/n16210_s11/I1</td>
</tr>
<tr>
<td>18.996</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16210_s11/F</td>
</tr>
<tr>
<td>19.007</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td>inst_2/n16208_s11/I1</td>
</tr>
<tr>
<td>19.632</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16208_s11/F</td>
</tr>
<tr>
<td>20.051</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>inst_2/n16208_s10/I1</td>
</tr>
<tr>
<td>21.083</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16208_s10/F</td>
</tr>
<tr>
<td>21.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>inst_2/m_main_cj_i_inl13_14_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[1][B]</td>
<td>inst_2/m_main_cj_i_inl13_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.053, 60.697%; route: 7.346, 36.994%; tC2Q: 0.458, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.946</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>inst_2/m_main_cj_windowOffset5_3_s1/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_3_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/I1</td>
</tr>
<tr>
<td>15.884</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/COUT</td>
</tr>
<tr>
<td>15.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>inst_2/m_main_cj_t656_4_s/CIN</td>
</tr>
<tr>
<td>16.447</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_4_s/SUM</td>
</tr>
<tr>
<td>17.926</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td>inst_2/n5146_s94/S0</td>
</tr>
<tr>
<td>18.428</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5146_s94/O</td>
</tr>
<tr>
<td>19.897</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>inst_2/n16148_s13/I0</td>
</tr>
<tr>
<td>20.929</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16148_s13/F</td>
</tr>
<tr>
<td>20.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>inst_2/m_main_cj_t657_1_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>inst_2/m_main_cj_t657_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.398, 47.698%; route: 9.847, 49.976%; tC2Q: 0.458, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>inst_2/m_main_cj_windowCounter2_3_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowCounter2_3_s2/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>inst_2/n15049_s3/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.889</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>5.921</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>7.225</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>9.156</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.585</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.617</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.515</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.946</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>inst_2/m_main_cj_windowOffset5_3_s1/I2</td>
</tr>
<tr>
<td>14.045</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_3_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/I1</td>
</tr>
<tr>
<td>15.884</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/COUT</td>
</tr>
<tr>
<td>15.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C30[2][A]</td>
<td>inst_2/m_main_cj_t656_4_s/CIN</td>
</tr>
<tr>
<td>16.447</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R11C30[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_4_s/SUM</td>
</tr>
<tr>
<td>17.928</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>inst_2/n5145_s94/S0</td>
</tr>
<tr>
<td>18.430</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5145_s94/O</td>
</tr>
<tr>
<td>19.893</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>inst_2/n16146_s13/I0</td>
</tr>
<tr>
<td>20.925</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16146_s13/F</td>
</tr>
<tr>
<td>20.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>inst_2/m_main_cj_t657_2_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>inst_2/m_main_cj_t657_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.398, 47.708%; route: 9.843, 49.966%; tC2Q: 0.458, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.031</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.516</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.573</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>4.687</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>4.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>4.801</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>4.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>4.858</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>4.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>4.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>4.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.083</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>6.030</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>9.175</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.598</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td>inst_2/n16230_s12/I2</td>
</tr>
<tr>
<td>10.400</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16230_s12/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>inst_2/n16228_s11/I1</td>
</tr>
<tr>
<td>11.645</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s11/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[3][A]</td>
<td>inst_2/n16226_s11/I1</td>
</tr>
<tr>
<td>12.282</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16226_s11/F</td>
</tr>
<tr>
<td>13.261</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16224_s11/I1</td>
</tr>
<tr>
<td>14.083</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16224_s11/F</td>
</tr>
<tr>
<td>14.578</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>inst_2/n16222_s11/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s11/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>inst_2/n16220_s11/I1</td>
</tr>
<tr>
<td>17.129</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16220_s11/F</td>
</tr>
<tr>
<td>17.945</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>inst_2/n16218_s11/I1</td>
</tr>
<tr>
<td>19.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16218_s11/F</td>
</tr>
<tr>
<td>19.055</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>inst_2/n16216_s11/I1</td>
</tr>
<tr>
<td>19.680</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16216_s11/F</td>
</tr>
<tr>
<td>20.099</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>inst_2/n16216_s10/I1</td>
</tr>
<tr>
<td>20.921</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16216_s10/F</td>
</tr>
<tr>
<td>20.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_10_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.102, 56.370%; route: 8.134, 41.302%; tC2Q: 0.458, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowOffset2_6_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_2/n15883_s8/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15883_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_windowOffset2_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_2/m_main_cj_windowOffset2_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>inst_2/n15709_s33/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15709_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[30]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[30]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>inst_2/n15703_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15703_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[30]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[30]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>inst_2/n15695_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15695_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[30]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[30]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>inst_2/n15693_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15693_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>inst_2/m_main_cj_array743[30]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_2/n15687_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15687_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>inst_2/n15673_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15673_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>inst_2/n15671_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15671_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>inst_2/n15663_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15663_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>inst_2/m_main_cj_array743[28]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>inst_2/n15661_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15661_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>inst_2/n15657_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15657_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>inst_2/n15645_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15645_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[27]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[27]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>inst_2/n15641_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15641_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[26]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[26]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>inst_2/n15639_s33/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15639_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[26]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[26]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>inst_2/n15627_s33/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15627_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[25]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[25]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>inst_2/n15615_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15615_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[25]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[25]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>inst_2/n15613_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15613_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>inst_2/n15609_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15609_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[24]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[24]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>inst_2/m_main_cj_array743[24]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[24]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>inst_2/n15597_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15597_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[24]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>inst_2/m_main_cj_array743[24]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>inst_2/m_main_cj_array743[24]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[23]_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[23]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>inst_2/n15585_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15585_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[23]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[23]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>inst_2/m_main_cj_array743[23]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>inst_2/n15583_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15583_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>inst_2/m_main_cj_array743[23]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>inst_2/m_main_cj_array743[23]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[22]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[22]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/n15563_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15563_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[21]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[21]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>inst_2/n15559_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15559_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[21]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[21]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>inst_2/n15551_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15551_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>inst_2/m_main_cj_array743[21]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[21]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[21]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>inst_2/m_main_cj_array743[21]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>inst_2/n15549_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15549_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[21]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>inst_2/m_main_cj_array743[21]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>inst_2/m_main_cj_array743[21]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.240</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oneSecondCLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>oneSecondCLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>oneSecondCLK_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/boardLED1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/boardLED1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/boardLED1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/col_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/col_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/col_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/row_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/row_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/row_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_i_inl13_29_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_i_inl13_29_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_i_inl13_29_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_old_rotary1_a5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_old_rotary1_a5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_old_rotary1_a5_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_windowCounter2_12_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_windowCounter2_12_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_windowCounter2_12_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_array743[15]_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_array743[15]_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_array743[15]_7_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_array743[14]_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_array743[14]_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_array743[14]_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>404</td>
<td>clk_d</td>
<td>-90.649</td>
<td>0.262</td>
</tr>
<tr>
<td>224</td>
<td>n15209_50</td>
<td>9.839</td>
<td>1.813</td>
</tr>
<tr>
<td>141</td>
<td>n15209_41</td>
<td>6.210</td>
<td>3.940</td>
</tr>
<tr>
<td>128</td>
<td>m_main_cj_t656[0]</td>
<td>1.454</td>
<td>1.843</td>
</tr>
<tr>
<td>91</td>
<td>n15929_17</td>
<td>4.477</td>
<td>2.938</td>
</tr>
<tr>
<td>64</td>
<td>m_main_cj_t656[1]</td>
<td>1.252</td>
<td>2.165</td>
</tr>
<tr>
<td>53</td>
<td>n15347_46</td>
<td>5.873</td>
<td>3.269</td>
</tr>
<tr>
<td>41</td>
<td>n15929_28</td>
<td>4.366</td>
<td>2.803</td>
</tr>
<tr>
<td>40</td>
<td>m_main_cj_lastClockState2_11</td>
<td>5.127</td>
<td>3.613</td>
</tr>
<tr>
<td>37</td>
<td>m_main_cj_bufferClock2[4]</td>
<td>-15.873</td>
<td>2.005</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C33</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
