$version Generated by VerilatedVcd $end
$timescale 100ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 , CLOCK_50 $end
   $var wire 10 # SW [9:0] $end
   $var wire 1 $ audio_in_available $end
   $var wire 1 % audio_out_allowed $end
   $var wire 32 & audio_in_L [31:0] $end
   $var wire 32 ' audio_in_R [31:0] $end
   $var wire 1 - read_audio_in $end
   $var wire 1 - write_audio_out $end
   $var wire 32 ( audio_out_L [31:0] $end
   $var wire 32 ) audio_out_R [31:0] $end
   $scope module uut $end
    $var wire 1 , CLOCK_50 $end
    $var wire 10 # SW [9:0] $end
    $var wire 1 $ audio_in_available $end
    $var wire 1 % audio_out_allowed $end
    $var wire 1 - read_audio_in $end
    $var wire 1 - write_audio_out $end
    $var wire 32 & audio_in_L [31:0] $end
    $var wire 32 ' audio_in_R [31:0] $end
    $var wire 32 ( audio_out_L [31:0] $end
    $var wire 32 ) audio_out_R [31:0] $end
    $var wire 32 * l_processed [31:0] $end
    $var wire 32 + r_processed [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000 #
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
0,
0-
#100
1,
#200
0,
#300
1,
#400
0,
#500
1,
#600
0,
#700
1,
#800
0,
#900
1,
#1000
b00000000000000000000001111101000 &
b11111111111111111111110000011000 '
0,
#1100
1$
1%
b00000000000000000000001111101000 (
b11111111111111111111110000011000 )
b00000000000000000000001111101000 *
b11111111111111111111110000011000 +
1,
1-
#1200
0,
#1300
0$
0%
1,
0-
#1400
0,
#1500
1,
#1600
0,
#1700
1,
#1800
b0000000001 #
b00000000000000000001001110001000 &
b00000000000000000001001110001000 '
0,
#1900
1$
1%
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
1,
1-
#2000
0,
#2100
0$
0%
1,
0-
