

================================================================
== Vivado HLS Report for 'cache_update_1'
================================================================
* Date:           Fri Dec  6 14:23:34 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1209|     1209| 12.090 us | 12.090 us |  1209|  1209|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |     1208|     1208|       302|          -|          -|     4|    no    |
        | + CACHE_UPDATE_LOOP_2    |      300|      300|        50|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       48|       48|         2|          -|          -|    24|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln201 = icmp eq i3 %i_0, -4" [./layer.h:201]   --->   Operation 8 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:201]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %4, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:201]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind" [./layer.h:202]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)" [./layer.h:202]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i3 %i_0 to i6" [./layer.h:204]   --->   Operation 14 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [./layer.h:204]   --->   Operation 15 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i5 %tmp_59 to i6" [./layer.h:204]   --->   Operation 16 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln204 = add i6 %zext_ln204, %zext_ln204_1" [./layer.h:204]   --->   Operation 17 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:204]   --->   Operation 18 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_60 to i8" [./layer.h:204]   --->   Operation 19 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i6 %tmp_60 to i7" [./layer.h:204]   --->   Operation 20 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_61 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:204]   --->   Operation 21 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i4 %tmp_61 to i7" [./layer.h:204]   --->   Operation 22 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i7 %zext_ln203_8, %zext_ln203_9" [./layer.h:204]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln201)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %sub_ln203 to i8" [./layer.h:204]   --->   Operation 24 'sext' 'sext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_0, i5 0)" [./layer.h:204]   --->   Operation 25 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%sub_ln204 = sub i8 %tmp_62, %zext_ln203" [./layer.h:204]   --->   Operation 26 'sub' 'sub_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 27 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [./layer.h:205]   --->   Operation 28 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp eq i3 %j_0, -2" [./layer.h:202]   --->   Operation 30 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 31 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:202]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:202]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1825) nounwind" [./layer.h:203]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1825)" [./layer.h:203]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i3 %j_0 to i8" [./layer.h:204]   --->   Operation 36 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i3 %j_0 to i6" [./layer.h:204]   --->   Operation 37 'zext' 'zext_ln204_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln204_1 = add i6 %add_ln204, %zext_ln204_3" [./layer.h:204]   --->   Operation 38 'add' 'add_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_83 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln204_1, i5 0)" [./layer.h:204]   --->   Operation 39 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i11 %tmp_83 to i13" [./layer.h:204]   --->   Operation 40 'zext' 'zext_ln204_4' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln204_1, i3 0)" [./layer.h:204]   --->   Operation 41 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i9 %tmp_84 to i13" [./layer.h:204]   --->   Operation 42 'zext' 'zext_ln204_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.63ns)   --->   "%sub_ln204_1 = sub i13 %zext_ln204_4, %zext_ln204_5" [./layer.h:204]   --->   Operation 43 'sub' 'sub_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %sext_ln203, %zext_ln204_2" [./layer.h:204]   --->   Operation 44 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203 to i6" [./layer.h:204]   --->   Operation 45 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln203, i5 0)" [./layer.h:204]   --->   Operation 46 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [./layer.h:204]   --->   Operation 47 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.63ns)   --->   "%sub_ln203_3 = sub i11 %p_shl5_cast, %p_shl6_cast" [./layer.h:204]   --->   Operation 48 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln202)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp eq i3 %j_0, -3" [./layer.h:204]   --->   Operation 49 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln202)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 50 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp)" [./layer.h:204]   --->   Operation 51 'specregionend' 'empty_106' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 52 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %_ifconv ]"   --->   Operation 53 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln203 = icmp eq i5 %k_0, -8" [./layer.h:203]   --->   Operation 54 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 55 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.78ns)   --->   "%k = add i5 %k_0, 1" [./layer.h:203]   --->   Operation 56 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %CACHE_UPDATE_LOOP_2_end, label %_ifconv" [./layer.h:203]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln204_6 = zext i5 %k_0 to i8" [./layer.h:204]   --->   Operation 58 'zext' 'zext_ln204_6' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln204_7 = zext i5 %k_0 to i11" [./layer.h:204]   --->   Operation 59 'zext' 'zext_ln204_7' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln204_8 = zext i5 %k_0 to i13" [./layer.h:204]   --->   Operation 60 'zext' 'zext_ln204_8' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.54ns)   --->   "%add_ln204_2 = add i13 %sub_ln204_1, %zext_ln204_8" [./layer.h:204]   --->   Operation 61 'add' 'add_ln204_2' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln204_9 = zext i13 %add_ln204_2 to i64" [./layer.h:204]   --->   Operation 62 'zext' 'zext_ln204_9' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%v_cache_V_addr = getelementptr [2880 x i23]* @v_cache_V, i64 0, i64 %zext_ln204_9" [./layer.h:204]   --->   Operation 63 'getelementptr' 'v_cache_V_addr' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln203_4 = add i11 %sub_ln203_3, %zext_ln204_7" [./layer.h:204]   --->   Operation 64 'add' 'add_ln203_4' <Predicate = (!icmp_ln203)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln204_3 = add i8 %sub_ln204, %zext_ln204_6" [./layer.h:204]   --->   Operation 65 'add' 'add_ln204_3' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i8 %add_ln204_3 to i64" [./layer.h:204]   --->   Operation 66 'sext' 'sext_ln204' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [96 x i40]* %update_0_V, i64 0, i64 %sext_ln204" [./layer.h:204]   --->   Operation 67 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 68 'load' 'update_0_V_load' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v_cache_V_load = load i23* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 69 'load' 'v_cache_V_load' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 2880> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1825, i32 %tmp_s)" [./layer.h:204]   --->   Operation 70 'specregionend' 'empty_105' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 71 'br' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind" [./layer.h:204]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i11 %add_ln203_4 to i64" [./layer.h:204]   --->   Operation 73 'zext' 'zext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [576 x i40]* %cache_out_V, i64 0, i64 %zext_ln203_10" [./layer.h:204]   --->   Operation 74 'getelementptr' 'cache_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%update_0_V_load = load i40* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 75 'load' 'update_0_V_load' <Predicate = (icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v_cache_V_load = load i23* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 76 'load' 'v_cache_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 2880> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i23 %v_cache_V_load to i40" [./layer.h:204]   --->   Operation 77 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.56ns)   --->   "%select_ln204 = select i1 %icmp_ln204, i40 %update_0_V_load, i40 %sext_ln203_1" [./layer.h:204]   --->   Operation 78 'select' 'select_ln204' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store i40 %select_ln204, i40* %cache_out_V_addr, align 8" [./layer.h:204]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 576> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cache_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln201           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln201         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln201           (br               ) [ 000000]
specloopname_ln202 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
zext_ln204         (zext             ) [ 000000]
tmp_59             (bitconcatenate   ) [ 000000]
zext_ln204_1       (zext             ) [ 000000]
add_ln204          (add              ) [ 000111]
tmp_60             (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
zext_ln203_8       (zext             ) [ 000000]
tmp_61             (bitconcatenate   ) [ 000000]
zext_ln203_9       (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
tmp_62             (bitconcatenate   ) [ 000000]
sub_ln204          (sub              ) [ 000111]
br_ln202           (br               ) [ 001111]
ret_ln205          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln202         (icmp             ) [ 001111]
empty_103          (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln202           (br               ) [ 000000]
specloopname_ln203 (specloopname     ) [ 000000]
tmp_s              (specregionbegin  ) [ 000011]
zext_ln204_2       (zext             ) [ 000000]
zext_ln204_3       (zext             ) [ 000000]
add_ln204_1        (add              ) [ 000000]
tmp_83             (bitconcatenate   ) [ 000000]
zext_ln204_4       (zext             ) [ 000000]
tmp_84             (bitconcatenate   ) [ 000000]
zext_ln204_5       (zext             ) [ 000000]
sub_ln204_1        (sub              ) [ 000011]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
p_shl6_cast        (bitconcatenate   ) [ 000000]
sub_ln203_3        (sub              ) [ 000011]
icmp_ln204         (icmp             ) [ 000011]
br_ln203           (br               ) [ 001111]
empty_106          (specregionend    ) [ 000000]
br_ln201           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln203         (icmp             ) [ 001111]
empty_104          (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln203           (br               ) [ 000000]
zext_ln204_6       (zext             ) [ 000000]
zext_ln204_7       (zext             ) [ 000000]
zext_ln204_8       (zext             ) [ 000000]
add_ln204_2        (add              ) [ 000000]
zext_ln204_9       (zext             ) [ 000000]
v_cache_V_addr     (getelementptr    ) [ 000001]
add_ln203_4        (add              ) [ 000001]
add_ln204_3        (add              ) [ 000000]
sext_ln204         (sext             ) [ 000000]
update_0_V_addr    (getelementptr    ) [ 000001]
empty_105          (specregionend    ) [ 000000]
br_ln202           (br               ) [ 001111]
specloopname_ln204 (specloopname     ) [ 000000]
zext_ln203_10      (zext             ) [ 000000]
cache_out_V_addr   (getelementptr    ) [ 000000]
update_0_V_load    (load             ) [ 000000]
v_cache_V_load     (load             ) [ 000000]
sext_ln203_1       (sext             ) [ 000000]
select_ln204       (select           ) [ 000000]
store_ln204        (store            ) [ 000000]
br_ln203           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cache_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="update_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_cache_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="v_cache_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="23" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_cache_V_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="update_0_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="40" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="8" slack="0"/>
<pin id="73" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_0_V_addr/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_0_V_load/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_cache_V_load/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="cache_out_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="40" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_V_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln204_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="40" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/5 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="1"/>
<pin id="103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="j_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="k_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="k_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln201_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln204_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_59_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln204_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln204_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_60_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln203_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln203_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_61_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln203_9_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln203_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln203_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_62_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln204_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln202_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln204_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln204_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln204_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_83_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln204_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_4/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_84_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln204_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_5/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sub_ln204_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln203_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln203_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_shl5_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl6_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln203_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln204_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln203_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="k_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln204_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_6/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln204_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_7/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln204_8_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_8/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln204_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="1"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln204_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_9/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln203_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln204_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_3/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln204_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln203_10_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_10/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln203_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln204_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="2"/>
<pin id="371" dir="0" index="1" bw="40" slack="0"/>
<pin id="372" dir="0" index="2" bw="23" slack="0"/>
<pin id="373" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln204_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln204 "/>
</bind>
</comp>

<comp id="390" class="1005" name="sext_ln203_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="395" class="1005" name="sub_ln204_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln204 "/>
</bind>
</comp>

<comp id="403" class="1005" name="j_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="408" class="1005" name="sub_ln204_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="1"/>
<pin id="410" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln204_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="sub_ln203_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="1"/>
<pin id="415" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln204_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="426" class="1005" name="k_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="431" class="1005" name="v_cache_V_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="1"/>
<pin id="433" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v_cache_V_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_ln203_4_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_4 "/>
</bind>
</comp>

<comp id="441" class="1005" name="update_0_V_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="1"/>
<pin id="443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="update_0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="58" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="58" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="62" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="105" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="105" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="105" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="105" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="146" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="105" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="168" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="105" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="180" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="105" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="176" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="116" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="116" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="116" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="116" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="240" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="232" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="275" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="284" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="116" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="127" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="127" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="127" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="127" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="127" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="350"><net_src comp="328" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="324" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="368"><net_src comp="82" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="76" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="383"><net_src comp="140" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="388"><net_src comp="162" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="393"><net_src comp="202" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="398"><net_src comp="214" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="406"><net_src comp="226" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="411"><net_src comp="269" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="416"><net_src comp="300" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="421"><net_src comp="306" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="429"><net_src comp="318" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="434"><net_src comp="62" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="439"><net_src comp="346" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="444"><net_src comp="69" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cache_out_V | {5 }
 - Input state : 
	Port: cache_update.1 : update_0_V | {4 5 }
	Port: cache_update.1 : v_cache_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln201 : 1
		i : 1
		br_ln201 : 2
		zext_ln204 : 1
		tmp_59 : 1
		zext_ln204_1 : 2
		add_ln204 : 3
		tmp_60 : 1
		zext_ln203 : 2
		zext_ln203_8 : 2
		tmp_61 : 1
		zext_ln203_9 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_62 : 1
		sub_ln204 : 3
	State 3
		icmp_ln202 : 1
		j : 1
		br_ln202 : 2
		zext_ln204_2 : 1
		zext_ln204_3 : 1
		add_ln204_1 : 2
		tmp_83 : 3
		zext_ln204_4 : 4
		tmp_84 : 3
		zext_ln204_5 : 4
		sub_ln204_1 : 5
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln203_3 : 5
		icmp_ln204 : 1
	State 4
		icmp_ln203 : 1
		k : 1
		br_ln203 : 2
		zext_ln204_6 : 1
		zext_ln204_7 : 1
		zext_ln204_8 : 1
		add_ln204_2 : 2
		zext_ln204_9 : 3
		v_cache_V_addr : 4
		add_ln203_4 : 2
		add_ln204_3 : 2
		sext_ln204 : 3
		update_0_V_addr : 4
		update_0_V_load : 5
		v_cache_V_load : 5
	State 5
		cache_out_V_addr : 1
		sext_ln203_1 : 1
		select_ln204 : 2
		store_ln204 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_140       |    0    |    12   |
|          |   add_ln204_fu_162   |    0    |    15   |
|          |       j_fu_226       |    0    |    12   |
|          |  add_ln204_1_fu_240  |    0    |    15   |
|    add   |   add_ln203_fu_275   |    0    |    15   |
|          |       k_fu_318       |    0    |    15   |
|          |  add_ln204_2_fu_336  |    0    |    12   |
|          |  add_ln203_4_fu_346  |    0    |    13   |
|          |  add_ln204_3_fu_351  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_196   |    0    |    15   |
|    sub   |   sub_ln204_fu_214   |    0    |    15   |
|          |  sub_ln204_1_fu_269  |    0    |    13   |
|          |  sub_ln203_3_fu_300  |    0    |    13   |
|----------|----------------------|---------|---------|
|  select  |  select_ln204_fu_369 |    0    |    40   |
|----------|----------------------|---------|---------|
|          |   icmp_ln201_fu_134  |    0    |    9    |
|   icmp   |   icmp_ln202_fu_220  |    0    |    9    |
|          |   icmp_ln204_fu_306  |    0    |    9    |
|          |   icmp_ln203_fu_312  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   zext_ln204_fu_146  |    0    |    0    |
|          |  zext_ln204_1_fu_158 |    0    |    0    |
|          |   zext_ln203_fu_176  |    0    |    0    |
|          |  zext_ln203_8_fu_180 |    0    |    0    |
|          |  zext_ln203_9_fu_192 |    0    |    0    |
|          |  zext_ln204_2_fu_232 |    0    |    0    |
|   zext   |  zext_ln204_3_fu_236 |    0    |    0    |
|          |  zext_ln204_4_fu_253 |    0    |    0    |
|          |  zext_ln204_5_fu_265 |    0    |    0    |
|          |  zext_ln204_6_fu_324 |    0    |    0    |
|          |  zext_ln204_7_fu_328 |    0    |    0    |
|          |  zext_ln204_8_fu_332 |    0    |    0    |
|          |  zext_ln204_9_fu_341 |    0    |    0    |
|          | zext_ln203_10_fu_361 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_59_fu_150    |    0    |    0    |
|          |     tmp_60_fu_168    |    0    |    0    |
|          |     tmp_61_fu_184    |    0    |    0    |
|bitconcatenate|     tmp_62_fu_206    |    0    |    0    |
|          |     tmp_83_fu_245    |    0    |    0    |
|          |     tmp_84_fu_257    |    0    |    0    |
|          |  p_shl5_cast_fu_284  |    0    |    0    |
|          |  p_shl6_cast_fu_292  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln203_fu_202  |    0    |    0    |
|   sext   |   sext_ln204_fu_356  |    0    |    0    |
|          |  sext_ln203_1_fu_365 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln203_fu_280  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   258   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln203_4_reg_436  |   11   |
|   add_ln204_reg_385   |    6   |
|      i_0_reg_101      |    3   |
|       i_reg_380       |    3   |
|   icmp_ln204_reg_418  |    1   |
|      j_0_reg_112      |    3   |
|       j_reg_403       |    3   |
|      k_0_reg_123      |    5   |
|       k_reg_426       |    5   |
|   sext_ln203_reg_390  |    8   |
|  sub_ln203_3_reg_413  |   11   |
|  sub_ln204_1_reg_408  |   13   |
|   sub_ln204_reg_395   |    8   |
|update_0_V_addr_reg_441|    7   |
| v_cache_V_addr_reg_431|   12   |
+-----------------------+--------+
|         Total         |   99   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   99   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   99   |   276  |
+-----------+--------+--------+--------+
