#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Oct 29 09:52:52 2021
# Process ID: 30240
# Log file: C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/pa.fromNetlist.tcl
# create_project -name Lab6 -dir "C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/planAhead_run_2" -part xc7z010clg400-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/BitShiftRegParalle.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "BitShiftRegParalle.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/BitShiftRegParalle.ucf' to fileset 'constrs_1'
# add_files [list {BitShiftRegParalle.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z010clg400-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design BitShiftRegParalle.ngc ...
WARNING:NetListWriters:298 - No output is written to BitShiftRegParalle.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BitShiftRegParalle.edif ...
ngc2edif: Total memory usage is 4310820 kilobytes

Parsing EDIF File [./planAhead_run_2/Lab6.data/cache/BitShiftRegParalle_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Lab6.data/cache/BitShiftRegParalle_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/BitShiftRegParalle.ucf]
Finished Parsing UCF File [C:/Users/Megan/Downloads/BrauchlerLab05-20211024T045543Z-001/Lab6/BitShiftRegParalle.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 4 instances

Phase 0 | Netlist Checksum: 064a88a2
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 766.836 ; gain = 304.641
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list D0]]
set_property iostandard LVCMOS33 [get_ports [list D2]]
set_property iostandard LVCMOS33 [get_ports [list D1]]
set_property iostandard LVCMOS33 [get_ports [list D3]]
set_property iostandard LVCMOS33 [get_ports [list Q0]]
set_property iostandard LVCMOS33 [get_ports [list Q1]]
set_property iostandard LVCMOS33 [get_ports [list Q2]]
set_property iostandard LVCMOS33 [get_ports [list Q3]]
set_property iostandard LVCMOS33 [get_ports [list S0]]
set_property iostandard LVCMOS33 [get_ports [list S1]]
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin P15 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  D0]]
startgroup
set_property package_pin B19 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  D0]]
startgroup
set_property package_pin Y16 [get_ports CLK]
endgroup
startgroup
set_property package_pin T16 [get_ports D0]
endgroup
startgroup
set_property package_pin W13 [get_ports D1]
endgroup
startgroup
set_property package_pin P15 [get_ports D2]
endgroup
startgroup
set_property package_pin G15 [get_ports D3]
endgroup
startgroup
set_property package_pin D18 [get_ports Q0]
endgroup
startgroup
set_property package_pin G14 [get_ports Q1]
endgroup
startgroup
set_property package_pin M15 [get_ports Q2]
endgroup
startgroup
set_property package_pin M14 [get_ports Q3]
endgroup
startgroup
set_property package_pin P16 [get_ports S0]
endgroup
startgroup
set_property package_pin R18 [get_ports S1]
endgroup
save_constraints
