# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Aug 16 14:56:55 2023 


#
# I/O constraints
#

set_io ADC_FD K18
set_io ADC_GPIO_0 L17
set_io ADC_GPIO_1 D13
set_io ADC_GPIO_2 L18
set_io ADC_GPIO_3 H3
set_io ADC_GPIO_4 J18
set_io ADC_LDO_PWR_GOOD A10
set_io ADC_PWDN H16
set_io ADC_PWR_RUN J19
set_io ADC_sclk E12
set_io ADC_sdio D9
set_io ADC_ss_n H14
set_io BOARD_PWR_RUN K17
set_io BTN_1 T4
set_io CLK_OUT_N Y1
set_io CLK_OUT_P W1
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL25
set_io DBGport_9 AH22
set_io EXT_ADC_Reset_N G15
set_io EXT_HMC_Reset_N G9
set_io EXT_LMX1_Reset_N B10
set_io EXT_LMX2_Reset_N D10
set_io FTDI_BE[0] A8
set_io FTDI_BE[1] A7
set_io FTDI_BE[2] G11
set_io FTDI_BE[3] G12
set_io FTDI_CLK G4
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] F5
set_io FTDI_DATA[2] C1
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] E8
set_io FTDI_DATA[6] C2
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] D6
set_io FTDI_DATA[9] C8
set_io FTDI_DATA[10] E6
set_io FTDI_DATA[11] D8
set_io FTDI_DATA[12] H8
set_io FTDI_DATA[13] C4
set_io FTDI_DATA[14] H9
set_io FTDI_DATA[15] C3
set_io FTDI_DATA[16] H11
set_io FTDI_DATA[17] G7
set_io FTDI_DATA[18] J11
set_io FTDI_DATA[19] H7
set_io FTDI_DATA[20] A3
set_io FTDI_DATA[21] A4
set_io FTDI_DATA[22] A2
set_io FTDI_DATA[23] B4
set_io FTDI_DATA[24] A5
set_io FTDI_DATA[25] B5
set_io FTDI_DATA[26] B6
set_io FTDI_DATA[27] C6
set_io FTDI_DATA[28] B7
set_io FTDI_DATA[29] C7
set_io FTDI_DATA[30] F7
set_io FTDI_DATA[31] F8
set_io FTDI_GPIO_0 B9
set_io FTDI_GPIO_1 A9
set_io FTDI_RESET_N F10
set_io FTDI_RESET_N_0 AL20
set_io FTDI_nOE C11
set_io FTDI_nRD B11
set_io FTDI_nRXF E10
set_io FTDI_nTXE E11
set_io FTDI_nWR F13
set_io GPIO_0 H17
set_io GPIO_1 K16
set_io HMC_GPIO_0 L19
set_io HMC_GPIO_1 D11
set_io HMC_GPIO_2 C12
set_io HMC_GPIO_3 H4
set_io HMC_SYNC J3
set_io HMC_sclk F14
set_io HMC_sdio F12
set_io HMC_ss_n G16
set_io LDO_PWR_GOOD M17
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso C9
set_io LMX1_mosi G10
set_io LMX1_sclk G14
set_io LMX1_ss_n G1
set_io LMX2_miso J4
set_io LMX2_mosi F15
set_io LMX2_sclk H12
set_io LMX2_ss_n F9
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N E13
set_io SMPS_PWR_GOOD J16
set_io SYNCINB_N U1
set_io SYNCINB_P U2
set_io SYNC_IN_N P3
set_io SYNC_IN_P P4
set_io SYNC_OUT_1_N N1
set_io SYNC_OUT_1_P N2
set_io SYNC_OUT_2_N J13
set_io SYNC_OUT_2_P J14
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17 1351 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1438 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1104 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1023 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2373 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1047 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[0] 2340 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1527 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 1099 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1205 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2459 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1270 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1048 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1144 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 2413 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1329 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[9] 1164 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1460 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1055 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 1027 37
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 1154 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1112 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2361 88
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0] 1281 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 1120 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1399 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 1125 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1276 34
set_location Controler_0/ADI_SPI_1/data_counter[15] 1324 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 1254 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1202 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNIV7391[2] 2367 90
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 1147 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1440 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1312 189
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1004 292
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2352 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 997 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 950 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1532 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_tri_enable_RNO 1078 9
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 1012 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2420 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[23] 1040 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1157 138
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1352 46
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 1092 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1203 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 1070 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 2022 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_5 2403 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1525 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[26] 1140 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1477 79
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5] 1264 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1432 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1221 19
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 1192 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1507 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1736 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1162 145
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1235 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 479 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 910 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1709 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1452 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1375 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 1076 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 2402 97
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 1225 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1166 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1074 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1504 136
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO_0 1196 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIGRHQ 1091 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st_RNIUD2U[2] 2393 96
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1427 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1720 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[16] 1010 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1429 79
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1313 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1074 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1983 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1057 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[5] 1029 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1545 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1661 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1037 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[1] 2177 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1291 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1240 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls[7] 2384 79
set_location Controler_0/ADI_SPI_0/data_counter[12] 1297 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1398 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 2135 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1506 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1342 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1144 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1134 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1178 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1110 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1491 136
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 1223 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2387 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[28] 1034 43
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1226 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1493 136
set_location Controler_0/Reset_Controler_0/state_reg[1] 1311 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1508 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 1249 16
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 1473 63
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1497 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 2172 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1466 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1012 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1489 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[26] 1043 7
set_location UART_Protocol_1/mko_0/counter[20] 992 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 1166 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1367 136
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 1005 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1816 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 1019 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1229 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1518 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1566 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1146 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13] 1305 48
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1478 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1302 45
set_location Controler_0/ADI_SPI_0/data_counter[25] 1310 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1178 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1116 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1492 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1217 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[30] 1005 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 1542 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[14] 1040 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1131 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[19] 1005 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1128 27
set_location UART_Protocol_1/mko_0/counter[9] 981 106
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1426 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1022 22
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[3] 1168 111
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1675 91
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 1439 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1980 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2453 97
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1487 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1226 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1495 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2410 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1359 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1509 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1172 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a2 2435 126
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1826 79
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 1163 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 1095 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1080 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNII7B31[1] 2375 78
set_location UART_Protocol_1/mko_0/counter[24] 996 106
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 1231 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1587 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1174 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1234 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1870 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1151 96
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1184 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1304 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[0] 1015 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1368 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5[2] 2409 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1246 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1300 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1089 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1035 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1060 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1092 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[11] 1030 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[7] 1169 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[32] 1028 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1265 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1186 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 1135 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2401 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1096 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 1545 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIPGCV 1156 102
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1448 63
set_location Controler_0/Command_Decoder_0/counter[28] 1252 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 1236 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 2445 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[10] 1030 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv[31] 1012 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1145 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2376 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1033 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1644 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv[31] 998 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 1116 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1341 186
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 1240 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1497 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1193 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[37] 1041 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1457 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1156 154
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 1105 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1014 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1177 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[23] 1084 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNO[2] 2371 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1148 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv_0[31] 1008 6
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1355 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 136
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1440 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1259 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1446 190
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[27] 1158 96
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1322 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1584 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI8GQU3[2] 2457 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1320 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 910 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2344 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1473 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1208 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 2015 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1147 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1412 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1466 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 1094 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2454 123
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1110 52
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1207 141
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1358 183
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 1083 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1520 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1064 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1495 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1251 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2332 309
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[9] 1349 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 1226 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1218 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1469 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1425 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1235 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 2118 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1051 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[14] 1164 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1123 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1383 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1312 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1454 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[2] 1053 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1357 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1067 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1033 75
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1343 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1453 336
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 2171 97
set_location Controler_0/REGISTERS_0/state_reg[4] 1265 55
set_location UART_Protocol_0/mko_0/counter[19] 995 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1666 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1203 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1397 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1528 133
set_location Controler_0/ADI_SPI_0/data_counter[21] 1306 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1189 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1495 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1043 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2401 91
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 1020 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1178 103
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[24] 1161 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1373 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1328 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1083 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1139 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1689 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1167 30
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 1268 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 1082 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1262 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1191 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2] 1319 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 1512 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1086 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1087 100
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[0] 1497 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 2155 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 1108 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1203 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1041 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1168 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1097 97
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 1470 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1027 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1135 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1221 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1317 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1157 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1106 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1064 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn 2354 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1292 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1394 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1978 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1467 115
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1176 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 985 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1299 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1734 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[29] 1022 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1205 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1979 315
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN2 2352 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[10] 2176 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1451 72
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 1099 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1050 22
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1474 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1060 76
set_location Controler_0/ADI_SPI_0/data_counter[15] 1300 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1433 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1495 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[4] 1026 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1252 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1247 49
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1059 271
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1068 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1223 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1371 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1 1239 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1145 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1225 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1345 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1083 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 971 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1488 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1175 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[21] 1013 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1361 183
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIHVRH1[2] 2389 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 960 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1311 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv[31] 1030 6
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4] 1273 57
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1136 144
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1316 61
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 990 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIBEGO[3] 1256 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_0 2386 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1075 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 2421 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1264 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1699 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1065 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1062 28
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1342 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_RNO 1059 9
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1233 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1218 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[4] 2361 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2443 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1360 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1605 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1112 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1101 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1088 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 982 78
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 1249 61
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1277 61
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2426 100
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1117 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1007 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1165 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1193 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1203 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1076 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1141 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 1027 10
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1127 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1582 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a2 1439 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1487 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNO 2434 123
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO_0 1172 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_0 1425 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1375 49
set_location USB_3_Protocol_0/ft601_fifo_interface_0/first_byte 1062 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1484 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0 1056 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1309 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 1032 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1649 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_SLE_DEBUG 2393 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 1176 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1365 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 972 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1136 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1463 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1020 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1054 16
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 1143 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1087 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_SLE_DEBUG 2381 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1345 144
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1372 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2353 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1040 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 1030 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1516 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1131 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1044 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1068 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 979 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN2 2402 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1138 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1633 141
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[21] 1131 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[0] 2381 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1210 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 1119 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[32] 1157 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1105 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 1059 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1212 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 1103 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[23] 1097 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2455 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 960 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1325 187
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1102 31
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 1172 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1129 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1062 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_2 1259 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN1 2396 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1872 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1073 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1505 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1256 99
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 1136 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1519 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2412 123
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1364 46
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[3] 1327 60
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 998 75
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1257 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1000 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1426 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1042 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1164 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[27] 1041 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1129 88
set_location Controler_0/Command_Decoder_0/state_reg[9] 1255 58
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1200 58
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2435 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1031 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1322 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 1461 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 989 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1057 76
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 1316 48
set_location Controler_0/ADI_SPI_0/data_counter[11] 1296 43
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 1438 60
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1217 64
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1092 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2435 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[16] 1178 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1228 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1489 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1675 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIAB861[2] 2367 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RE_d1 2205 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1059 270
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5_RNI2TAF2[2] 2410 87
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1026 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1276 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1048 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0_o2 1071 9
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[8] 2433 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2353 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv_0[31] 997 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1482 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14] 1341 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 216 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14 1365 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1175 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1202 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2019 91
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1487 55
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1234 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1009 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1208 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1198 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock 2422 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1182 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1218 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1181 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1091 70
set_location Controler_0/ADI_SPI_0/counter_3[3] 1270 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9] 1352 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1668 109
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1168 63
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10 1359 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1259 90
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1004 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2403 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1169 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1020 363
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1450 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1244 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1141 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1225 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1162 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1168 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1497 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 2122 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[12] 1029 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1155 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1130 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1082 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1152 82
set_location Controler_0/Command_Decoder_0/counter[20] 1244 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1412 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1142 36
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1412 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1111 96
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 1150 46
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1323 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1004 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1043 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1230 144
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1279 49
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1454 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1120 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1455 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1190 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1142 151
set_location Controler_0/ADI_SPI_0/counter_3[1] 1273 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1219 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1066 79
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[1] 1168 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1173 156
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1147 42
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1178 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1262 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1343 187
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1358 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 2414 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[16] 1019 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1116 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1130 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2431 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1206 51
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 1512 91
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 1092 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[7] 1018 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1291 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1144 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1490 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1032 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1490 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1718 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1283 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1324 187
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1389 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1292 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1154 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1490 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_valid 1021 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1100 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1224 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_0[0] 2404 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2435 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 1092 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1164 138
set_location UART_Protocol_1/Communication_TX_Arbiter_0/un1_state_reg_1_i_0_a2 1173 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1861 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2360 90
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO 1195 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1140 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1140 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1159 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1089 144
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1284 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1500 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1189 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2 1428 72
set_location UART_Protocol_0/mko_0/counter[18] 994 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 2010 124
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1] 1315 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1322 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1153 24
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1476 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1211 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 1523 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 953 70
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 1456 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1047 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 1123 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[12] 1021 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1179 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1208 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 986 70
set_location Controler_0/ADI_SPI_0/sclk_4 1306 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1711 135
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv[31] 1009 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1500 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1438 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1169 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 1081 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1226 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 1013 27
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1185 142
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1199 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 189 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_5 2414 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1000 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1266 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1508 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[11] 1009 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[3] 1148 99
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1280 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1343 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1085 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 1181 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 961 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[1] 1015 16
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1295 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1010 18
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1085 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 1129 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 1095 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1046 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2374 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[8] 2357 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1135 99
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1082 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1386 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1045 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1844 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1058 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1083 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2457 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 500 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1261 30
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1487 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1067 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1217 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1706 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1484 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[17] 1031 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1621 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1320 187
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1261 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1022 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1167 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1074 43
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1395 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1323 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1108 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 978 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 1508 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1043 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_1[0] 1062 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1226 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1618 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 2126 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1197 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1167 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1036 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1504 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1231 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 1134 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_10 1502 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[1] 2179 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1175 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1462 103
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 1116 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1087 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[22] 1053 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1161 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 794 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1084 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1481 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 2055 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1146 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1011 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1677 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2159 82
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1373 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 1228 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1662 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1994 15
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1 1354 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 1133 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1050 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 968 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1662 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1646 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1679 112
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[27] 1027 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1185 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1086 33
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 1653 109
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1311 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1205 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2032 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1246 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 991 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1160 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1502 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2415 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1212 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0] 1271 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1081 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1244 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1166 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[5] 1001 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[33] 1150 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1003 72
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 1518 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2152 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1032 76
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1187 30
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[22] 1134 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0] 1516 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1692 145
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1240 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1201 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1361 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r 1042 61
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[0] 2452 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1268 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2315 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 1197 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1227 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1245 60
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1357 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1183 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1208 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2445 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1239 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1485 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 1310 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1126 103
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1192 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1241 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2440 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2381 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1203 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1174 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1122 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 1139 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 772 363
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1018 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 991 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1725 91
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 1531 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1416 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 1189 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1149 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1298 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1127 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[0] 2447 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1452 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2392 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1184 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1102 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 1126 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 970 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[14] 1013 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1664 70
set_location Controler_0/ADI_SPI_1/counter[0] 1250 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2018 141
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO_0 1173 141
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1401 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1467 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1552 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2399 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1343 61
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15] 1360 63
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 1314 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1471 79
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 1044 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1493 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1679 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1278 25
set_location UART_Protocol_1/mko_0/counter[11] 983 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 991 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2358 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1098 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1054 55
set_location Controler_0/gpio_controler_0/state_reg[1] 1308 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1496 123
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[2] 1451 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1296 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1281 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1113 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[30] 1012 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1075 31
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1197 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 778 309
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[18] 1017 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1151 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_2[0] 1066 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1148 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1402 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 957 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1163 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1236 25
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1274 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1461 144
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1315 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1673 109
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1311 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1120 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1694 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1624 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1986 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 1064 69
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1195 141
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15] 1519 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1066 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1499 78
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1285 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1441 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1113 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1728 91
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1479 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2035 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1193 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1398 145
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1356 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint 1751 122
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1201 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2435 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1496 61
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1462 60
set_location Controler_0/gpio_controler_0/state_reg[5] 1309 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1048 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1147 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2428 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1008 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1471 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 1072 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1220 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 1016 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[0] 2148 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1016 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1132 37
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1288 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1479 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1301 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2376 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1] 1354 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[3] 1049 10
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 1021 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1231 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1703 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1025 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1139 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 1190 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 1106 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0] 995 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1094 28
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 1198 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 877 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 990 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 1142 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1140 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1352 64
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1424 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_8_i_m3 1057 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1131 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[4] 2413 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 887 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1071 61
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1194 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1069 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_11 1501 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1276 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1118 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1134 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 1065 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1651 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1521 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 1123 87
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 1068 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1134 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1476 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1370 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1197 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1059 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 2175 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1047 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1112 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1362 54
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1423 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1136 126
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1189 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6] 1346 63
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1208 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1091 34
set_location CFG0_GND_INST 1188 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1486 124
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1480 61
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 1098 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1590 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1565 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1045 76
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2407 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNILDTP2[0] 2422 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1085 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1160 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1054 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 2362 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1163 102
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 1277 48
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[28] 1161 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1423 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 983 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1409 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1974 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1233 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 1188 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1329 55
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1168 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1498 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2026 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 2422 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1657 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1671 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1369 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 1230 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1053 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1245 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint 1750 121
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1283 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1354 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1435 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1261 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 2154 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1409 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1669 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1088 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1142 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1048 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1033 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 1119 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1258 124
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 1406 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1971 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 2160 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1058 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1357 64
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1464 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1418 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1181 106
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1005 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1173 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1120 100
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 1053 70
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1255 52
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2369 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1061 15
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2440 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1419 58
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 1100 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1162 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1404 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1421 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 1085 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1348 141
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1092 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/empty_RNO 1027 48
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 1150 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1048 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1117 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1523 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[24] 1037 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1425 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1116 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1523 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1270 25
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 1251 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 1029 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_1 2392 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 227 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1524 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1046 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1652 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[25] 1136 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1437 144
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1285 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1708 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1016 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 1199 36
set_location Controler_0/ADI_SPI_1/divider_enable 1259 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2397 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1138 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 2183 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1145 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1110 37
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1119 103
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 1173 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 987 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1485 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1345 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1048 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a2 1459 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1088 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1282 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1172 30
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 1459 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1098 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1446 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[1] 1140 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[0] 1167 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1192 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1498 106
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1177 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf 1063 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1076 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1448 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2438 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1170 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1159 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1857 118
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 1132 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1721 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[23] 2155 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1036 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1160 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1423 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1401 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1407 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1220 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1017 64
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1190 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1224 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1713 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/REN_d1 2424 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1381 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1186 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1286 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1083 79
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 1524 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 2078 118
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 1492 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2082 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1427 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1185 100
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1093 144
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 1007 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1506 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1058 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1019 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1078 103
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1269 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1202 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1381 18
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1147 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1470 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[28] 1011 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1200 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1067 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1273 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1399 129
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1234 144
set_location UART_Protocol_0/mko_0/counter[10] 986 82
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1258 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1511 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1686 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 1037 37
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1154 162
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2420 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1982 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 858 247
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1437 70
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 1114 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[3] 1071 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[2] 2149 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 2452 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1067 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 1107 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2442 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1231 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1226 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 2189 97
set_location Controler_0/Command_Decoder_0/counter[9] 1233 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv[31] 1010 15
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1270 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[2] 1016 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1158 33
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1387 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1083 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1194 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1173 42
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1508 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1049 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1265 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1262 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1674 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 1127 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1509 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1194 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1026 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1133 103
set_location UART_Protocol_0/mko_0/counter[14] 990 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1 1144 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1402 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1200 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2086 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1420 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1044 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1226 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1141 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1881 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1679 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 1118 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1675 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2397 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1238 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 1147 87
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[26] 1137 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1085 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2151 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 2079 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[3] 1016 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1570 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 2439 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 1016 27
set_location Controler_0/ADI_SPI_0/counter[4] 1264 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1183 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1679 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 1136 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1045 61
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0 1261 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1660 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1674 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2390 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1141 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1098 96
set_location Controler_0/ADI_SPI_1/busy 1291 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[31] 1153 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1419 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1482 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1187 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[27] 1038 7
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2377 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1838 115
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv[31] 1027 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1977 315
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 2127 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1290 31
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1182 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2454 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1190 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1224 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1586 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1341 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1045 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[21] 2199 97
set_location UART_Protocol_1/mko_0/counter[13] 985 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1142 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1030 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1166 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1138 28
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 1022 70
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1445 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv[31] 1029 15
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 1496 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2353 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1197 63
set_location UART_Protocol_0/mko_0/counter[22] 998 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 1096 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 975 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1347 145
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1388 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1061 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2384 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[34] 1106 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 1033 6
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[23] 1038 42
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1231 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1660 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1697 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1058 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1038 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1213 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIH7DT1[2] 2357 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1068 99
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 1091 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[34] 1122 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1123 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[38] 1090 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1394 123
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1405 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1543 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1082 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1194 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1502 132
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[0] 1177 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1672 109
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1122 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2459 42
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 1083 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1220 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 1155 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 2166 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1023 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1027 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 970 76
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 1093 103
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 1219 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1133 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1052 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1253 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1267 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1462 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1160 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse_d1 2201 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1099 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 1105 24
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1394 60
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1305 51
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 1139 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[4] 1064 10
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 961 78
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 1029 76
set_location Controler_0/Command_Decoder_0/counter[21] 1245 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1292 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1271 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2038 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[12] 1357 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[20] 1016 39
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1181 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1121 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1510 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1068 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1103 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1159 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1193 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1027 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1328 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1077 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1035 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1164 106
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1318 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1026 73
set_location Clock_Reset_0/Synchronizer_0_0_0/Chain[1] 1244 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2036 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIIGA3[1] 2409 21
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[7] 1353 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1135 28
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1361 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1396 262
set_location Controler_0/ADI_SPI_0/state_reg[1] 1293 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 2128 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1145 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1108 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[10] 1064 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv[31] 1005 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1526 79
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B 1004 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1063 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1421 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1558 135
set_location UART_Protocol_0/mko_0/MKO_OUT 1004 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6[1] 1517 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2343 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1001 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1 1091 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2433 123
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1499 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2448 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1709 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[2] 2159 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1134 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1106 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1208 184
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[30] 1010 31
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 1672 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1065 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1342 135
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 1018 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1192 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2412 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1328 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[10] 1015 37
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1261 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1213 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1009 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 1213 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1245 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 998 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 1539 78
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 1077 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[8] 1067 10
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 970 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 1313 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 776 282
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1029 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1045 25
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6] 1266 63
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1465 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1354 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv[31] 999 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1077 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1014 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1143 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2408 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1053 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1676 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1204 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1062 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1603 298
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1175 108
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1122 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1371 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1398 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1480 82
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1256 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1090 10
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 2012 118
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1360 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 2194 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1137 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1112 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2414 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1278 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1014 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1128 151
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 1515 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1207 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1473 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1394 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 2443 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1359 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1180 151
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1467 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1212 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1039 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2350 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[2] 1172 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_6_i_a2 1068 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1121 96
set_location Clock_Reset_0/AND2_0 25 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1087 79
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1503 63
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1403 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1851 114
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1078 18
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[36] 1149 90
set_location Controler_0/ADI_SPI_1/data_counter[21] 1330 52
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 1097 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1036 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1032 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1154 31
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 977 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1182 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[6] 2420 99
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 1234 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1285 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1208 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1262 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1450 72
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1488 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1090 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 2038 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1049 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1242 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1086 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1498 105
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 1281 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 989 115
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[1] 1312 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1273 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2017 138
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1117 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1066 342
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1238 24
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[0] 1145 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 1148 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1224 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 1056 19
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 1259 16
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1188 55
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 1099 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1152 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 1122 18
set_location Controler_0/ADI_SPI_0/data_counter[0] 1285 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1088 10
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1068 103
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 1453 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2425 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[26] 2184 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5[2] 2373 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1063 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1034 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1017 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1501 132
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1123 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1149 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[23] 1138 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[35] 1147 90
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 1083 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1181 91
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1326 138
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 971 76
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1] 1312 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 1034 6
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 1004 78
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1305 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1137 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1084 10
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 972 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1463 72
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 1129 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[27] 2204 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[25] 1144 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2037 142
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4 1264 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1197 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[2] 1017 39
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1208 63
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1207 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 1125 78
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[4] 1157 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1332 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1520 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1674 91
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1149 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1247 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2372 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1247 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1124 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1042 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1169 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1525 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1226 159
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b 1050 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1482 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[27] 1155 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1128 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1454 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1484 136
set_location Controler_0/ADI_SPI_1/data_counter[30] 1339 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1494 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 2133 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_3 2349 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 189 201
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1170 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2060 132
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 1096 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2390 82
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1304 51
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1203 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1393 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1397 262
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1147 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2396 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1131 37
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO 1193 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1095 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1219 27
set_location Controler_0/gpio_controler_0/Outputs[4] 1444 61
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1310 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1093 97
set_location Clock_Reset_0/Synchronizer_0_0/Chain[1] 2442 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2396 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 970 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 954 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1068 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1050 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[32] 1185 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1 2359 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1256 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[10] 1015 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1292 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1151 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1369 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1003 69
set_location Controler_0/ADI_SPI_0/ss_n 1291 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1488 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2440 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[1] 2389 88
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1265 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1180 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1226 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1148 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1661 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1472 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1319 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1193 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1831 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 1027 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1447 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[34] 1039 69
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 1257 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1064 34
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 1293 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1146 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13] 1333 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1174 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 2010 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1131 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1263 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1045 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1269 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1330 180
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1105 33
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1473 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1247 21
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 1265 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a3 1437 72
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 2437 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1051 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1231 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1230 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1623 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2354 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1246 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1077 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1207 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 989 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1079 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1077 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1214 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2395 102
set_location UART_Protocol_1/mko_0/counter[2] 974 106
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1170 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1225 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2430 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[24] 1033 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 1484 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1168 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[2] 2382 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1113 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1158 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[8] 1016 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1119 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_lckfrc.un1_lckfrc_nx6_0_0 2391 87
set_location USB_3_Protocol_0/Synchronizer_0/Chain[0] 1071 10
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1341 46
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14] 1433 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 1103 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1295 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1210 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1387 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1038 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 843 234
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1116 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync_RNIMBHG[1] 2372 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1546 90
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1081 34
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1177 139
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 981 75
set_location Controler_0/ADI_SPI_0/data_counter[27] 1312 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1105 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1172 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1157 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1479 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1139 82
set_location Controler_0/gpio_controler_0/Outputs[14] 1498 61
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 1117 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[0] 2341 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1524 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1432 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1319 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1405 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_RNO[1] 2355 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_26_i_a2[3] 1070 9
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 1237 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1125 82
set_location Controler_0/ADI_SPI_1/data_counter[11] 1320 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[16] 1039 72
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1279 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1093 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1125 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1609 69
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 1023 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1467 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1160 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2404 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1687 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 2423 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1078 70
set_location Controler_0/Command_Decoder_0/cmd_data[22] 1273 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1139 186
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 1148 91
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1271 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1325 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1089 10
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 2120 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[0] 2349 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1221 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1128 126
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1139 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 2014 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1087 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 2363 88
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 1256 61
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1314 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1263 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[30] 1028 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1118 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1057 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1203 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1345 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1123 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1161 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1407 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1384 156
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1047 49
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1_RNID50A 1188 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1164 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2352 28
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1397 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1150 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1382 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1324 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 1117 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2390 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[0] 2407 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1141 30
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1085 54
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11] 1352 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1483 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1199 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1180 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1655 70
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1448 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2386 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1533 132
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4] 1351 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1186 91
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1446 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1105 103
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[0] 2387 100
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4] 1266 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 985 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1042 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1503 70
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1747 340
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1057 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1458 145
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 1154 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1030 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1225 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[1] 1009 16
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 1065 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1441 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1223 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2089 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[0] 2413 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1251 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1258 192
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[30] 1000 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1119 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1159 154
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 891 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1606 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1439 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1030 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1428 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1070 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1431 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 1107 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1277 70
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 1228 24
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1184 135
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1089 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN1 2369 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1326 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1219 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1135 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1272 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1505 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1054 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1015 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1342 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1189 64
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 1050 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 1058 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1277 193
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1287 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1090 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint 1750 94
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1156 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2370 96
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1189 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1066 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 2422 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1393 118
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1321 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1 1083 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1009 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1406 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1216 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 2181 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 1104 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1208 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2373 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 1115 33
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Communication_Data_Full_0 1170 111
set_location Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 1279 57
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 999 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1148 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1073 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1416 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2185 309
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 982 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1132 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1204 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1091 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1228 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1659 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1173 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2453 99
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1269 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2051 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1157 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 1488 75
set_location Controler_0/gpio_controler_0/state_reg_ns_i_0[0] 1313 57
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 1530 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1 1240 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1137 342
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1209 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1469 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1093 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[0] 2371 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1166 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1012 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1464 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 983 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1264 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1505 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1431 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1488 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1439 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[28] 1021 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 1105 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 1093 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1046 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1015 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1430 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_RNO[1] 2355 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1120 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1186 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 979 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_RNO 2458 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1182 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 994 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1405 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1157 103
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1080 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1501 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1115 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 1061 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1448 190
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1066 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1400 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1251 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1842 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o3[0] 2379 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1098 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2 1502 81
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 1093 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1169 36
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 2009 118
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 1471 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1326 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI8IS81[5] 2382 81
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3] 1318 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1279 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1239 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 977 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1441 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 1089 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1201 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1079 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[19] 2173 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1239 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 1500 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD 1062 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIHQTG2[1] 2413 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1094 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1652 70
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1487 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1271 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2088 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1392 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1111 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1028 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1247 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1152 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1321 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1355 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1510 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1243 34
set_location Controler_0/ADI_SPI_0/data_counter[17] 1302 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1046 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2394 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 912 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 2081 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1394 130
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1036 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1406 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1844 114
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1196 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1209 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1399 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1055 18
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1129 127
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1289 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1432 145
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1155 64
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2 1464 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1406 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1207 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1057 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1032 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1396 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2358 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1701 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1260 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1414 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1374 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1286 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1476 126
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1238 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1325 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1463 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1109 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1522 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 223 261
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 1015 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 1516 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 846 255
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1073 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1081 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1266 97
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1192 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1217 25
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1124 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1670 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 1115 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1279 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1334 187
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/sample_0_a2 2412 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1085 10
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[15] 1475 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1323 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_SLE_DEBUG 2397 82
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1146 151
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1087 54
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 1233 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1234 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1086 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 994 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1984 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1109 52
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 1100 103
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1292 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1042 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1131 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1460 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1040 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1677 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1043 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1068 100
set_location UART_Protocol_1/mko_0/counter[0] 972 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2433 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1981 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 1080 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1514 132
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1167 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1208 153
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1233 24
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1111 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1400 124
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1166 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[37] 1148 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2399 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1196 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[27] 1041 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[11] 1016 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1482 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[8] 1173 21
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13] 1437 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[1] 1070 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1176 99
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 1249 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1025 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1075 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[4] 1029 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1151 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1491 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1461 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[20] 1169 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2354 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 1071 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 1129 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1411 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1477 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1265 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_27_iv_0[31] 1020 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 1018 40
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 996 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1078 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1475 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1353 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 1038 10
set_location Controler_0/ADI_SPI_0/data_counter[5] 1290 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1183 97
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1209 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1468 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNI0BD61[1] 2401 81
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1203 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1322 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1184 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1022 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1128 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2_0_a2[5] 1300 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2383 81
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1166 138
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 1047 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1321 135
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1327 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1556 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 1541 78
set_location Controler_0/gpio_controler_0/un7_read_signal_0_a2 1437 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1859 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1036 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1270 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1124 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1172 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1187 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2359 75
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 1215 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 968 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1175 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1264 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1279 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1161 33
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1331 58
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2352 27
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint 1750 40
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[34] 1143 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1588 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1411 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1060 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[24] 1145 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1364 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2355 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1137 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1132 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1555 135
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0] 1315 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 1217 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1080 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1348 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1039 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1481 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1585 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2456 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1343 51
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 1220 42
set_location Controler_0/ADI_SPI_1/counter_3[0] 1250 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1483 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1191 43
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 1243 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1261 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1226 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1084 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1160 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 1098 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1276 97
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1408 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 1107 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1230 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1141 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2392 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 1064 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1186 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2431 88
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1211 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 1106 22
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[4] 1174 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1871 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 964 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1436 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1] 2355 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1057 58
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1272 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 1188 27
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1155 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1529 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 2004 336
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1380 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo 1065 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1398 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2354 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1119 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1473 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1417 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1456 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1415 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1493 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1054 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1044 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2386 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2456 42
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1088 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1291 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 1101 15
set_location Controler_0/Command_Decoder_0/counter[30] 1254 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1483 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1676 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1105 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1678 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 955 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1679 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1729 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1539 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1474 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 970 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1216 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1185 91
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1325 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 965 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 993 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1321 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1154 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1120 88
set_location Clock_Reset_0/Synchronizer_0_0/Chain[0] 2354 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2360 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1189 46
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1453 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1079 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1101 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1146 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1218 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 966 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1324 186
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1190 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2396 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 127 201
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[22] 1011 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1406 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 1106 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1202 102
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1088 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1028 19
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 1076 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1406 123
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 975 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1326 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[31] 1020 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[21] 1164 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 1450 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 1173 78
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 1212 19
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1317 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1230 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1276 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1488 136
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 1493 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[9] 1010 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1267 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3 2423 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2446 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1507 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 1514 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1132 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2353 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1265 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[1] 2411 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1558 136
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1367 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1073 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1402 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1478 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[24] 1046 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_a3_0_0[4] 2374 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 544 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 1509 75
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1323 60
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 1137 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2373 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[2] 1171 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1077 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1313 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1196 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1168 36
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1248 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1398 123
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1496 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1466 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1259 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1342 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1489 64
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1176 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[7] 2191 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1008 22
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1009 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1201 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[1] 2421 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1866 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1300 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1209 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1182 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1018 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1431 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1161 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1069 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1361 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 1113 19
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1460 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 2162 97
set_location UART_Protocol_0/mko_0/counter[17] 993 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1066 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1975 315
set_location Controler_0/gpio_controler_0/Outputs_6[3] 1489 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1140 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1286 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1654 70
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[31] 1152 96
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND[12] 1038 63
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 1249 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1327 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1203 25
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 1163 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1071 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1327 187
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1339 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1476 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1564 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2054 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1408 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1138 100
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1164 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1149 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1444 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a2_0 1435 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1450 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 1101 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[29] 1035 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1662 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1678 112
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1216 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 1022 37
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1209 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI173B[0] 2406 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1454 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1069 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 2458 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1131 82
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1205 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1185 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1427 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 993 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 1211 42
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 1225 24
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 1118 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1239 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1493 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1053 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1574 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2458 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1036 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1032 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 299 252
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1162 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[6] 1174 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1073 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1058 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 1191 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1129 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1611 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1238 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1157 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIMQDI[2] 2415 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO[0] 1462 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1351 145
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2 1417 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1098 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1170 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7] 1257 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1118 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1194 99
set_location Controler_0/ADI_SPI_0/data_counter[24] 1309 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 988 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1214 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2439 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[4] 1157 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 1059 63
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1254 52
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 1745 122
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1512 88
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1160 154
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1135 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1144 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1011 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1338 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1064 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[18] 1062 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[26] 1034 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2349 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 2012 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2031 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1011 70
set_location UART_Protocol_1/mko_0/counter[21] 993 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1515 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1043 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2439 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st 2378 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 1170 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1004 76
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1111 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1388 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2443 123
set_location Controler_0/ADI_SPI_1/counter[2] 1250 46
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1171 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1082 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_29_iv_0[31] 1013 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[26] 1140 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1153 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1055 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1422 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1038 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 1232 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1079 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1194 27
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1300 49
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1362 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1031 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[17] 1026 16
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 1676 106
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1200 57
set_location Controler_0/ADI_SPI_1/sdio_cl 1295 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1074 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1562 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1236 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1295 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1149 208
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[3] 1008 39
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIS868[4] 2435 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1429 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1221 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1328 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1179 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1123 79
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[4] 1442 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1128 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1071 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2354 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r4 2202 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1183 33
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1211 57
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1146 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1244 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RE_d1 1134 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1870 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2359 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[10] 1139 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1052 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2396 27
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 966 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1456 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1678 117
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 1125 34
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1235 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1065 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a2 2417 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 1117 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1269 261
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 1085 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1529 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1106 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2028 133
set_location Controler_0/gpio_controler_0/Outputs_6[15] 1489 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1184 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1244 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1125 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1107 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1483 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1159 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv_0[31] 1038 6
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 1094 16
set_location UART_Protocol_0/mko_0/counter[3] 979 82
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 1071 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1498 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1331 187
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1] 1153 163
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv_0[31] 1002 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 2190 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1410 126
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 1087 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1158 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 1015 9
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 1464 60
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 1517 91
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 1225 19
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1497 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1156 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1231 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2362 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1501 82
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1348 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1194 46
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[5] 1144 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1196 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1137 186
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs 1495 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1924 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1429 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 2422 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 843 250
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 1088 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1553 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6 1507 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1012 42
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 1093 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[15] 1032 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1133 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1280 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1688 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1471 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1147 102
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1147 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 965 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 1082 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1714 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1134 85
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 1167 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 1110 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 2178 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1057 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2084 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1523 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1280 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1255 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 1125 37
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1316 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[29] 1148 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1157 28
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[3] 1175 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1322 144
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1476 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[34] 1150 91
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1303 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1074 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1053 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[10] 1017 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1063 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1146 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 2138 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1679 111
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 1134 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1435 208
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 1101 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1240 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1176 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1353 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1126 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1466 124
set_location Controler_0/gpio_controler_0/Outputs_6[1] 1495 60
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 1202 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1116 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2340 90
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 998 105
set_location UART_Protocol_0/mko_0/counter[16] 992 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1027 55
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1156 162
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[24] 1146 25
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1027 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1561 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1434 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2361 90
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1244 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1086 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1326 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1207 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[3] 1187 24
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1246 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1165 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1005 70
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1426 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2434 138
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2353 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1067 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 1448 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 1282 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1040 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 1156 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1116 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 1086 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1407 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1427 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 992 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1316 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1393 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1367 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1338 187
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1363 183
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1051 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1168 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[33] 1107 24
set_location Controler_0/Command_Decoder_0/counter[8] 1232 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1477 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIMUNR 1046 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 980 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1693 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 997 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2015 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6_1 1511 81
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1191 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 1158 97
set_location Controler_0/ADI_SPI_0/data_counter[14] 1299 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1165 45
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12] 1358 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1496 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1377 57
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 2434 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1201 48
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 1513 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1429 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1413 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1328 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1086 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1320 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2357 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1106 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1173 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 2082 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1210 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1446 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1066 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1077 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1462 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1280 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2406 22
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1165 145
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1331 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2433 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1298 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1109 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1127 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1034 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1117 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1363 145
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 1308 57
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 1498 91
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[10] 1185 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1168 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1449 64
set_location Controler_0/ADI_SPI_1/counter[6] 1254 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1368 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1128 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1858 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1250 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1512 132
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1051 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2026 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1422 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_tri_enable 1078 10
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1495 64
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1152 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2434 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1010 69
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1349 64
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 1459 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1058 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1152 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10] 1091 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2369 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[24] 1033 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 978 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1208 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1099 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[25] 1015 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1201 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1164 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1231 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1071 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1477 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2014 237
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 981 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1199 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1166 144
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1230 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1056 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1160 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_0_0[0] 1298 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1864 115
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 1184 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[22] 1134 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1114 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2390 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 1036 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1232 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[4] 2369 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1454 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIVQV9[2] 2410 21
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 1140 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0] 1168 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 1170 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[26] 1034 7
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 1481 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 987 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1148 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1107 151
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1099 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1118 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1451 190
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1147 88
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 979 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1126 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1328 142
set_location Controler_0/ADI_SPI_0/data_counter[28] 1313 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1188 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1136 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1035 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1494 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1024 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 998 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1131 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1179 34
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1340 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1272 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1061 28
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 1081 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1656 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1323 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 1030 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1087 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4] 1273 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 73 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1975 291
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1106 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 1214 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1199 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2394 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2342 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1421 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1670 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1675 97
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1205 57
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 1020 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1143 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2451 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1169 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1143 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 1169 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1295 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1414 48
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1456 58
set_location Controler_0/ADI_SPI_1/state_reg[2] 1295 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1098 100
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 0 376
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1076 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1489 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2017 90
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1375 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2416 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1473 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[0] 2384 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1323 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1153 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1280 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1447 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1138 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1500 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1046 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1241 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1068 76
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1422 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 1165 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 1468 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1843 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1432 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1124 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1016 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1367 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1247 30
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 1258 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[11] 2207 97
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 1256 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1405 127
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1194 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 702 315
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO 1164 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1221 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1204 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1213 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1389 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[2] 1172 112
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 1230 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 976 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1282 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 985 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_a3_0_0[4] 2390 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1290 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1473 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[27] 1036 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1481 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1134 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2388 96
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1231 51
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 1273 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 1499 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2414 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1035 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2148 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv[31] 1004 15
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 1126 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2401 96
set_location UART_Protocol_1/mko_0/counter[23] 995 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1325 139
set_location Controler_0/gpio_controler_0/Outputs_6[11] 1449 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[1] 2385 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 124
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 979 102
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 1225 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1521 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1341 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 1103 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2423 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1041 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1206 43
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1329 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1215 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 2137 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[21] 1044 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1406 141
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 1227 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1014 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1230 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1152 142
set_location Controler_0/gpio_controler_0/Outputs_6[10] 1448 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1160 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1189 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1645 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 2020 136
set_location Controler_0/ADI_SPI_0/counter[1] 1273 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1298 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1473 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1480 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2424 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1060 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1515 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1712 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 2425 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1206 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[2] 2415 127
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1160 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1171 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2402 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1153 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1330 55
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 1651 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1589 189
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2446 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[13] 1014 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 2356 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1305 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1134 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[6] 2190 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1165 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1074 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1403 130
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1149 145
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 1105 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1082 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1279 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2412 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[38] 1142 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1067 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1163 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1464 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[1] 1028 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1133 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1137 126
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_0[0] 1310 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1495 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1095 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 1099 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1215 49
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Control_Fifo_Full_0 1165 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1021 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 1454 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1064 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1287 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1658 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1341 135
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1167 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1191 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1310 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1232 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1497 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1016 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1202 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1161 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1518 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1018 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1518 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2401 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 1098 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2414 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1118 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1299 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1693 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1462 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1400 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1059 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1488 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1208 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1165 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2365 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNII37[1] 2356 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1514 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1079 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 1012 30
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1145 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1216 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1179 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2437 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1053 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2353 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 988 73
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[29] 1156 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 1124 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[12] 1361 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1646 109
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1398 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1083 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1309 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1075 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1658 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1101 144
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 1060 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1430 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1240 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1097 64
set_location Controler_0/ADI_SPI_0/data_counter[18] 1303 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1331 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1337 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1209 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 995 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1234 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1331 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1736 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1376 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2368 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1497 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1352 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[1] 2372 85
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1106 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1508 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 1100 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1184 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[8] 1020 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2384 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1142 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1292 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1109 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1045 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1029 22
set_location UART_Protocol_0/mko_0/counter[20] 996 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 961 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1680 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1294 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1109 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1193 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[8] 2421 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1322 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1067 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1236 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 1106 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1292 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1161 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1501 61
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[24] 2196 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1324 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1050 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1673 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2371 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1177 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2339 150
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_20_iv_0[31] 1011 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[8] 1012 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1154 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2389 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2039 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 1043 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2024 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 1067 16
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1123 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1494 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 2163 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1510 82
set_location UART_Protocol_0/mko_0/counter[24] 1000 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[14] 1171 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1300 85
set_location Controler_0/Command_Decoder_0/counter[31] 1255 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1086 10
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1192 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1029 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1221 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 1195 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 1075 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1509 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1104 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1220 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1081 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1278 28
set_location Controler_0/Command_Decoder_0/cmd_ID[0] 1256 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[23] 1138 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1074 42
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 1071 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[23] 1029 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1171 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1121 106
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1180 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1089 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1395 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1892 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1485 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNI28OU3[2] 2408 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1136 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1149 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1234 57
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_DELAY 7 4
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1048 22
set_location Controler_0/gpio_controler_0/state_reg[2] 1317 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1103 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint 1747 40
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 983 70
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5] 1319 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[3] 2416 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[0] 2424 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 974 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1522 133
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1202 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1480 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1182 103
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1087 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1130 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1562 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[4] 1317 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1474 124
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 1226 25
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1259 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[27] 1035 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[6] 1319 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1071 69
set_location Controler_0/ADI_SPI_1/counter[4] 1252 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1184 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1047 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 2167 97
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1366 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1481 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2455 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1449 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2016 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1013 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[3] 1187 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1565 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 984 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1111 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1660 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1672 115
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1244 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1410 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1329 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1357 183
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 1173 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 979 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1193 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 1097 103
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1220 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1399 133
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 966 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 1090 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1050 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2016 132
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 2008 118
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 377
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1442 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1272 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1041 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1196 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1853 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1434 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[7] 1055 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1250 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1175 33
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1294 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1130 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1034 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 1097 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2399 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv_0[31] 1015 6
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1507 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1162 31
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1162 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1071 18
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1164 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1392 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1124 154
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1157 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1233 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1235 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv[31] 1016 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1050 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[0] 1021 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1260 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1428 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1014 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[27] 1151 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1392 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1266 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1079 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2438 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[6] 1009 31
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1276 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1364 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1150 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI199M4[0] 2436 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1405 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1042 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1108 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1405 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1356 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1233 160
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1184 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1230 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 1024 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1243 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 1490 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2360 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[2] 1151 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15] 1494 64
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1459 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1078 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[8] 1165 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1015 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 1019 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2441 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1712 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 1112 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 828 15
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1453 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1364 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1231 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[9] 2422 127
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 1143 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1243 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1108 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 1102 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1084 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1237 33
set_location Controler_0/ADI_SPI_1/counter[3] 1258 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1285 30
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 1649 109
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 1169 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_lckfrc.un1_lckfrc_nx6_0_0 2367 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1272 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1941 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2416 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1056 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1222 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1519 76
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 1287 45
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 1021 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1672 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1492 124
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1205 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1439 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1657 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1670 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0 1258 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1123 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1399 132
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1003 301
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1436 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1504 61
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 1174 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1205 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1265 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2363 97
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1188 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1476 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 1093 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNIJ90C[2] 2411 87
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1443 61
set_location Controler_0/Command_Decoder_0/counter[23] 1247 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 2119 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1836 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 2018 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1677 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1102 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1008 75
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1141 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1092 76
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1269 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1134 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1201 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2413 123
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1295 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1332 187
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1674 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2034 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1042 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 1025 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 977 73
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1371 55
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6] 1345 60
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1330 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1162 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2390 97
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 1008 78
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1237 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2_1_i[0] 1066 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1022 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4] 1139 36
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1023 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1367 145
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1317 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[4] 1166 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1322 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1455 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1088 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4] 1253 15
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1144 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1700 144
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[15] 1481 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[29] 1024 7
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1053 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 1212 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1051 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 1099 19
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1071 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1057 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1603 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1146 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1143 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1206 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1254 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 1012 37
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 1132 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[6] 2382 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1398 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1850 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1439 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[25] 1006 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 2193 288
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1100 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1396 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 1095 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1128 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1448 189
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[1] 2360 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2024 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1218 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1516 133
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1154 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 837 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 1094 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2391 25
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1286 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1327 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1172 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1210 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1162 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 2124 100
set_location Controler_0/ADI_SPI_0/data_counter[29] 1314 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1233 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1291 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1144 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1288 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1133 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2394 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1197 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1056 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1321 186
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[36] 1034 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1265 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1248 48
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 1466 57
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1094 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1140 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 1123 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1344 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1215 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[21] 1070 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1161 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 2011 124
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1170 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIDMJR[1] 2385 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1103 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 2420 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1236 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1674 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1013 22
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1216 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1672 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 1021 37
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1329 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[11] 1011 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1201 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1564 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1081 100
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1165 138
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1467 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0] 1187 96
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1209 184
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 1088 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1155 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1298 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18 1350 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1533 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1698 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[9] 2422 136
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1350 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1401 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1041 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1283 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1183 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1170 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1236 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1220 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1127 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 598 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1073 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1390 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1026 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 1506 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1120 64
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 1033 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1198 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1667 97
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1284 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1084 34
set_location UART_Protocol_0/INV_1 1082 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 887 37
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1318 55
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[15] 1334 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1396 124
set_location UART_Protocol_1/mko_0/counter[7] 979 106
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1328 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1144 208
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1080 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[0] 2394 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1231 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[1] 1522 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1448 70
set_location UART_Protocol_1/mko_0/counter[3] 975 106
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1171 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 1087 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 968 69
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[8] 2203 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 1123 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN2 2396 97
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 1018 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[16] 2172 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1522 88
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1005 307
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_7 2401 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[18] 2154 96
set_location Controler_0/ADI_SPI_1/counter[8] 1256 46
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1090 102
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1467 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1286 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1697 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[0] 2419 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1153 154
set_location Controler_0/ADI_SPI_0/data_counter[20] 1305 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 1098 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1176 108
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1128 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[3] 1015 40
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1166 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1197 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[18] 1150 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[17] 2166 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[1] 2411 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 1102 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1145 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1568 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1063 34
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[8] 1164 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 1136 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1563 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1199 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1132 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1051 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1282 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1148 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 975 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 1125 19
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 1451 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 1025 37
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1206 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1282 96
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1473 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1573 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1084 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1167 31
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1241 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[3] 2360 84
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 1311 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 1125 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[26] 1035 7
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1268 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1142 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1159 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1281 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2034 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1191 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 2419 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 1124 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1444 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1023 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1045 48
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1476 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1126 96
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1004 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1092 228
set_location UART_Protocol_0/mko_0/counter[11] 987 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1125 96
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0] 1270 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1180 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1231 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1457 79
set_location Controler_0/Command_Decoder_0/counter[22] 1246 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1116 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1213 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1050 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 2117 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1164 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1512 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[21] 1138 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1499 207
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1374 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[1] 1146 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 987 79
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1189 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1575 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNO 2431 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1293 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1476 123
set_location Controler_0/Command_Decoder_0/cmd_data[21] 1279 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2447 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2451 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1049 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1198 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1] 1359 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 1026 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1069 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1218 25
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 1130 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[5] 1060 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[30] 1134 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1214 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1493 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1167 106
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1368 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1092 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2397 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2030 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1335 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10] 1372 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1112 102
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1011 39
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2454 96
set_location Controler_0/ADI_SPI_0/data_counter[19] 1304 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a3_0_0 2425 126
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N 1086 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1111 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock 2428 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1078 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1654 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1482 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1297 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1098 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2402 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 1215 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1284 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1179 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1223 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 222 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[1] 1027 33
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1232 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1406 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1285 193
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15] 1310 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2441 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1198 28
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1219 33
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1381 52
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2358 88
set_location Controler_0/Command_Decoder_0/state_reg[2] 1256 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 1045 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1303 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1133 28
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 1086 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1465 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2085 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1333 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2 1438 57
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 1076 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 963 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1494 105
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 1460 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[6] 1006 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1034 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1219 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1062 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1469 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1513 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 1099 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2416 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1136 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1431 75
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1304 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1214 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2310 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI5V29 2413 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1159 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1094 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 1098 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1411 126
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1065 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1139 103
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 1139 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1040 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0 1264 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 297 252
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1125 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1243 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1155 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2443 117
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 1246 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1154 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1092 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1266 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout_RNII018 1150 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1515 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1209 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2441 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1185 31
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1338 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[14] 1010 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1136 88
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1480 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1609 295
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1171 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1442 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1482 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1398 117
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1103 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8] 1431 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1404 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1174 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1164 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1482 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1202 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1496 118
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1410 55
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 1251 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 992 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1119 64
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1136 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[1] 2343 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1137 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 1143 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1852 118
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1402 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1167 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1036 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1324 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2034 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10] 2449 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1294 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1477 63
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1249 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1416 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 2129 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1514 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1453 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1182 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1152 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1273 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1075 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1049 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1192 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1178 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1054 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1401 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[5] 1011 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1227 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2399 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1385 36
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 1244 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1208 61
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 1214 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[0] 1486 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1490 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1030 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1239 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_9 1544 78
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1359 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1839 115
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20 1263 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1391 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 1104 18
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1341 51
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1253 52
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 1033 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2421 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1622 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1209 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 2416 97
set_location Controler_0/ADI_SPI_0/data_counter[10] 1295 43
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1005 72
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1197 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1061 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1162 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1273 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[5] 1505 63
set_location Controler_0/Command_Decoder_0/counter[26] 1250 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1393 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1475 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 987 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1341 142
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1327 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 1315 45
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2353 88
set_location Data_Block_0/Communication_Builder_0/next_state_0[11] 1197 141
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1302 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1278 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1494 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1331 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1401 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 2417 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1053 58
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 1442 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1863 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1449 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1410 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1489 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2385 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1022 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1333 187
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2393 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1523 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1509 82
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1168 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1058 76
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1373 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 1247 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[0] 1009 34
set_location Controler_0/Command_Decoder_0/counter[3] 1227 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1141 85
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1219 49
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1182 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 1184 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1107 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st_RNIQ6HJ[2] 2358 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2406 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1337 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1483 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1404 117
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1321 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1669 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1 1247 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1571 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 37 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 1029 10
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1152 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1039 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1331 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1137 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1327 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1151 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1096 144
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1415 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1667 142
set_location Controler_0/ADI_SPI_0/state_reg[0] 1286 46
set_location Controler_0/gpio_controler_0/read_data_frame_8[4] 1458 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 1123 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1365 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1442 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1451 63
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1092 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2457 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1677 111
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1169 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1121 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1190 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1112 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2390 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1324 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 541 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 479 309
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1155 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1407 124
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1442 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1024 64
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1445 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1084 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1100 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1050 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 1091 9
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1166 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2362 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[21] 1025 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1150 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1156 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2377 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[0] 2434 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNO[2] 2382 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1433 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11] 1362 60
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1175 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1441 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1299 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2447 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2437 115
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1 1746 120
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1142 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1360 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1461 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[18] 1149 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2456 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1446 61
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 1246 21
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1283 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1461 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1235 19
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1354 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 2133 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1302 60
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0 1261 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1145 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1246 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1497 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1171 24
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1346 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1509 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1703 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_0_a3 1054 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 1099 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1058 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2436 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1178 91
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1372 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv_0[31] 1004 6
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1124 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1043 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[15] 1129 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1422 144
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1379 52
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1153 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1052 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 961 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1523 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1229 57
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1435 70
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1273 192
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1631 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1329 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2383 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1707 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1198 46
set_location Controler_0/Command_Decoder_0/counter[24] 1248 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1487 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1022 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 972 69
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1209 58
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2352 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1244 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1201 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1267 99
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1210 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1165 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1279 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1094 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[21] 1014 10
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1227 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1236 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 1017 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1861 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 1024 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[23] 1040 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1044 64
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 1230 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 88
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[12] 1167 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 1118 19
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1207 52
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1309 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1184 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1490 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1218 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1227 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1086 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1211 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1033 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1283 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1316 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1263 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2450 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[2] 1017 40
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1336 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1415 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 1435 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1449 57
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1275 48
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1239 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1245 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[0] 1019 10
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1355 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1110 100
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1213 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1117 24
set_location Controler_0/ADI_SPI_1/data_counter[28] 1337 52
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 989 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1510 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1382 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1445 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 988 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1511 144
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1376 57
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2443 96
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 1233 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 1194 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[26] 1050 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1210 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[5] 1502 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1182 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1428 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1070 70
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1266 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2444 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1144 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[22] 1027 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 1175 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1027 25
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 1451 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1274 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1059 19
set_location UART_Protocol_0/mko_0/counter[13] 989 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1052 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1064 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1208 141
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1105 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1180 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1098 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2023 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 986 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 660 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1162 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[2] 1520 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 1023 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1735 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1374 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1055 22
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[5] 998 7
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[15] 1031 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1176 103
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1176 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[38] 1124 87
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 1234 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1235 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1512 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1318 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1428 142
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1387 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1221 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 969 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1130 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1043 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 911 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1730 91
set_location Controler_0/Command_Decoder_0/cmd_data[23] 1251 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 1080 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2394 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 1189 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1477 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1157 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2374 78
set_location Controler_0/Command_Decoder_0/state_reg[3] 1249 58
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1283 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1181 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[25] 1136 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 1113 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1256 192
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1165 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[5] 1142 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1264 97
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1354 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1214 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1278 193
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1199 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1404 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1214 33
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1179 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1177 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1505 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[4] 1024 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[23] 1038 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1492 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1335 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1841 114
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 1026 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1111 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1260 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1488 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1273 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1443 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1009 18
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[12] 1166 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 972 76
set_location Data_Block_0/AND4_0_0 2357 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2403 81
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 1264 57
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1487 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[6] 1058 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1674 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 2451 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_SLE_DEBUG 2386 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1101 69
set_location Controler_0/ADI_SPI_0/divider_enable 1290 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1430 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn 2436 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1051 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3[4] 1055 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 1120 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[24] 1038 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1357 54
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 1008 64
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1143 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 1102 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1825 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1056 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1328 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1203 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1350 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1043 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1442 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv_0[31] 1008 15
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 1310 45
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 1084 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1402 130
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 1020 37
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 1161 91
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 973 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_11_iv_0[31] 1003 9
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1 2460 125
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1496 79
set_location UART_Protocol_1/OR2_0 999 105
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 1151 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1069 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1029 21
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 1234 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1499 336
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1136 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1516 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 1125 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2440 123
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 975 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1196 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 2235 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 988 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1229 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1183 103
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1316 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1141 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 82
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1121 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1478 79
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4] 1282 57
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 1479 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1326 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1328 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error 2434 124
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[8] 1351 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1173 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[0] 2418 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1075 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 1099 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1044 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[16] 1178 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 2436 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 2450 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 1106 52
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 1154 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1123 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1158 139
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1202 136
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1255 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1358 184
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1245 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1056 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1464 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1171 45
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 1456 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1386 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[25] 2165 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2392 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1148 96
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1027 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1218 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_0 2356 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2432 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 1013 40
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1057 34
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6] 1259 57
set_location UART_Protocol_0/mko_0/counter[0] 976 82
set_location Controler_0/gpio_controler_0/state_reg[4] 1318 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1209 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1061 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1292 193
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[0] 1017 10
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[30] 1134 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1213 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNILN8A1[1] 2454 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1297 64
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 1220 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2_1 1437 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1150 103
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1478 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[17] 1182 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN_8_0_a3 1063 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1109 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1196 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1206 61
set_location Controler_0/Command_Decoder_0/counter[0] 1227 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1281 34
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[3] 1143 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[5] 1350 60
set_location Controler_0/ADI_SPI_1/data_counter[18] 1327 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1169 270
set_location Controler_0/ADI_SPI_0/counter[3] 1270 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[8] 1164 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[16] 1016 31
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1224 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1224 57
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[6] 1346 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2398 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1 1161 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1147 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2348 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1108 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2392 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1484 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1114 37
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1281 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1286 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1112 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[0] 2413 127
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1321 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1230 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 1454 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3[6] 1060 9
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[0] 2373 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_fifo_RNO 1065 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1151 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1064 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 1199 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1280 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 1124 81
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1413 51
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1304 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1399 130
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1150 97
set_location Controler_0/REGISTERS_0/state_reg[0] 1268 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 1034 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1122 21
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1055 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[13] 1009 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1470 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1116 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 850 235
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 1112 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1212 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 1196 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[3] 997 10
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1058 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 995 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1323 48
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1148 145
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1280 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1288 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 1122 19
set_location Controler_0/ADI_SPI_1/data_counter[0] 1309 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1041 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1128 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[1] 2414 127
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1174 30
set_location Controler_0/Command_Decoder_0/counter[6] 1230 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2455 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 875 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1375 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1438 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2038 138
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 1253 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1008 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1437 79
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 1404 57
set_location Controler_0/gpio_controler_0/read_data_frame_8[5] 1474 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1008 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1677 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1124 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2444 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1222 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 1141 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1144 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1026 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 1015 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 1275 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1087 10
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2408 21
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1002 75
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 1197 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[28] 1027 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1163 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1280 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_RNO 1079 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1181 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 1122 22
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 1028 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1] 2425 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1400 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1491 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1199 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count_RNO[0] 2424 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1325 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[11] 1469 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1134 37
set_location Controler_0/ADI_SPI_1/counter[7] 1255 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 2128 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 1229 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2417 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1150 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1101 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIHR386[2] 1252 99
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1309 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15] 1494 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1104 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2360 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[2] 1329 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1351 141
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 1255 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1351 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1278 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1169 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_0_sqmuxa_1_0_a3 1053 9
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[3] 2406 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1856 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2363 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1386 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1520 135
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1367 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1679 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1254 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1088 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1215 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1077 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 1195 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[37] 1146 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2452 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1382 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1383 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1376 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1168 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2432 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[1] 2421 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1203 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2365 96
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 15 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1434 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1154 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 972 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1400 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[4] 1076 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIUPV11 1080 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1108 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2146 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 1252 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 1172 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1030 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1512 336
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1189 141
set_location Controler_0/gpio_controler_0/state_reg[3] 1312 58
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1472 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1437 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1492 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 1056 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1520 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1100 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 835 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2018 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1487 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1243 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 2161 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1191 103
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1276 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 1153 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1382 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1080 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2 2461 125
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 1186 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1511 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2406 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 1159 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1184 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1521 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1209 52
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 1021 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1160 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1142 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1396 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 1537 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1299 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1190 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[1] 2415 139
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1342 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1070 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1137 99
set_location Controler_0/Command_Decoder_0/decode_vector_10_5dflt 1270 63
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1227 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1491 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2366 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1673 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[1] 1047 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1364 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1356 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1284 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1491 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1229 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[1] 2427 127
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1190 142
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO_0 1197 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1122 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2432 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIC4DF1[2] 2350 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1274 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1198 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1710 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1045 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1182 108
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1072 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2387 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2412 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 1100 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1280 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1119 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1145 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1038 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1342 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1049 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1016 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1495 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1674 111
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1275 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2032 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1434 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1064 342
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1193 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1704 145
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1296 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1050 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1350 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2400 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1077 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2] 1074 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10] 1356 63
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1478 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1266 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1295 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2029 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2360 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 1126 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1387 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[22] 1002 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1434 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1217 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1281 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 2125 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1497 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[5] 2412 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1153 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2454 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1191 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1428 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[11] 1009 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2419 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1012 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1015 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2345 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1871 115
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1095 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1407 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIM6PE 1086 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 1135 34
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 1471 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1211 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1019 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2427 84
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[10] 2410 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 1119 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0] 1513 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1365 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[13] 1028 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1360 61
set_location UART_Protocol_1/mko_0/counter_5_axb_4 1002 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1209 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1264 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1330 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1242 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 1438 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1073 69
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 1213 19
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1308 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1043 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1126 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1027 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[5] 2381 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1441 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1669 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1362 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1158 27
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1379 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1023 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 2077 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1063 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1339 187
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[16] 1131 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 1316 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1141 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1156 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1154 138
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[14] 1335 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1058 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 1043 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1390 60
set_location UART_Protocol_0/OR2_0 1043 54
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1223 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1228 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1323 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1196 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 1081 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1135 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1150 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1392 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1269 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1294 25
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1236 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1467 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1153 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1517 135
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[9] 1004 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1179 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1044 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[29] 1022 7
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 1194 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1162 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1200 64
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1083 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1129 103
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1114 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2395 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_2 1454 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1161 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[4] 1015 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1284 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1436 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 2115 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1464 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1410 123
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i 1288 45
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[6] 1464 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 1097 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1009 21
set_location Controler_0/REGISTERS_0/state_reg[1] 1264 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[1] 1017 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1129 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1226 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1J09 2359 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 2444 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2366 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1291 61
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7] 1274 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[5] 1008 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[13] 1182 28
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 1519 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5] 1319 63
set_location Controler_0/ADI_SPI_1/state_reg[0] 1291 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1059 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2090 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1397 60
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1258 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1165 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1487 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1340 55
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 1491 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1272 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1540 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1230 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1276 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2022 141
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 1266 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1051 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1471 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1200 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1383 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1839 181
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[8] 2440 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[10] 1197 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1090 99
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1308 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2455 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2433 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1081 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1136 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1187 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1282 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2399 27
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1248 58
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1222 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1201 64
set_location Controler_0/ADI_SPI_0/data_counter[8] 1293 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1327 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1205 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1154 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1404 127
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1322 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1496 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1102 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1079 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 1479 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1136 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1521 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1134 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1495 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1429 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 1014 30
set_location UART_Protocol_0/mko_0/counter[7] 983 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1122 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1078 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1197 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1198 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[11] 1058 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1021 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1194 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[18] 998 16
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 1233 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1476 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 2432 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1128 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2456 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1147 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st_RNI6S431[2] 2365 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1277 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1362 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN2 2368 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1624 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 1450 57
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1272 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN1 2391 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2016 141
set_location Controler_0/Command_Decoder_0/counter[25] 1249 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[2] 2395 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2] 1321 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 1040 10
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1100 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1731 91
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1281 51
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[6] 2188 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1147 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv_0[31] 1040 6
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1393 144
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1299 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1044 30
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1308 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1017 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI4TBO1[4] 2447 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st_RNI090N[1] 2389 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1136 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[7] 1026 36
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1225 51
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1159 174
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1175 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1174 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1188 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1095 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1213 27
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1445 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 979 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1506 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2428 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1483 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[16] 1008 7
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1319 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1233 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1485 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1516 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1046 51
set_location Controler_0/Command_Decoder_0/decode_vector_10_1dflt 1277 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1388 123
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1204 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1240 145
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 1196 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3[7] 1064 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1104 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1068 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1056 30
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1190 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2436 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1204 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1195 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 1175 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1049 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1218 42
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 1262 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 1265 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1443 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1418 145
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1475 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1050 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2420 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1137 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[31] 1153 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1035 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1088 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1099 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1381 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv[31] 1017 6
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91 1279 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1414 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1179 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1135 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1148 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1062 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1206 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1226 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1167 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2004 252
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1118 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1] 2403 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1381 123
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1222 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_2 2392 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1030 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1459 145
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1156 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1197 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 1106 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 2400 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 1117 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 1149 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1180 42
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 1460 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1230 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1336 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0] 1048 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1191 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2415 123
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1391 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1049 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1627 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 985 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1504 145
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 974 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[1] 1008 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1399 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2424 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1172 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1138 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1180 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2427 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1733 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14] 1314 63
set_location Data_Block_0/Communication_Builder_0/next_state_0[2] 1192 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 964 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_RNO 2414 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1047 72
set_location Controler_0/ADI_SPI_1/data_counter[5] 1314 52
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 2412 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1340 61
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1286 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4] 959 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1060 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1214 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1039 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1672 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[1] 2425 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1678 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1491 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[30] 1148 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2373 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1221 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1238 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1219 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1043 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1140 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1422 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1012 70
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1302 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[22] 1052 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1501 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1380 57
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 1003 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1131 70
set_location UART_Protocol_1/INV_1_0 1141 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1126 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1305 144
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1842 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1496 124
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 1317 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1167 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1154 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0_0 2361 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1356 144
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1242 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1226 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1056 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[6] 999 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1182 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_0 2362 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2378 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1050 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1061 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 1152 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1165 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1204 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14] 1498 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 658 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1517 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1320 135
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 1019 79
set_location Data_Block_0/Communication_Builder_0/next_state_0[5] 1170 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[24] 1152 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1086 16
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1083 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1440 54
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[13] 1168 96
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1242 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1172 157
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1361 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1153 33
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1169 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[2] 1013 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1116 154
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 1073 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1263 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 2458 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1174 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[5] 2205 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1099 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1038 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 116 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1303 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1187 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1412 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 1128 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1158 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2392 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1123 88
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1175 135
set_location UART_Protocol_1/mko_0/counter[6] 978 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1050 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1281 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1287 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1182 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1120 31
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[17] 1136 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1321 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1174 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1046 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1015 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1144 70
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1226 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1481 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1046 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1195 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[9] 2160 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1069 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1062 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2362 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1275 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1225 195
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1470 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1212 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1445 75
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1094 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1060 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1334 186
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1049 19
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1164 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1056 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1226 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1078 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[19] 1002 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_i_o2 1503 75
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 1248 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1095 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1130 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[6] 1009 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2389 27
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1232 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 1084 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 2037 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1172 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[7] 2420 136
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1206 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1001 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1079 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 2067 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2437 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1049 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1013 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1223 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2371 78
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10] 1301 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 1011 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_1 1468 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1382 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 1090 105
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1216 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[18] 1133 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1474 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1449 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 512 309
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI6Q21 2447 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2154 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1226 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1262 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1117 31
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1372 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1406 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 973 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2372 97
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1333 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1231 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1085 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 2436 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1489 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1289 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1096 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1459 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1050 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 1131 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1169 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1030 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[5] 2364 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[0] 2384 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1044 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1100 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1671 91
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 1038 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1177 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2440 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1063 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1117 106
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1337 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1141 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[7] 1015 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1293 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 1105 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1494 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 1111 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2393 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1991 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 1109 22
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 1224 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1264 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1028 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1213 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1485 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 1132 97
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 1022 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_7_i_a2 1074 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1025 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1049 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 1111 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2455 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2418 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO_0 1253 99
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 1407 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2420 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 1041 10
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1290 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[1] 1031 36
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1327 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1488 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1130 30
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1277 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1340 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1301 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1134 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 1168 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1739 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[1] 1047 10
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[7] 1308 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1273 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1278 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1161 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[26] 1039 37
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1044 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1060 42
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10] 1364 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 1081 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13] 1308 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1340 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1285 55
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1236 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1190 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2025 136
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1082 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1520 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[1] 2366 82
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1301 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 1122 37
set_location Controler_0/ADI_SPI_1/state_reg[1] 1286 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1401 57
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 1317 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1327 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1424 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 1017 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1143 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1460 102
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 1204 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2446 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1291 193
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[6] 1174 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1499 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1232 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1398 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1330 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1663 142
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1206 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2035 142
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1377 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1351 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1206 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2432 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2031 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1713 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2017 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1221 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1162 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1518 144
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1148 151
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 1100 52
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1456 337
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1241 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 981 69
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1002 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1165 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 629 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1514 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 1001 78
set_location UART_Protocol_0/mko_0/counter[4] 980 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[4] 1434 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 2157 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[29] 1035 42
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1409 52
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1 12 164
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1003 75
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 1106 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[0] 2148 96
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 1095 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1879 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3 2460 152
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 1152 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1274 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1523 133
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1378 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1009 22
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 1023 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2024 142
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1266 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 1440 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 2008 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1325 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1169 135
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1081 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1333 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1309 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1051 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1122 105
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIGCF8[2] 2378 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1349 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1158 34
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 1138 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[7] 2446 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1062 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1061 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 1092 22
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1313 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1346 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1024 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[2] 2378 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1305 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 1276 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1533 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 1466 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2456 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock 2403 22
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1387 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1486 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1441 189
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1123 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2449 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 999 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1862 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1170 144
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1409 64
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1241 58
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1282 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1141 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1403 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1338 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1123 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1043 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1184 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1090 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1566 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1116 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1412 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1696 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 1100 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1202 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2016 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_RNO 2428 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 1116 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1989 97
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1162 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[14] 1000 7
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 1116 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[2] 2422 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 1206 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1457 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1448 72
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2441 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2029 136
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1183 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1695 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 1116 78
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 1165 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI0JE82 1462 72
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 1097 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 295 189
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_25_iv_0[31] 996 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1400 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1651 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1676 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1478 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 1070 72
set_location Controler_0/Command_Decoder_0/decode_vector_10_2dflt 1274 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1046 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1130 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1467 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2052 136
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 1142 91
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1086 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1058 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1014 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[16] 1013 7
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1333 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1140 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[2] 2415 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_sqmuxa 1056 9
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1488 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1395 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 1075 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1070 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1154 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1241 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[14] 1013 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 1098 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1207 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1266 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1225 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1012 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1163 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_1 2398 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 1519 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1061 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1478 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2352 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1204 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1125 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1102 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 1092 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1279 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2451 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 1090 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1882 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1158 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1088 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1662 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1489 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1481 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1113 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1136 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 1118 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1039 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1485 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_fsm.fsm_nx35 2375 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 1484 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1514 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1 1452 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1151 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1131 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 1126 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv_0[31] 1005 6
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1296 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 2124 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1142 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1150 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1129 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1147 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 405 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1487 136
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5] 1263 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1271 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1458 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1242 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1101 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1177 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8] 1116 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 1041 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1321 141
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1018 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1140 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 996 72
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[7] 2426 90
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1243 58
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1243 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 1093 15
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2458 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 990 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1510 70
set_location Controler_0/gpio_controler_0/read_data_frame_8[15] 1466 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1023 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1677 114
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1294 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_SLE_DEBUG 2398 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1413 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1239 33
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1319 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1507 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1196 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1276 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 984 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 2129 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 1116 22
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 1163 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1051 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1099 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1710 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1215 48
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1484 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2389 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1020 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1090 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1069 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1104 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1040 76
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 1532 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1467 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1301 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1180 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1062 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[18] 1015 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 1012 40
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1015 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1437 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1164 45
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2 1422 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[25] 1003 7
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1210 201
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[7] 2444 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 1027 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1301 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1065 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1054 22
set_location UART_Protocol_0/mko_0/counter[21] 997 82
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1361 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1034 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1481 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1354 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1117 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1532 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1486 106
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1289 45
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4] 1358 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1169 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1391 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0 2460 98
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1212 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 981 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1044 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1056 363
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[0] 1330 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1045 49
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 1109 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1220 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1418 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2429 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0 2352 90
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1379 58
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1463 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 2112 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1245 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1040 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1062 58
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 1087 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[19] 2174 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1060 70
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 1168 24
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1252 52
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1185 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1653 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1280 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1038 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2352 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1075 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1491 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 1142 81
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1242 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[4] 2156 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1267 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1241 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2060 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2391 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1631 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1493 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1669 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1044 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2402 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 1498 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2406 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 949 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[1] 1024 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2387 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1137 150
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1241 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1425 54
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1508 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1393 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1170 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1019 70
set_location Controler_0/gpio_controler_0/Outputs[12] 1499 58
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1280 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1484 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1147 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1298 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1407 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1501 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 1521 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1044 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1107 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1207 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2375 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[2] 2365 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1088 103
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[7] 1133 96
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 1004 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1045 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st_RNO 2378 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2431 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1091 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[4] 1074 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1148 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 1108 19
set_location Controler_0/gpio_controler_0/Outputs_6[6] 1492 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1408 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 1096 22
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1215 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 1447 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1075 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1261 16
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[2] 1328 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1423 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 1177 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1506 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[8] 2447 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1109 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1678 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8] 1355 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1146 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2353 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1451 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1173 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 798 282
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1153 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI09E4[4] 2411 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2353 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1301 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_WREN 1063 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1279 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1122 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1431 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1137 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1830 337
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1506 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2368 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1074 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 1035 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1476 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[0] 1472 54
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1370 48
set_location Controler_0/Command_Decoder_0/counter[19] 1243 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1116 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1015 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1184 153
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 1147 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1483 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1303 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1311 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1095 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1108 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[12] 1166 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1392 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 147 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[1] 1512 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 1502 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1554 135
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1113 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 1051 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[0] 2365 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1215 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 1232 19
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 1086 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[6] 1033 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 1113 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1052 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1006 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1013 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[0] 1054 10
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 2180 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[15] 1342 57
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1234 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2 2358 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1146 31
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 1099 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[8] 1008 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 591 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1087 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 978 73
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 1041 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1178 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2436 118
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1109 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1091 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1339 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1522 135
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1486 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1034 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1268 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1385 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1243 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1195 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1143 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1399 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 1489 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1135 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1453 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1428 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 1121 33
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 1140 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1675 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1118 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2030 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 1069 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1205 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1197 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2455 46
set_location Controler_0/gpio_controler_0/read_data_frame_8[1] 1453 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1160 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 1454 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1237 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[20] 1012 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1492 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1131 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1698 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[28] 1022 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1052 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1073 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1065 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1098 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1174 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1834 342
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1219 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1672 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1182 102
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 1409 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1021 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1651 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2411 81
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1211 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1091 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2036 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_6 2416 99
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1096 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1166 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1048 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1217 57
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1290 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1130 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1089 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1492 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1547 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1224 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2446 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1106 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1933 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1139 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1177 109
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2 1282 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[13] 1020 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1876 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 1159 97
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 1259 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[11] 1075 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1189 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1461 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1076 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1867 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2420 82
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[23] 1139 96
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1261 64
set_location Controler_0/ADI_SPI_0/state_reg[2] 1292 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1400 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1039 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1071 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1287 64
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1363 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1135 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 182 252
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 987 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2049 136
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1107 30
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[12] 1011 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[38] 1145 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0] 1249 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1436 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1392 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 986 72
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1106 100
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1212 61
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1349 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1167 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1399 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1702 136
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1412 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1126 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1051 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1430 187
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1142 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1286 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1196 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 1042 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1062 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1153 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1153 103
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1224 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 996 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 1097 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 1118 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[22] 1026 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1170 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1737 90
set_location Controler_0/ADI_SPI_0/write_read_buffer 1289 49
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2436 52
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 1151 100
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO_0 1190 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2410 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[10] 1017 36
set_location Controler_0/Command_Decoder_0/counter[1] 1225 55
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 1491 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1151 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[21] 1010 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1249 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 960 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1196 28
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0 0 5
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 1450 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1220 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 1031 10
set_location UART_Protocol_0/mko_0/counter[5] 981 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1451 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2192 288
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1231 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1139 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r9 2402 99
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1103 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[20] 1003 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1520 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1152 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1199 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1137 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1470 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1072 103
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 1016 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[24] 1039 7
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1048 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1155 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1282 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1477 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1195 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1096 79
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1177 145
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1231 61
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 997 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[2] 1458 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_SLE_DEBUG 2428 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1120 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[15] 1030 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1282 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1175 46
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1314 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1170 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1125 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1302 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1496 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1135 126
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1127 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 2435 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1176 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1212 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1220 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1270 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 1012 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1451 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1129 70
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 1249 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1210 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2027 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1259 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2048 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1460 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1362 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1076 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1047 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1362 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[15] 1181 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_i_1[10] 1065 15
set_location Controler_0/Command_Decoder_0/counter[2] 1226 55
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3_0_1[0] 1169 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1265 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1090 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 984 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[1] 2366 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1057 64
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 1262 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1081 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2379 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1137 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1146 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1326 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1013 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1062 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1366 51
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 2415 100
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[1] 1141 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[25] 2167 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1433 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[3] 1001 10
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 1111 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2457 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1393 129
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1154 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[28] 1182 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1022 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 1457 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1066 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1214 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[22] 1102 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 2116 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8] 1347 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1029 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1072 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1276 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2427 85
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2410 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 982 70
set_location UART_Protocol_0/mko_0/counter[23] 999 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1563 91
set_location Data_Block_0/Communication_Builder_0/next_state_0[0] 1187 135
set_location UART_Protocol_1/mko_0/counter[8] 980 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 1225 16
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9 1270 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1252 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2080 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1008 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[5] 1144 100
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 1098 33
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1246 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1080 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1075 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1497 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1834 336
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1188 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1527 135
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1134 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1142 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1161 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1341 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 1114 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1085 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1664 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2396 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 1059 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2383 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1511 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1128 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 2433 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[0] 1167 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1832 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1513 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1069 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1195 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[4] 2396 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1521 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[15] 1020 7
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1198 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2446 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1297 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1431 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1344 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1165 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1290 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1488 99
set_location Controler_0/gpio_controler_0/read_data_frame_8[0] 1478 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1118 79
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 1110 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1508 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1047 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1518 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 2240 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1 2460 44
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2343 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1507 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1276 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1108 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 1095 22
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1191 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1432 70
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 1445 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 1124 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1037 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1162 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1512 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1086 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1097 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[13] 1168 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1457 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1514 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_1 1486 75
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[29] 1162 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1164 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1518 228
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1376 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1534 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1372 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 2011 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2372 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1185 108
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1214 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1486 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 1037 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 668 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1678 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1419 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1406 63
set_location Controler_0/REGISTERS_0/state_reg[5] 1267 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1455 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1155 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1396 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 1112 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[20] 1135 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 1104 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2018 132
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1250 52
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt 1265 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2443 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1053 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1167 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[5] 2353 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1442 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2391 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 1158 46
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 1433 60
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1361 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[6] 2371 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1050 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1015 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2437 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1322 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1138 31
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3] 1269 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1523 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1080 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1677 106
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1185 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 1125 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11] 1353 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1296 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1701 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1070 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1048 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1077 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv[31] 1008 9
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1208 103
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 1147 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1236 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1141 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 1126 19
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 1251 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1392 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 186 189
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1058 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1306 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1405 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2435 138
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1461 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1395 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2423 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse 2201 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1177 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1360 145
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1463 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2389 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[4] 2370 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1476 127
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1080 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[3] 2368 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1110 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1098 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1020 21
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1250 49
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1187 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1425 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[1] 2427 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 996 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2393 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1462 337
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1040 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1336 136
set_location Controler_0/gpio_controler_0/read_data_frame_8[2] 1454 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2381 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1394 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO 1187 141
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1473 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1079 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1148 37
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 1231 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 2009 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2_i_i_a3_i_i_a3[3] 1296 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1165 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2048 237
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1199 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint 1747 121
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1481 79
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1344 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1505 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[4] 2405 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1055 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1288 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1072 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[7] 2420 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1178 153
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3] 1352 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1194 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1413 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[0] 2394 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[29] 1137 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn 2400 123
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1273 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1291 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1182 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 1131 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1121 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1357 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1498 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock 2440 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2457 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1284 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1337 136
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 974 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1505 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2419 81
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1020 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 965 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1024 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1486 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1657 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1441 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1245 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1408 127
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1088 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 1037 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1174 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1200 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1498 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[7] 1051 63
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10 1271 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1163 31
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 1670 106
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 1170 27
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2394 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 988 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNIM8I51[2] 2374 81
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1383 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1494 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1268 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1040 54
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1305 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1987 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 1146 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1111 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1179 30
set_location Controler_0/Command_Decoder_0/counter[17] 1241 55
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1273 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1194 102
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1024 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1122 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1266 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1153 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[1] 2388 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1045 28
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 1268 60
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[16] 1132 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1490 207
set_location Data_Block_0/Communication_Builder_0/next_state_0[9] 1165 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1055 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1009 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1503 145
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1207 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[14] 996 7
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1293 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 1520 75
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1091 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1343 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1087 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1459 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1107 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1530 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1488 76
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 1161 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1172 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1435 75
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1318 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1500 132
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1168 45
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 1258 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2423 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1075 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1159 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1253 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[12] 1064 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[31] 1057 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1109 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1255 49
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 1150 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2349 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1256 90
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[7] 1175 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2029 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1110 78
set_location Controler_0/ADI_SPI_0/data_counter[31] 1316 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1308 64
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1401 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[3] 2379 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 841 235
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1037 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 1020 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 1110 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1049 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[6] 1014 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1137 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1186 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 1069 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1130 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1288 193
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a3_0_0 2415 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1174 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1319 190
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2395 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[6] 1014 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[33] 1113 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1451 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[0] 1009 10
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1028 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1070 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 990 64
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[6] 1133 90
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[0] 1167 112
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 1456 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1266 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_0_a2_0 1064 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1108 102
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[15] 1130 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1155 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1170 115
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1099 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1129 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1021 73
set_location Data_Block_0/Communication_Builder_0/next_state_0[7] 1178 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIQD401 1084 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1122 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2429 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2040 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1456 145
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 1200 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0] 2401 123
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1374 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1591 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1400 123
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1427 58
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0] 1000 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2396 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1307 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1153 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1664 142
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1326 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 972 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_b_RNO 1050 9
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[3] 1498 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 1149 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1214 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 1158 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1564 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1010 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1180 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[27] 1150 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1482 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1085 100
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 1228 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1235 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1343 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1095 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 1103 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1141 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 2009 115
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1420 58
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1137 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1521 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1647 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1225 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[1] 2383 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIE3I81[1] 2362 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1287 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1176 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1202 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1277 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1042 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1147 85
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1274 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 1101 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1451 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1037 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2430 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1169 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1668 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1130 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1441 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1214 25
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1271 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 1180 24
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 998 72
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1231 24
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 1130 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1250 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 1123 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1471 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9] 2448 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1119 145
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0] 1255 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[36] 1141 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[9] 1010 37
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1378 55
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1179 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2379 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 2425 97
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1186 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1126 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1506 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 1082 21
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1170 30
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4 1266 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 1077 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1280 69
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1317 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1288 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_30_iv[31] 1009 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[6] 1058 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1301 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1128 187
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2412 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1049 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1412 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1127 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2019 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[6] 2419 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1177 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2425 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15 1366 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1291 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1459 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1275 31
set_location UART_Protocol_0/mko_0/counter_5_axb_4 1006 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431 995 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[10] 1014 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1429 70
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[19] 1135 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 1501 75
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1097 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns[0] 1075 9
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1203 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 1096 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1272 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 1474 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1229 189
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1076 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1485 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1705 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1491 61
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1136 153
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 1102 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1090 34
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1191 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1279 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1128 99
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 1223 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[10] 1198 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1055 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st 2342 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1216 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1425 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1278 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1129 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1150 31
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 1671 106
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 1263 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1140 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2439 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1521 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1034 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1274 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1484 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1352 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1225 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1235 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1444 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_valid_RNI0OUC1 1022 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[3] 2198 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1359 183
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24 1348 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1176 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1189 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1222 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1216 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 877 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1052 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 1041 16
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 1193 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1104 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1113 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[3] 2198 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1043 60
set_location Data_Block_0/Communication_Builder_0/next_state_0[13] 1198 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1289 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1059 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1272 97
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 1218 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1241 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1542 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1390 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1035 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1148 27
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[11] 1344 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1017 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1141 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[20] 1135 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[17] 1032 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1722 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 2404 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1875 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1356 186
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1034 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1440 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1224 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1052 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1230 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1026 55
set_location Controler_0/gpio_controler_0/Outputs_6[14] 1498 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1166 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1677 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1190 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1163 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1119 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2409 25
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1251 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 1192 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1267 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1290 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 1086 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1468 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[9] 1016 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1054 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1115 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 1448 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1260 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2417 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1366 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1163 34
set_location Controler_0/ADI_SPI_0/state_reg[4] 1284 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2436 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1402 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2354 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_24_iv[31] 1014 6
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 2008 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 989 73
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1466 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1026 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1840 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 1084 103
set_location I_1 1152 162
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[11] 1162 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1164 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1062 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1837 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1163 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1864 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1184 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1370 57
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0] 1351 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[0] 1009 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1325 138
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1467 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1046 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0[4] 2381 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1455 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1133 187
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1196 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1285 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1192 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1020 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[8] 1348 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1020 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1376 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1066 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1201 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[38] 1122 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1128 186
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[5] 2418 136
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 1147 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 2173 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1037 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1151 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 1036 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1008 19
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1178 100
set_location Controler_0/ADI_SPI_0/busy 1294 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1090 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1125 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[7] 1015 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1705 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1054 75
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1155 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 1125 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1465 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1704 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[11] 1014 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 2126 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1990 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[12] 1012 10
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1282 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1011 19
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1249 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1157 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1110 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1461 73
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1444 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1488 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4JQV2[0] 1254 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 988 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1065 58
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1105 151
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1310 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[11] 1142 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1054 76
set_location Controler_0/ADI_SPI_1/write_read_buffer 1290 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1032 21
set_location Controler_0/gpio_controler_0/Outputs[15] 1489 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1362 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1877 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 1162 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1400 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[24] 1040 7
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[7] 1494 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 2014 118
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1404 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1348 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1094 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1283 28
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 1112 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1126 82
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 1219 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[5] 1011 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1051 76
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1276 49
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 2447 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1156 163
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1178 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 1062 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[22] 1004 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[4] 1166 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[1] 2388 87
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2445 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1732 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1249 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1157 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1078 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1011 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7] 1361 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1059 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1034 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2355 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1172 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1183 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1145 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1042 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[1] 1145 25
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1391 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1437 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[5] 2406 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1392 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1136 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[5] 1171 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 809 282
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 1123 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15] 1344 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_OR2 2402 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1067 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1219 55
set_location Controler_0/Command_Decoder_0/state_reg[7] 1269 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 1042 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 977 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1414 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[15] 1465 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2388 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1148 28
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 982 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1167 156
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1027 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1039 76
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 1207 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1059 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1057 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1289 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0 1436 57
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 2004 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1219 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1178 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1191 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1458 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 1177 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1935 180
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1488 60
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[0] 1174 111
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[8] 1008 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1009 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1695 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1038 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1057 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1321 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1418 79
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 1261 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1353 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1298 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1265 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1180 109
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1406 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1539 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1301 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1259 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[6] 2419 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1190 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2454 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1147 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 1455 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1] 2355 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1146 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1289 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[8] 2203 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1018 70
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10] 1300 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1480 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[21] 1018 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 1111 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1622 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 1262 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[2] 1440 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1146 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[23] 1027 7
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1626 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1409 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1074 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 1463 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1119 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2047 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1442 75
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1230 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 1504 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1139 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1477 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[20] 1172 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1234 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1414 61
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1203 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1187 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1674 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1474 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1030 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2401 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1494 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 2409 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1202 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1234 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1477 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1476 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1050 19
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv_0[31] 1029 6
set_location Controler_0/Command_Decoder_0/state_reg[8] 1258 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1089 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1224 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 990 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI70LM1 1088 21
set_location Controler_0/ADI_SPI_0/counter[7] 1267 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1244 25
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 1017 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1417 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1334 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv_0[31] 997 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1046 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1077 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1322 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1837 115
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1325 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 991 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1003 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1282 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 595 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1347 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_OR2 2360 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[5] 2399 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1239 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 1148 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1178 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1201 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2416 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1230 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1738 90
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1317 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[9] 1452 57
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1262 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1033 22
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1097 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 1118 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1174 157
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[17] 1032 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1273 25
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[17] 1128 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 2013 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1287 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1141 27
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 1516 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 999 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1389 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1131 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 1073 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1296 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 1095 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1028 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1302 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1480 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 2007 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 1504 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2434 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1078 31
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1326 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1129 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1201 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1628 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1029 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1276 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2020 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1069 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1201 43
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1051 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1498 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1456 360
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error 2431 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1833 115
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 1435 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1087 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[27] 1155 97
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1098 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1181 153
set_location Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 1294 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1660 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1070 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1491 123
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1278 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1422 55
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1082 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1173 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[0] 2365 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1397 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1505 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1339 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1228 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 546 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1428 145
set_location Controler_0/Command_Decoder_0/state_reg_RNO[7] 1269 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[0] 2418 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 1010 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1432 76
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[28] 1160 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[11] 1142 24
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1136 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1292 69
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 1238 21
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1336 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1151 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1291 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 1121 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 1145 78
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[14] 1172 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1361 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1223 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1413 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1204 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1057 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/rstn 2420 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1142 64
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 1231 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs 1496 63
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 1029 64
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1397 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1139 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1154 79
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 1228 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[6] 2446 96
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 1212 18
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1210 135
set_location UART_Protocol_0/mko_0/counter[6] 982 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 976 76
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 1288 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1008 72
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2384 82
set_location UART_Protocol_1/mko_0/counter[15] 987 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1123 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 1100 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1074 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[19] 1101 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1165 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 1123 37
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_0 1432 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2415 85
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 1134 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 1196 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[1] 1140 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2348 96
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1317 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1017 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1485 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1490 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKT841 1149 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1055 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1266 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1171 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1393 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1291 51
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1318 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1834 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1499 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNIN0CF3[2] 2398 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1063 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[13] 1181 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1066 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1204 141
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 1111 30
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[0] 1320 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1232 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2033 142
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1482 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1171 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[14] 1165 34
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4] 1004 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1161 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1483 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 1100 21
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1 1744 120
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1285 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1416 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1081 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1381 124
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1283 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1136 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1114 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1470 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1138 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1265 124
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[18] 1002 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1031 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1014 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 978 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 2169 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 1269 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1036 52
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 1112 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1851 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1449 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1381 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1099 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1157 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1468 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1650 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1449 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1155 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[2] 1009 40
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[23] 1026 7
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1078 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1346 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1602 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 2418 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1107 37
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1351 46
set_location Clock_Reset_0/Synchronizer_0_0_0/Chain[0] 1240 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1711 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1527 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1068 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 1099 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1032 75
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1278 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1240 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1048 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1670 109
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1122 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1052 51
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1179 24
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 1032 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1179 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 989 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1125 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[12] 1008 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1462 145
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1197 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1430 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16 1500 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 2293 288
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5] 1349 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1190 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1173 135
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1478 61
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2427 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[0] 1145 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[7] 1280 54
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2449 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1193 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1069 70
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1316 54
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2431 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1132 154
set_location Controler_0/gpio_controler_0/Outputs[11] 1449 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1055 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1242 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2453 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 1454 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1045 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1115 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQVTM1[0] 1079 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1443 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1439 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1047 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1459 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1055 76
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1465 60
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1183 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1461 72
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 1206 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1078 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1122 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[31] 1185 27
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 1440 57
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1148 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 1708 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1318 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1463 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0[0] 1463 69
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[21] 1138 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1074 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1120 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[11] 1011 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1369 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1668 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[11] 1163 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[10] 1023 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1260 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1100 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1299 58
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1205 136
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 997 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1152 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 509 315
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1154 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1323 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1692 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1_RNI48KS 1022 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[19] 1016 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1212 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1124 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1224 30
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 1092 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1183 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1085 30
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1284 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1141 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 1085 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 2013 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1262 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2405 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1127 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1056 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[22] 1007 10
set_location Controler_0/ADI_SPI_0/data_counter[4] 1289 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[8] 1017 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1503 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1152 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[18] 2152 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1415 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1479 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[11] 1010 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[39] 1151 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[13] 1016 7
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1385 180
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1182 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3 2352 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1079 28
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1484 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[1] 2421 138
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1324 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[33] 1191 30
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1161 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1158 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1188 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1139 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1726 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1127 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 2423 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1053 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1869 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1061 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 1106 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 951 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1062 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2228 237
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1384 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1421 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 1260 19
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 1120 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1155 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1273 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 974 76
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5] 1267 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[26] 1077 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1345 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1006 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2386 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 1074 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2030 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1178 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 1474 58
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[0] 2373 85
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5 1262 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1186 142
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1221 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1413 145
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1485 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 1124 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1169 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4] 1157 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1148 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1052 30
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1281 64
set_location Controler_0/ADI_SPI_0/counter[6] 1266 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1063 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1040 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2380 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1700 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1849 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1132 63
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 1112 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1128 82
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1288 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 1100 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 2004 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1026 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1537 136
set_location Controler_0/gpio_controler_0/Outputs_6_sn_m2 1472 57
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 1101 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0] 1518 81
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 1143 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1178 99
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1146 85
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1244 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1257 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 1092 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[15] 1491 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1054 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 1143 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2149 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv[31] 1018 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1076 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNI7L29 2434 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[2] 2409 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2405 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_1_a2_1_a3_0_a3_0_a3 1447 72
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0 1271 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1843 180
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2405 96
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 1129 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[17] 1014 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[1] 2456 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1543 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1838 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1080 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1447 63
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1315 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1647 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2449 46
set_location Data_Block_0/Communication_Builder_0/next_state_0[10] 1181 138
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1260 57
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt 1272 57
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2 1202 57
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2442 43
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 1039 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 1141 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 2012 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[1] 2366 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2426 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1072 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1326 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1097 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1141 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1465 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1124 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1189 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[1] 2444 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1478 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1159 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 881 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1258 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1489 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1424 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1323 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1218 60
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 1513 79
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 1081 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1038 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_26_iv[31] 998 6
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1200 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1668 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1550 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1595 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2365 78
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1219 184
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3] 1436 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 797 234
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[1] 1456 60
set_location Controler_0/REGISTERS_0/state_reg[2] 1269 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 1506 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1055 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1184 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1083 70
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1210 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1666 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1182 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1165 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1454 70
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1408 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1486 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1104 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1502 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[4] 1025 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1090 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1035 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1496 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1053 76
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1318 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 1031 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1482 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1320 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 511 309
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1013 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 475 150
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1261 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1180 153
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1306 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1214 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 1175 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1014 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1490 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv[31] 996 6
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1119 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1176 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv_0[31] 1028 6
set_location Controler_0/ADI_SPI_0/sdio_1 1312 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1278 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[22] 1026 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1324 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1201 106
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE_F 1164 111
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1068 61
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 1142 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1113 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1193 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr 2376 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 1025 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1318 49
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1209 141
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1306 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1408 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[7] 1008 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 1009 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1260 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1242 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1425 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 1507 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 2236 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1237 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1200 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1669 115
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1233 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 1441 58
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2442 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0 2460 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1274 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/lckfrc_st 2390 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1104 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1827 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1266 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1252 100
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 1167 33
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1018 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1472 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1663 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1120 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1251 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2299 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 1071 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1279 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1125 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 1091 22
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 1028 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1135 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1132 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1220 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1156 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1272 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1164 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1364 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1064 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 856 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 1022 10
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 1090 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1118 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1131 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 2190 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1173 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1383 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1195 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1262 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2436 123
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1257 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1283 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1243 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1207 159
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1334 46
set_location Controler_0/Command_Decoder_0/state_reg[6] 1271 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1273 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2382 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2038 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1197 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 966 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1079 61
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1294 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0] 1119 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1130 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 1089 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[19] 1009 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1413 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1411 123
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1175 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1158 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3 1458 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1286 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1492 105
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1363 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1076 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 1014 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1824 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 1190 55
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1028 73
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 1499 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1393 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1158 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1183 108
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1289 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1205 103
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1079 42
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 1231 22
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1079 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2353 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1207 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1335 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1659 141
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 1451 57
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[9] 2170 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1004 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1436 142
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 1460 115
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 1294 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1461 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1193 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1831 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1482 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1483 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1059 79
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1158 154
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1324 58
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2432 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1290 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1874 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2040 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1449 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1208 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1034 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 1110 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[9] 2450 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[15] 1040 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1283 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1538 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 2438 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2 1434 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1225 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1149 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_15_iv[31] 1011 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1193 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1285 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1130 84
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 1128 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1377 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[0] 2413 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI853C3[2] 2433 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1479 102
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1028 79
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1089 102
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 1461 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 1105 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1973 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1279 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 1110 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13 1347 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1068 18
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1446 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1445 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 1509 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 1063 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2402 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1647 142
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_4_iv[31] 1042 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1482 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1263 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1344 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1476 63
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV 1434 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1304 61
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1168 138
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1307 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 966 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 1441 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1719 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1128 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1156 31
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE 1164 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1301 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1462 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1134 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1696 138
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1128 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1030 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2429 85
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 2426 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1519 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1342 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1263 16
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1449 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1264 91
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1168 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1280 27
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 1087 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1015 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1209 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1972 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1503 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1166 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 975 69
set_location Controler_0/Command_Decoder_0/cmd_CDb 1272 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1397 130
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[15] 1129 90
set_location Controler_0/gpio_controler_0/un3_write_signal_0_a2 1431 60
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 1077 106
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1330 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 797 282
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1297 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1338 64
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1356 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1071 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1083 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[5] 2200 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1112 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[8] 1012 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 1229 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1436 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1534 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1132 127
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1357 51
set_location Controler_0/ADI_SPI_1/data_counter[8] 1317 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1190 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1409 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1671 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1245 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1233 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1677 112
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1111 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 1022 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1212 49
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 1003 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1499 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1337 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1487 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 1131 84
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 1213 58
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 1454 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1089 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1274 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1062 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1082 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[31] 1014 39
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1724 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[17] 1183 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1347 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1209 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1192 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1081 10
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_6 2413 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1038 22
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1487 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2153 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1230 31
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 1140 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2147 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1855 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2K7[5] 2375 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1147 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1172 25
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1051 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 2132 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1277 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1114 79
set_location Controler_0/ADI_SPI_1/data_counter[31] 1340 52
set_location Controler_0/ADI_SPI_0/data_counter[9] 1294 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1368 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1469 61
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[6] 1144 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2037 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1057 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1277 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1497 70
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1328 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1081 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1526 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1159 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 1116 19
set_location Controler_0/ADI_SPI_1/data_counter[29] 1338 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1141 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1229 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1319 189
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1290 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 883 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1527 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1064 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1272 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[29] 1023 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1140 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 2006 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1026 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 990 75
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1110 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1123 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1154 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1534 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[1] 2430 139
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1492 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1512 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock 2414 139
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1084 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1040 52
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[7] 2363 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1392 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1293 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 1020 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/empty 1027 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1232 159
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1019 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1059 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 1114 19
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 1445 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1042 25
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO_0 1184 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1130 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1671 135
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1223 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1411 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1052 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1279 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1473 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1360 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1257 49
set_location Controler_0/ADI_SPI_0/data_counter[3] 1288 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1046 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[27] 1042 7
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[18] 1170 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1085 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1055 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1672 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1625 70
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4 1269 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 1107 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1481 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[16] 1023 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1246 97
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 1119 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1436 70
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 1223 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1464 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[18] 1014 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 1098 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1152 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2395 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1280 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1075 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1455 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 1093 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[19] 1010 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI0T3S1[4] 2459 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1833 336
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_OR2 2368 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1398 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1460 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1195 25
set_location Controler_0/Command_Decoder_0/counter[5] 1229 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1346 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1320 139
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1460 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1519 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1250 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0] 962 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1013 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1202 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 1086 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 1028 43
set_location Controler_0/ADI_SPI_0/data_counter[7] 1292 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 1124 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1490 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1142 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1005 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1059 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1397 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[32] 1077 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1212 48
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1175 45
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 1103 34
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 1098 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1508 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1328 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1437 141
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1287 51
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1310 64
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1389 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1294 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 975 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIDBS8[2] 2351 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1090 79
set_location Controler_0/Command_Decoder_0/counter[4] 1228 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_23_iv_0[31] 1010 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2156 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[4] 1430 60
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 1525 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2447 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1023 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1789 336
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[33] 1154 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1140 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2347 90
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1139 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2442 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[3] 2408 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1330 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1073 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1076 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1213 34
set_location Controler_0/ADI_SPI_1/counter[1] 1248 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1102 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1430 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1185 30
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 1104 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 1058 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1456 363
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 1271 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b_1_sqmuxa_0_a2 1048 9
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1252 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1436 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[5] 2364 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1463 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[2] 1146 100
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1314 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1111 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[25] 1008 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1444 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1453 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 1056 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1404 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1272 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1145 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1126 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2367 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1402 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR_6_0 1073 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1057 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1083 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 222 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1284 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1185 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 2005 115
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0] 1268 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1272 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1086 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1047 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1664 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1103 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2083 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1097 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[20] 1016 40
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 1232 21
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 1087 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1280 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1058 58
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1335 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1465 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_1 1433 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_RNO[3] 1049 9
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[14] 997 7
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1116 103
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1175 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 971 70
set_location Controler_0/gpio_controler_0/Inputs_Last[15] 1496 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1460 73
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 1142 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1644 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[0] 2431 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1063 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1160 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1225 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1391 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1244 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1483 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[4] 2156 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1041 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1192 261
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 1103 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1185 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1510 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1118 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2151 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1385 57
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1377 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1141 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1146 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1339 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1296 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1727 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2356 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1272 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1137 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1207 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 1030 76
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1501 63
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_o2 1436 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1449 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1011 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[14] 1171 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1189 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1016 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1186 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1145 36
set_location Controler_0/ADI_SPI_1/data_counter[19] 1328 52
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6] 1311 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2445 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1187 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1049 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1135 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2430 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1412 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1512 145
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1483 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1126 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1483 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 1197 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1478 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1339 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 1026 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 476 309
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2392 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1440 189
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_RNO 2422 81
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1187 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1508 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1146 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1118 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1502 61
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 1113 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1143 36
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1314 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[17] 1039 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1069 73
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1308 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1493 100
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1201 141
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1280 60
set_location Controler_0/Command_Decoder_0/counter[18] 1242 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1030 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1327 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1059 28
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1357 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1521 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1234 189
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4] 1309 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1114 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1089 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16 1346 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1171 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 1472 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1206 24
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1160 45
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 1002 78
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1318 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1183 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5] 1364 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1268 91
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1253 61
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 1264 60
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[9] 1174 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1476 76
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 1082 105
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1267 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1177 102
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 978 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1084 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1198 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[9] 1156 91
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1373 58
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2411 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1400 132
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10] 1019 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1176 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1072 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1698 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1470 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1367 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1179 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 1114 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 1094 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2041 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1063 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1340 186
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1145 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 808 150
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 1106 33
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1207 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 2005 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1414 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1123 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1289 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1213 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1656 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1525 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 1014 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1616 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1094 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[15] 1040 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1405 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1410 117
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[39] 1140 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1472 76
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1323 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 1123 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1269 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1360 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1037 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1401 130
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 1092 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1455 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1177 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1386 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1158 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1064 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 1173 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1214 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1195 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1411 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1361 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1058 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1464 124
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1406 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1091 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 1104 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1279 30
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1122 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[4] 1014 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1566 192
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[17] 1028 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1159 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1129 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2407 82
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 1237 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1063 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1215 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1065 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1049 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1468 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1055 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 961 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 977 76
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1413 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1166 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2403 79
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 1096 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 1119 22
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 1022 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1424 54
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1221 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1485 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 1026 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1196 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1071 73
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1289 51
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1270 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_valid 1022 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 980 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1122 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[13] 1474 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1305 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[30] 1026 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1080 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1172 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1116 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1144 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[8] 2421 127
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 1013 37
set_location UART_Protocol_1/mko_0/counter[1] 973 106
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1311 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1593 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1388 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1130 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1173 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[15] 1032 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1056 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[14] 1130 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state[9] 1066 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1146 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2411 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2364 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 974 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1093 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0] 1439 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[3] 1143 100
set_location Controler_0/ADI_SPI_0/data_counter[2] 1287 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1039 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1273 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1166 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1486 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1050 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn_RNO 2379 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1092 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1274 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1412 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1150 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1043 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1479 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1054 61
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31 1261 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[2] 1012 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1224 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1390 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1135 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1046 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1410 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1486 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 1094 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1248 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1485 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_1 2400 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1336 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1309 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1499 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2405 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1479 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1204 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 187 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1985 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 1222 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1988 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1500 64
set_location Controler_0/ADI_SPI_1/counter[5] 1253 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1028 22
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1263 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 1242 30
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1378 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1291 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1233 27
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 1026 70
set_location Controler_0/Reset_Controler_0/un1_state_reg_2_1 1398 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1127 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2394 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1704 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1093 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[3] 1322 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1058 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1277 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1320 64
set_location UART_Protocol_0/INV_1_0 1045 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[19] 1009 42
set_location Controler_0/ADI_SPI_0/state_reg[3] 1288 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 794 234
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_18_iv_0[31] 1009 6
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1093 79
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1408 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 1444 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[28] 1160 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1197 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1324 141
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1044 51
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1305 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1444 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1083 10
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIOR0P1[2] 2370 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1356 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1133 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[2] 2373 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1477 106
set_location Controler_0/gpio_controler_0/state_reg_RNO[5] 1309 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1097 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 991 76
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1150 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 1097 9
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1389 156
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 1017 78
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1162 144
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 1444 58
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1179 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 1520 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9] 1360 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1087 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2364 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1149 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3_0_a3 1455 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1159 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1070 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2 1345 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1188 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1281 193
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 1234 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2398 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1370 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2439 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1170 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1470 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2441 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1290 25
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1373 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1262 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1420 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15] 1491 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1105 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1235 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1276 61
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1298 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1194 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1589 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 370 252
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1158 37
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1181 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1014 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1155 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1107 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 1523 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1076 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1156 63
set_location Controler_0/gpio_controler_0/Outputs[5] 1498 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1270 16
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 1073 106
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1064 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1592 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2370 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1046 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2452 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1165 42
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 1253 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[0] 2400 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1594 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1052 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1225 159
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1187 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 1309 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1472 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1384 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1070 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1008 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2449 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[21] 1027 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1164 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 2233 88
set_location Controler_0/Reset_Controler_0/state_reg[5] 1314 58
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn 2431 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1186 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[9] 2414 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN 1059 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1479 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1339 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 989 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1249 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1128 84
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2361 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2441 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 1039 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1138 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1701 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1690 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1475 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1044 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2436 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1338 61
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[2] 1172 111
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1111 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1285 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1043 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 1116 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1117 88
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1479 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 1131 81
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1029 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1514 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1174 141
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 1112 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12] 1458 72
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 1117 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1149 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2456 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1129 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1046 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1083 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1380 124
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1087 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1265 24
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 1233 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1129 126
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1286 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1172 78
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 1674 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 1091 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 988 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2422 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1108 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1364 57
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1223 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_0 1503 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 1112 24
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 1452 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1295 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 1098 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1459 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[31] 1000 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1426 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1070 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1547 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1273 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1269 25
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[9] 1156 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 1161 24
set_location I_1/U0_RGB1 582 66
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 996 78
set_location Controler_0/Command_Decoder_0/counter[10] 1234 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1055 58
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 2408 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1365 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1256 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1165 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1350 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1410 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1323 138
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1164 81
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1379 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[37] 1128 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1082 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2419 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 1152 24
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv[31] 1021 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1000 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1393 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[4] 2417 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 223 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 985 72
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1410 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1196 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 508 336
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1200 52
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[4] 1159 96
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13] 1301 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1490 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[5] 1469 63
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1206 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1192 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1020 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1201 25
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1142 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1398 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI6DF5 2407 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1340 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1662 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1246 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1132 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1181 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1048 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 1318 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 293 252
set_location I_1_CLK_GATING_AND2 83 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1292 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1458 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1469 76
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2430 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1103 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 1019 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 1089 22
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1080 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1535 70
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 1250 57
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2395 28
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 1145 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1411 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1195 100
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 965 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1462 55
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 1084 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2397 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1706 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2420 85
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 1221 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1445 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1070 31
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1122 103
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1140 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1546 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1262 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1465 55
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2448 96
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[7] 1176 138
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[3] 999 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1063 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1702 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1203 43
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[9] 1003 16
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1 1263 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[24] 2196 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1497 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1478 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1477 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 1114 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1247 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1049 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1175 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 1270 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1026 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1280 55
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1151 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 987 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1497 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1549 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1046 16
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 1011 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1238 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[13] 1340 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 1452 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[3] 1490 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1346 64
set_location Controler_0/gpio_controler_0/Outputs[0] 1490 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1082 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[16] 1065 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1123 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1337 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1279 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1386 336
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 987 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 1098 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 990 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_3_iv_0[31] 1022 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1130 63
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1135 187
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 1022 64
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1191 141
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4 1165 162
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1274 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1159 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12] 1456 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1395 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1273 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[10] 1134 84
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1114 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1217 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1440 190
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2371 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1144 78
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2354 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1149 207
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2347 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1074 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1903 144
set_location Controler_0/ADI_SPI_1/data_counter[20] 1329 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1203 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 509 309
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1378 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1061 30
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 1028 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1040 64
set_location UART_Protocol_0/INV_0 962 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1160 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1142 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1052 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1046 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1087 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2441 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1207 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1673 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1016 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1213 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1032 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1112 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1188 103
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 1261 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1159 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1831 336
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1289 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1280 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1435 118
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1164 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1476 135
set_location UART_Protocol_1/mko_0/counter[25] 997 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1255 48
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1308 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1182 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2005 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1572 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2407 79
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[1] 1323 63
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1485 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1515 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1046 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2438 118
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 1040 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1321 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1213 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1465 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1419 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2046 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1056 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1102 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1288 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1825 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1135 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 770 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1430 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 2017 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1207 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1269 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1108 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1118 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 1056 69
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 1483 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1865 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1069 36
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 1094 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1174 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1510 61
set_location Controler_0/Reset_Controler_0/state_reg[4] 1315 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1025 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i 1287 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1179 103
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE 1079 10
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[28] 1025 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1195 46
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1163 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 962 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1216 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1004 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 1096 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1285 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1219 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[29] 1135 81
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1288 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1230 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8] 1252 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 2010 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1011 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[5] 1008 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1441 60
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2] 1314 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_0[0] 1076 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 984 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1170 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1135 186
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[3] 1020 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2443 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1188 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1084 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1164 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1458 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[24] 1140 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1117 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 1113 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1219 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 1140 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1058 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_0[0] 1077 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1330 145
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1381 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1301 49
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1357 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1453 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1041 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1183 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1045 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2406 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1459 336
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1232 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2358 82
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1316 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1223 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1222 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 1083 21
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1051 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1405 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2042 136
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ 1224 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1331 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1401 145
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 576 367
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1069 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1418 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1085 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[8] 1065 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1198 103
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 583 313
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1444 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1202 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1152 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2435 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1271 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1180 30
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9] 1345 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1686 144
set_location Clock_Reset_0/Synchronizer_0/Chain[1] 1202 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1176 102
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1292 48
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1251 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1046 34
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1114 51
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNI9RGQ1[0] 2402 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[1] 2377 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2445 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1179 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1161 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1868 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1205 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1677 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1022 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIGAE21[2] 2399 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1137 63
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1741 340
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN1 2363 82
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1069 105
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 982 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1096 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1522 136
set_location Controler_0/gpio_controler_0/Outputs[10] 1448 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1092 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1280 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1174 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1176 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1196 25
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 1094 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1422 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1407 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1295 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2035 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1034 22
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[13] 1338 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1125 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1442 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1191 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1275 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1523 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1232 31
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1238 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2028 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1628 106
set_location Controler_0/gpio_controler_0/Outputs[1] 1495 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2[0] 1058 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2150 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 1018 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1281 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1383 123
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 1192 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[20] 1051 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1039 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 960 69
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 577 368
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1328 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 288 252
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[14] 1332 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1036 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2358 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1690 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 992 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1513 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1093 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2452 99
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1173 33
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1126 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1240 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 1488 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 1099 22
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 1036 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1472 61
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2352 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 1083 22
set_location Controler_0/ADI_SPI_1/data_counter[10] 1319 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1068 64
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 1013 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[22] 1022 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv_0[31] 1002 9
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[10] 1363 60
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 1265 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1215 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1063 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1274 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1183 43
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 1224 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1261 96
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 1458 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1458 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[13] 1028 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1672 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[26] 1137 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2453 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1472 124
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 1141 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1140 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2178 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2394 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[20] 1132 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[0] 1477 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1178 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_valid_RNI4SER1 1020 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[1] 2402 88
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIJB121[2] 2409 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2357 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1240 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[1] 2364 90
set_location Controler_0/gpio_controler_0/Outputs_6[8] 1443 57
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 978 102
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 1095 15
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 1291 45
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1154 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNILU041[1] 2432 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1377 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 973 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1448 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1389 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1247 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[26] 1034 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 1522 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1202 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set_RNO 1142 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1426 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[3] 1015 39
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 1199 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1263 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 1102 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1191 63
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1285 51
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1405 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1850 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1181 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1017 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1422 165
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1080 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1171 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1100 73
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[4] 1448 60
set_location Data_Block_0/AND4_0 2356 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1532 79
set_location Controler_0/gpio_controler_0/Outputs_6[7] 1488 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1471 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[12] 1024 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1231 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1404 63
set_location UART_Protocol_1/mko_0/counter[4] 976 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 1136 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1033 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 1100 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1154 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2413 96
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1265 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 1101 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1468 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1180 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1067 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1484 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1159 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1388 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1492 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 1074 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1122 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1476 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 1091 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1232 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1483 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1431 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1200 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1227 34
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1268 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 1089 106
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 2007 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1464 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1177 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1069 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1154 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1232 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1566 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1134 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[1] 1315 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1171 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[21] 1165 33
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1385 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1474 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1238 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1195 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1060 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1244 34
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 1212 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1515 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 227 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1029 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1234 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2398 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1608 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1479 106
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1322 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1053 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1173 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_12_iv[31] 1002 6
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1238 192
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1167 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1457 102
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[22] 1134 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1082 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[6] 2362 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1267 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1129 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1108 103
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 986 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2398 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1430 141
set_location Controler_0/Reset_Controler_0/state_reg[3] 1310 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv_0[31] 1035 6
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 1144 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 1127 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1457 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1672 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1275 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1073 55
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD 1006 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1165 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1484 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1063 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1430 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 1121 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1488 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1154 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1273 61
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2356 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[31] 1018 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1304 57
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 1283 48
set_location Controler_0/ADI_SPI_0/data_counter[1] 1286 43
set_location Controler_0/gpio_controler_0/Outputs_6[13] 1493 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1262 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1610 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1440 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1177 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2444 42
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 2406 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[23] 1093 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[10] 1137 91
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[15] 1492 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1129 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1065 79
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2454 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2092 73
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1240 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1447 64
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1075 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1120 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1134 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 2232 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1282 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1313 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1206 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_5 1115 72
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1260 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1140 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[7] 1133 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1284 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 1018 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1147 79
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 1094 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1320 48
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 1191 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1681 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1389 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1075 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 992 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1153 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[30] 1011 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1500 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1110 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1450 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1073 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1669 109
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1211 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1677 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1413 123
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 1078 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1151 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1359 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1649 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1443 190
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2367 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1461 115
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1384 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1504 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1043 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 1092 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1123 33
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 1082 106
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1312 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1339 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1183 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1434 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1297 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1194 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2409 81
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1393 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1048 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1413 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1327 186
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2353 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1297 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1205 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2076 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2022 90
set_location Controler_0/gpio_controler_0/Outputs_6[2] 1447 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1049 28
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1250 60
set_location Controler_0/ADI_SPI_0/data_counter[6] 1291 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1498 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1229 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1219 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1322 186
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2361 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 1455 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 986 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1229 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 1127 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1488 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1045 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1543 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 1117 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1429 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 1028 10
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2410 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[4] 1014 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1376 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1145 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1020 22
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 1083 106
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[6] 1186 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1184 42
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1384 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1284 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[8] 1017 7
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2432 135
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1450 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1192 109
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1037 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1123 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1599 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI2GRE[4] 1255 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[2] 2367 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[20] 1005 10
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[33] 1191 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1169 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2437 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1375 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1157 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1155 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1663 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1135 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1010 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 1118 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1826 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1459 76
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2440 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 976 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1161 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1179 33
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1105 99
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1184 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1261 24
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1248 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2016 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1118 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1124 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1676 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1129 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1155 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1846 114
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1108 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1477 54
set_location Data_Block_0/Communication_Builder_0/next_state_0[1] 1185 135
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 971 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[7] 1015 7
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1418 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1148 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[25] 999 7
set_location Controler_0/gpio_controler_0/Outputs[2] 1447 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1645 142
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1476 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1443 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1157 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1470 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1865 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 993 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1108 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 1028 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 964 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1477 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3] 2366 91
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 1121 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2398 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1394 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1137 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1670 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[28] 1033 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1099 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2039 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nWR 1073 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1248 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1477 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[1] 2385 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2427 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1053 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1255 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1332 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1513 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1706 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1459 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1381 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1112 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1064 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1198 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1093 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_OR2 2397 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1270 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2458 96
set_location Controler_0/gpio_controler_0/Outputs[6] 1492 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1267 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1504 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[3] 2408 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1323 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2391 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2363 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 1124 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2432 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3_2[0] 1069 9
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1095 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1153 165
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1140 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1561 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[20] 2197 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1010 19
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1062 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1475 61
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 1099 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[5] 1122 78
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 1153 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1066 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1273 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2394 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1167 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1121 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1056 27
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1299 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 1026 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2397 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 1110 19
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1312 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1077 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1687 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1190 108
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1171 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1716 90
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1277 52
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 1020 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1150 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1408 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIIN2D1[1] 2446 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1050 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1293 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1412 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1278 45
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv_0[31] 999 6
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1327 48
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1117 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1385 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2425 138
set_location Data_Block_0/Communication_Builder_0/next_state_0[6] 1180 138
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1136 82
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1015 78
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 1311 54
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1405 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1659 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1275 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2397 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1413 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1207 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1148 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[1] 2414 136
set_location Controler_0/Command_Decoder_0/counter[11] 1235 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1293 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1118 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1054 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1119 85
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1372 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1427 55
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 1068 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 1116 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1206 48
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1184 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1190 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 1122 25
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1208 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2059 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1104 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1218 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1227 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1397 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 1031 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1095 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1107 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[6] 1133 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1285 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1066 31
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 1027 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[21] 2199 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1142 102
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 1669 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 999 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 1109 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 2184 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2355 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_7_iv[31] 1039 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1331 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1029 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1382 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1082 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1673 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1023 19
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO 1183 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1281 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 973 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1082 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 1522 75
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 1090 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1200 102
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 1254 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1172 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_o2[15] 1365 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 2022 136
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1163 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1675 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1129 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1211 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1022 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1169 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1210 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1157 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1190 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2438 42
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1315 61
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1374 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1477 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1149 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2087 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 1235 25
set_location Controler_0/gpio_controler_0/Outputs[8] 1443 58
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1380 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1412 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1149 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1188 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i 1501 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1246 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1130 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1329 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 984 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1144 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1404 118
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 1088 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1057 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[2] 1022 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1062 342
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1355 64
set_location Controler_0/ADI_SPI_1/data_counter[24] 1333 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1264 34
set_location Controler_0/gpio_controler_0/Outputs_6[0] 1490 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1118 105
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[4] 1457 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1460 79
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1392 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1192 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1134 63
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1219 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1673 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1132 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1050 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1522 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1215 184
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2341 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1099 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1394 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1661 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1557 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1365 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1706 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1447 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1509 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1548 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1520 133
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1289 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1035 52
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1151 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1278 54
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2358 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1344 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1604 88
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1167 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1206 159
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2353 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1372 64
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0 1267 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1828 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1497 124
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1473 57
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2431 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1039 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[7] 2407 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1220 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[6] 996 16
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0 1421 60
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 1455 115
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 1668 106
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1104 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1283 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[4] 2346 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[10] 1050 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1279 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1050 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1451 78
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1310 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1040 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1210 25
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1082 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1057 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1367 183
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 1267 54
set_location Controler_0/ADI_SPI_0/sdio_cl 1309 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1429 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 1051 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1165 31
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 1113 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1064 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 994 78
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 1028 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 1109 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/sample_0_a2 2431 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 1092 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1530 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1374 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2448 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[3] 2416 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1139 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 1117 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1362 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1406 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1061 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1236 34
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 1248 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1212 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1112 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1027 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1130 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1452 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIQ6EG[1] 2359 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[4] 2396 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1143 97
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 1520 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1453 144
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 1496 91
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1275 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1278 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[13] 1480 57
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1113 102
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1373 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1394 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1386 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1378 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2421 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 2158 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[10] 1021 16
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[6] 1280 48
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1167 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1094 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1854 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1349 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2091 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1979 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1110 103
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1189 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2429 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1010 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1511 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1627 106
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 1155 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[7] 1014 7
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_1[0] 1297 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2454 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_21_iv_0[31] 1023 15
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1468 61
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 1001 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1329 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1185 33
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2398 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1282 193
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 1214 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1130 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1272 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1108 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 1111 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1008 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1047 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1094 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNIOJFD1[2] 2380 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[14] 1013 43
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1321 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 1043 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 1521 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1261 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1045 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1291 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1101 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1101 76
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1358 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1203 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 1124 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1191 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1456 78
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2 1428 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 1077 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1089 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1127 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1395 130
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1149 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2028 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1518 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1712 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2388 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1250 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1281 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1234 34
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 1228 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1528 79
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1299 51
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1081 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1164 36
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1320 58
set_location Controler_0/ADI_SPI_1/data_counter[27] 1336 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1668 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1240 34
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 1014 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1051 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2061 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1002 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1205 25
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1021 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1277 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1171 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_a3[3] 1067 9
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1295 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1293 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1441 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1460 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1484 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1251 28
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1172 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[29] 1156 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1041 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[8] 1175 22
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1072 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1052 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[3] 1008 40
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1410 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2131 81
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1198 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1200 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1338 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1195 150
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1405 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1106 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1177 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1284 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1414 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1018 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1183 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1179 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[27] 1149 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1349 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1147 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1281 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 999 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2426 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1671 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1054 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1583 97
set_location Controler_0/ADI_SPI_1/data_counter[26] 1335 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1292 60
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[10] 1356 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 401 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1162 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1197 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1482 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1432 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1138 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1148 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1381 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1064 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1276 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1561 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 974 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1335 186
set_location Controler_0/ADI_SPI_0/counter[8] 1268 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2439 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1430 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1247 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2057 136
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1135 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1186 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 1093 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1450 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1600 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1067 55
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[9] 2356 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0 2363 90
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1346 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1400 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 978 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1046 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2425 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0] 2373 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1042 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1063 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1458 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1206 103
set_location Controler_0/ADI_SPI_1/data_counter[14] 1323 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1031 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1156 82
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 1526 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1357 135
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[14] 1494 60
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1178 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 980 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1199 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIVF874[2] 2445 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1350 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1339 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 2435 100
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1166 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1431 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 1546 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1043 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2399 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[13] 1019 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1189 103
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 1096 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1190 37
set_location UART_Protocol_1/mko_0/counter[12] 984 106
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1300 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 1020 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 1146 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 1445 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1199 27
set_location Controler_0/gpio_controler_0/Outputs[3] 1489 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1197 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1302 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 2013 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[0] 1012 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1122 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1033 21
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1435 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1117 154
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1377 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1051 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2378 96
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1312 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[34] 1146 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 1166 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1233 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 1033 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1010 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1115 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15] 1519 60
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[3] 2384 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1485 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1058 34
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1210 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1242 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1214 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2393 91
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 1149 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 1001 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1053 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1527 133
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1277 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2104 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[1] 2351 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[5] 2418 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1205 49
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1143 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1034 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1475 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1046 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2355 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1032 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 1299 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2444 117
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3 1418 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1145 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2388 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1123 105
set_location Controler_0/Reset_Controler_0/state_reg_RNO[5] 1314 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1494 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1290 54
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 1038 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 1469 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1880 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2023 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2438 123
set_location Controler_0/ADI_SPI_0/data_counter[30] 1315 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1089 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1078 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[25] 1060 63
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1078 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1494 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1120 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1460 282
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 1495 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1230 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2437 124
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7] 1344 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1047 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2026 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1312 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2081 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1147 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2017 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1395 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[7] 2383 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[1] 1457 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 1511 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1653 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a6 1500 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2458 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[12] 1016 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 973 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1142 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 969 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_val_buf_RNO 1063 9
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1129 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 1458 75
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1408 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 975 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1038 25
set_location Controler_0/gpio_controler_0/Outputs_6[9] 1446 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[6] 1075 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1063 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[20] 1010 40
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 985 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 998 69
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1325 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1162 24
set_location UART_Protocol_0/mko_0/counter[15] 991 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2392 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[8] 2408 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1336 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 1127 22
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 992 78
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1292 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1166 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[15] 1472 63
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1247 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1256 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1410 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1133 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1452 70
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[0] 1476 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 1172 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1266 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1081 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1426 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 1105 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1700 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1303 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 550 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1482 123
set_location Controler_0/ADI_SPI_1/data_counter[17] 1326 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1062 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2077 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[17] 1136 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1149 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1320 136
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 2011 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1489 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1137 187
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1411 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1067 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIAV5G[1] 2369 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1476 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1184 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2377 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1033 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1120 105
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 1408 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 986 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1131 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1679 109
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1185 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1164 43
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1210 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1863 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1106 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1287 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1226 61
set_location Controler_0/ADI_SPI_0/counter_3[0] 1272 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1275 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1175 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1168 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1177 103
set_location Controler_0/ADI_SPI_1/data_counter[16] 1325 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1275 70
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[2] 1146 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1092 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1440 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1232 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2094 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1286 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1294 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1551 136
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1017 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[0] 1027 63
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO_0 1181 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1656 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1675 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[8] 1010 7
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 2403 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1137 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 2191 306
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1407 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2385 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1021 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1344 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1401 123
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1167 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15] 1362 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1519 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1382 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2391 99
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1407 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1140 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1679 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 963 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1081 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1142 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1289 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 1018 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1141 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[36] 1057 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1218 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1224 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2411 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2 1431 57
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[0] 1150 99
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1268 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1116 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1010 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1171 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1824 342
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1100 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIS7CC1 1103 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1331 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1506 70
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1162 154
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1291 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1051 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1151 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 1540 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[9] 1010 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1601 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4] 1123 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1105 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1067 51
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_17_iv_0[31] 997 6
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 2413 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1325 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1129 79
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1485 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1114 151
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 1040 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[20] 1010 39
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1102 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1362 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1392 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2431 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[26] 1124 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1470 123
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1183 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1678 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[7] 1018 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1124 103
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1239 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1015 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1449 190
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1044 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 1116 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1291 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1141 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[31] 1011 40
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1520 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1054 42
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[27] 2204 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1484 123
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[10] 1137 90
set_location Controler_0/ADI_SPI_1/data_counter[4] 1313 52
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[2] 2378 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 1092 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1200 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1684 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1359 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1480 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2426 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[0] 2401 88
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1217 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1335 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1448 76
set_location Controler_0/ADI_SPI_0/assert_data 1295 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAGUM1[4] 1068 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_8_iv[31] 1027 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1190 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1235 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1147 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1107 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1273 69
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 2405 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[3] 2372 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2398 28
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1246 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1271 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1059 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1215 28
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1142 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[26] 2186 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1178 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[5] 1279 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1686 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 2131 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1248 97
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 1002 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 1113 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[36] 1079 69
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[2] 1453 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 1492 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1446 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1226 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o6_1[3] 1523 81
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 1173 97
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1085 105
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1089 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[19] 1101 24
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 1127 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1168 156
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 1104 31
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 1494 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 974 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1309 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2396 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1227 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1321 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1443 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1394 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1160 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[30] 1118 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1138 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1110 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1189 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1295 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1019 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1411 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1685 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 2015 118
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO 1184 141
set_location Controler_0/Command_Decoder_0/state_reg[0] 1252 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 1095 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1230 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1456 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2408 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1335 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1218 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1233 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1121 82
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1326 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1071 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1060 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1518 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1176 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNIT7N31[1] 2395 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1179 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1442 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1531 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1395 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1341 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 982 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1516 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 2410 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1435 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2437 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1156 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1034 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1045 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1414 117
set_location UART_Protocol_1/INV_0 1076 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1138 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[23] 1137 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1363 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_0 2354 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1294 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_17_0 1044 9
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 1456 79
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1256 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[1] 2422 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1101 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1166 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[25] 1026 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI78FD 2452 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1530 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 974 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN2 2360 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1050 51
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4] 1283 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1131 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1 1508 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1245 25
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 1095 52
set_location Controler_0/ADI_SPI_1/state_reg[4] 1285 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1033 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1437 145
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1172 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI4H1G1[4] 2423 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1510 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1435 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[0] 2424 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1450 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[10] 1017 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1160 82
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1272 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1511 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[0] 2350 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1218 34
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1092 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1519 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1453 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1188 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2359 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1380 123
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1329 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 981 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2362 96
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1353 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[12] 1473 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1483 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1045 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1136 151
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[11] 1350 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 967 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st_RNI26T91[2] 2404 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2032 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1302 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1123 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 920 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1208 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 1135 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1052 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1036 15
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1260 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1171 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_20_0 1051 9
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1238 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[27] 1076 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1047 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1058 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1146 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 2132 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1093 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1222 31
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1201 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1143 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 1093 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 2114 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI5COI 1087 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1671 109
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1169 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1500 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2355 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_dout 1088 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[14] 1040 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1231 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2449 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1340 187
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1415 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1660 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1272 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1199 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 1087 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 996 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1461 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1086 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1268 261
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1061 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1453 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN2 2397 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1459 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2346 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1023 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2390 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1287 25
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 1240 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r4_0_a2 1082 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2404 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 1127 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[3] 2372 82
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2 1430 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1137 88
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1088 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1829 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1024 22
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 1185 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1670 112
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1218 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1042 31
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1163 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1158 103
set_location Controler_0/ADI_SPI_1/data_counter[23] 1332 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1460 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1869 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1172 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 1089 21
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1259 180
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1393 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[2] 1009 39
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1188 99
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[4] 1167 111
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 967 79
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1300 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 1123 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2419 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 1095 19
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1024 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1493 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1508 76
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1412 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1119 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1288 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1075 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1534 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[15] 1034 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1044 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1045 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 1000 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1177 43
set_location Controler_0/Command_Decoder_0/decode_vector_10_6dflt 1275 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1167 144
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1164 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1128 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_19_iv_0[31] 1011 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1436 79
set_location Controler_0/Command_Decoder_0/counter[7] 1231 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1221 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[39] 1111 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2356 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1398 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN1 2376 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1116 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1031 48
set_location Controler_0/Command_Decoder_0/cmd_status_err 1202 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 1100 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1193 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2397 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIPMRA 1146 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 2131 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1454 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_28_iv[31] 999 9
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1243 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2454 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 1493 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1177 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1105 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1061 342
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 997 76
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 1034 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[19] 1007 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1176 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1061 73
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1295 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 251 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1098 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[2] 2357 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1232 34
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5 1277 63
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1409 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1328 187
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 1116 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 393 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1322 141
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1361 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1221 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1159 145
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1297 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1438 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1010 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1511 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1328 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 1440 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1304 52
set_location Controler_0/gpio_controler_0/Outputs_6[4] 1444 60
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1174 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 1200 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1509 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 1187 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2356 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1347 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1369 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 1009 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1484 82
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1397 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1163 150
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1281 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1209 31
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[18] 1153 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 1278 63
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 1089 55
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1120 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1191 36
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0 1285 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19 1344 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1133 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1446 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[22] 2206 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 1151 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1 1429 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[12] 1186 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 1198 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1351 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[4] 2380 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1378 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1229 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1254 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1290 69
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[22] 1130 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[14] 1021 42
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1322 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1224 159
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 1089 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2394 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1124 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1040 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[15] 1021 7
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1293 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1201 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1071 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1152 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1450 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1276 193
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2398 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2437 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1827 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1400 145
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 1027 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1261 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1136 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1219 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1054 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1107 70
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 997 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1193 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2045 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1348 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1033 52
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 1527 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1274 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1424 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1006 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[31] 1045 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1460 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1412 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1315 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1120 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2354 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1869 345
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1186 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2439 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1334 64
set_location UART_Protocol_1/mko_0/counter[19] 991 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1132 31
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1173 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[3] 1468 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1511 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1084 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1304 60
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 1170 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1164 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2266 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1870 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1196 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1153 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1048 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1021 79
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1420 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1185 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1663 97
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[7] 1320 63
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1312 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1261 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2347 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1194 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1172 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1177 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2404 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1188 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1046 42
set_location Controler_0/Reset_Controler_0/state_reg[0] 1319 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 1111 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI2LJ81[5] 2395 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[21] 1122 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1132 186
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[18] 1020 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1077 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 994 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1249 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1137 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1520 136
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 580 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1201 58
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2363 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1080 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1455 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 1447 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14] 1457 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1480 102
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1408 52
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1279 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1051 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[6] 2407 88
set_location Controler_0/ADI_SPI_1/data_counter[13] 1322 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_9_iv[31] 1004 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1326 141
set_location Controler_0/ADI_SPI_1/data_counter[9] 1318 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1360 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1387 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[4] 2370 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1088 73
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2346 97
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1247 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1211 25
set_location Controler_0/Command_Decoder_0/state_reg[5] 1260 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 1010 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[12] 1057 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1035 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1009 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1674 112
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[3] 1146 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1074 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1187 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 992 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1085 21
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1118 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1683 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 1117 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1479 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1230 27
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 1298 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[12] 1177 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1200 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1273 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1422 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2453 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_1 2391 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1194 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2] 1350 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[2] 1455 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1466 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1102 79
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1443 54
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 2417 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1136 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1076 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2387 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1338 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1268 25
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 1218 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1365 184
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1147 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[9] 2409 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1327 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2430 126
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[20] 1006 10
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[11] 1162 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1034 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1390 118
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1375 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1034 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_RNO 2440 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1364 219
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2366 90
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1465 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2371 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 975 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1678 109
set_location Controler_0/ADI_SPI_1/data_counter[3] 1312 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1481 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1093 73
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1264 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1210 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1206 282
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1402 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1341 55
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 1032 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1088 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1231 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1215 34
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 1107 34
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 1009 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[15] 1183 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1499 100
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 999 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1178 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1329 139
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1179 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1435 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 1125 18
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[4] 1348 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1064 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[0] 2414 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 1478 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1356 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 971 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1376 60
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1471 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1477 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2450 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1106 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[3] 2404 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1217 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 2401 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1444 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1320 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 1021 10
set_location UART_Protocol_1/mko_0/counter[5] 977 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2127 81
set_location Controler_0/ADI_SPI_1/data_counter[7] 1316 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1384 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1189 109
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_31_iv_0[31] 1017 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1021 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2418 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1498 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1153 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1862 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1133 154
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_BE_1[0] 1068 10
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1035 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2019 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1088 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1236 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1673 112
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 2419 100
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1141 145
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 1005 105
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/un1_re_set6 2200 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1173 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1371 49
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1146 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1159 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1320 144
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1174 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1696 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1040 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2454 90
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 1250 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 1252 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1215 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2356 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1121 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2363 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1145 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2402 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 1491 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 2415 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1121 154
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 1041 73
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[12] 1495 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1268 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1231 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1283 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1366 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[21] 1025 33
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_1_iv[31] 1005 15
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15] 1339 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1158 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_0_o5[0] 2377 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_0_sqmuxa 1061 9
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIFG46[1] 2412 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 1121 25
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1170 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1321 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1483 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1661 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1071 36
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2 1416 60
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1 1749 147
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1358 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1216 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1684 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1668 111
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 2400 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1166 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1360 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1333 55
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1191 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1162 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1223 25
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 1012 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[7] 1013 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[18] 1014 42
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[9] 1353 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1227 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1499 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1095 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2396 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2093 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1290 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1159 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1540 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1198 100
set_location Controler_0/ADI_SPI_1/sclk_4 1278 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1102 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 1124 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1399 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1208 49
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 1132 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[32] 1187 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1096 28
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1347 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2433 138
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1369 54
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1370 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2374 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1485 192
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1512 61
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_WE 1082 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1063 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1186 145
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 1256 16
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2410 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1517 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1237 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1296 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0] 1325 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2033 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[28] 1044 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1201 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1156 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1529 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_22_iv_0[31] 1003 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 473 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2407 81
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1326 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1284 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[6] 1009 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[31] 998 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1671 111
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1192 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 1107 21
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1074 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1039 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 1193 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[35] 1044 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 1118 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2361 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1665 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[5] 1069 60
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1150 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1418 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1195 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1145 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1137 79
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[1] 2382 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1368 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1159 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1500 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_1[0] 2409 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1281 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1436 72
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2455 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 1114 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1105 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1131 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 1186 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1050 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1138 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1291 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1185 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1398 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1229 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1132 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1033 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1075 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 1030 10
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1405 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1284 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1050 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1661 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1245 34
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 1015 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1196 102
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1006 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1099 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1239 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1286 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1290 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1498 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1274 25
set_location Controler_0/ADI_SPI_1/state_reg[3] 1287 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[25] 1129 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1274 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2406 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1181 46
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1216 64
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1480 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1160 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1016 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1517 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1132 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1204 28
set_location Data_Block_0/Communication_Builder_0/next_state_0[3] 1189 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2442 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1037 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1104 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 1141 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2392 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1673 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1156 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2395 82
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 1262 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1257 28
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1120 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[8] 1063 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1417 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1399 145
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 1675 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2439 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1218 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1465 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1682 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 1248 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 1115 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1227 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 2023 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1470 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 991 78
set_location Controler_0/Command_Decoder_0/counter[29] 1253 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 987 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[8] 1460 57
set_location UART_Protocol_1/mko_0/counter[18] 990 106
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1497 63
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[30] 1154 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1506 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1216 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1025 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1485 103
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO 1182 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[13] 1038 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1545 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2078 72
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2388 25
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 1269 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1189 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1274 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1329 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1425 153
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[30] 1149 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1501 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1031 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1413 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1089 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1176 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 1513 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1241 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1148 102
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1115 102
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1355 46
set_location Controler_0/gpio_controler_0/Outputs[13] 1493 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1013 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1433 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 2416 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1710 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 2130 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1029 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2436 100
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 1059 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1456 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1125 102
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1130 37
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1313 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1425 57
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 1007 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 1447 58
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 2005 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1139 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1521 133
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1122 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1433 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1153 31
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_10_iv_0[31] 1010 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 996 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1267 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1496 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1241 25
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 1263 19
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1292 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2420 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1112 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1184 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1096 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1072 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2444 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1364 186
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1215 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1212 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn 2447 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1453 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1503 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 1467 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1420 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1201 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1215 30
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1331 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1389 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 1115 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1453 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1114 145
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_13_iv[31] 998 15
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_set 2202 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1148 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1169 156
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2354 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2455 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 1194 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1008 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1290 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1_i_m2[28] 1033 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1188 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1478 108
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 1008 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1228 57
set_location Controler_0/gpio_controler_0/Outputs_6[5] 1498 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1206 102
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1362 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1358 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 1458 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1293 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1039 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15] 1492 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1235 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1274 24
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1195 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1130 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1160 103
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1243 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3_1 1420 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1415 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1829 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1003 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 1538 78
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 1453 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1336 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1137 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2354 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 1023 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1327 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 2185 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1873 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1151 207
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1128 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 1016 9
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_2 2341 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1090 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1299 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1187 144
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1503 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1143 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 2411 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[19] 1032 72
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2373 78
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1274 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1214 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1486 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[23] 2153 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[9] 1019 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1052 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[17] 1039 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1358 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1708 136
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1415 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2375 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1094 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1043 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1455 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 1119 25
set_location Controler_0/ADI_SPI_1/data_counter[2] 1311 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2422 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1148 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2401 21
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV 1111 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2417 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1262 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1121 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 1470 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1070 103
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1144 96
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1462 63
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1369 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 994 79
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 1133 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1163 138
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1187 42
set_location UART_Protocol_0/mko_0/counter[9] 985 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1371 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1491 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1499 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1127 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1664 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 1019 40
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1064 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1337 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[31] 1186 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1367 57
set_location UART_Protocol_0/mko_0/counter[1] 977 82
set_location Controler_0/gpio_controler_0/state_reg[0] 1313 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 1020 6
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 1032 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2043 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r 2400 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1119 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1055 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1242 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2456 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1113 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1121 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[15] 1064 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[33] 1053 72
set_location Data_Block_0/Communication_Builder_0/next_state_0[12] 1198 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1866 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1242 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2411 79
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1477 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2061 135
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv_0[31] 1026 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1172 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1167 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1109 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[4] 2417 136
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 1271 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1890 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1273 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2426 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1086 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1002 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 1092 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock 2458 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1065 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1033 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[1] 1027 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 1029 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1132 151
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5] 1275 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1204 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1184 109
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1450 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 1057 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1016 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1226 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7] 1274 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 884 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1010 22
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1135 102
set_location Controler_0/Command_Decoder_0/state_reg[1] 1262 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 2191 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1489 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1221 25
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1211 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1272 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[31] 1014 40
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1546 79
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 1144 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[23] 1136 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1087 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1138 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1127 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[17] 1034 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1407 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1346 55
set_location Controler_0/Command_Decoder_0/state_reg[4] 1268 58
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1116 102
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[27] 1041 7
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1112 51
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1222 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_2_iv[31] 1022 6
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1522 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[30] 1118 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1501 136
set_location Data_Block_0/Communication_Builder_0/next_state_0[4] 1199 141
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1045 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1117 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2023 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1130 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1212 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2360 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1303 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1350 142
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0 1164 162
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12] 1370 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1507 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1220 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 2193 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1479 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1183 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1487 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1048 58
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1309 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1150 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1052 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1387 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1225 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1151 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 980 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1466 123
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 1115 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 1102 19
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1080 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1689 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1357 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1830 115
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1187 138
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1 13 164
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1379 49
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 2420 100
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1192 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1520 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 993 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1065 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[18] 1153 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2360 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1083 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1186 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1974 288
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1075 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1284 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1077 28
set_location UART_Protocol_1/mko_0/MKO_OUT 1004 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1334 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 1134 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1121 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 1023 6
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1194 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 977 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1046 19
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1047 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 988 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1403 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1158 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1025 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 1110 24
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 1121 19
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 1005 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1153 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1237 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1223 63
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1353 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2400 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1111 64
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1189 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[2] 1074 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1544 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[10] 2178 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1345 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1843 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_25_0_o2 1046 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1044 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1038 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1826 336
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1249 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1669 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1354 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1142 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1871 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1129 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1489 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 458 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1148 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1109 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1281 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1396 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1288 141
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1198 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1147 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1192 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1868 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1499 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1252 28
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 1148 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[18] 1007 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1099 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1101 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 1104 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 697 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1097 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1188 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1042 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1068 28
set_location Controler_0/ADI_SPI_0/counter[5] 1265 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1287 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[22] 2206 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12] 1357 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2405 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1149 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1129 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1480 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[0] 2385 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2458 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1060 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1676 112
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1352 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1121 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 985 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1399 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2396 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1476 103
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1267 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1227 28
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 1010 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1342 142
set_location UART_Protocol_1/mko_0/counter[22] 994 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1136 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1285 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1860 114
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1467 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2431 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1047 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1262 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1124 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 1510 75
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1842 180
set_location Controler_0/Command_Decoder_0/counter[13] 1237 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1069 103
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1168 141
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1429 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1477 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1222 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1079 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1405 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1233 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1181 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1523 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1489 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1507 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 1107 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1118 106
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[26] 1032 7
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1158 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[11] 2207 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[1] 1452 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 1103 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4] 1276 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1503 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1424 144
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 1673 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1228 34
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1402 60
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1275 61
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 1238 22
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1255 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1329 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1220 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 980 75
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1260 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2403 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2044 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1130 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1529 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1523 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 1185 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1598 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1024 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1535 79
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 1095 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1998 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1399 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1167 136
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2 1429 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1416 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1136 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1095 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1149 85
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1175 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 1117 22
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1166 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1045 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1147 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1096 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1284 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2368 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1442 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1067 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1170 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 2421 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 1177 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1225 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1484 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1455 102
set_location Controler_0/ADI_SPI_1/ss_n 1286 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[1] 1452 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2035 136
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1191 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1106 79
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 1121 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1160 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1890 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15] 1471 60
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 1189 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1460 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1278 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 1098 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2394 103
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1158 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[9] 1016 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1483 63
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1237 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2050 136
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1] 1316 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1519 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1136 102
set_location Controler_0/Command_Decoder_0/counter[27] 1251 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 1475 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1277 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1054 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 992 70
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1245 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1227 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1220 48
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 1096 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1826 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[13] 1143 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1283 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1531 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1040 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1051 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 1003 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[10] 1459 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1671 112
set_location UART_Protocol_1/mko_0/counter[10] 982 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1051 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1195 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 1482 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1093 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 1123 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1118 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1367 138
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1296 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[4] 1018 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[12] 1015 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2442 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1366 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1507 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/lckfrc_st 2374 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 1116 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1225 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1286 61
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1199 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2431 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1104 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1297 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1680 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 969 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 973 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1002 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1292 30
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1410 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1350 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1519 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1185 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2393 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1161 150
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 1528 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1150 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1410 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1033 19
set_location UART_Protocol_1/mko_0/counter[14] 986 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[16] 1057 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1141 36
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1390 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_1 1257 99
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 1106 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[17] 1032 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1110 102
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1105 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1160 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[9] 1128 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1047 42
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 1482 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 1120 37
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 1274 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1148 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1061 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1115 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1086 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1394 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1681 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1024 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 967 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1162 103
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[17] 1066 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 735 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1392 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1443 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[16] 1010 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2436 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1039 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1153 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1464 55
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1106 103
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 993 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 1101 22
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1131 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1840 114
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 1178 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1670 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1368 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1324 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1461 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1145 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1211 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1046 52
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2408 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1384 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 855 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_27_i_m3 1072 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 1120 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6_RNIILSM1[2] 1514 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1053 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1282 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1411 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1102 309
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 990 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 1026 10
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1104 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1041 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1200 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1194 63
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 1101 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1143 103
set_location Controler_0/ADI_SPI_1/assert_data 1287 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1278 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1410 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1094 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[2] 1068 60
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2396 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1470 76
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1357 55
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[17] 2164 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1388 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1298 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1541 136
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1207 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1160 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 2195 97
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 1131 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1279 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1126 100
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1006 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 2135 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2027 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1180 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1088 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1237 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[5] 1004 7
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2394 24
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1319 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 1235 24
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1297 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[5] 2399 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1694 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1182 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1620 70
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1011 78
set_location Controler_0/Command_Decoder_0/counter[12] 1236 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1714 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1597 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1238 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[16] 2182 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1129 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1403 124
set_location UART_Protocol_0/mko_0/counter[2] 978 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1131 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1081 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1352 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 1505 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1125 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1349 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1081 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[2] 2371 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1052 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1070 61
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[1] 1499 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 2033 135
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1199 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1062 42
set_location Controler_0/ADI_SPI_0/counter[0] 1272 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1330 141
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 1002 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1442 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1258 49
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1404 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1052 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1034 76
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 1039 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1055 25
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1079 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1134 30
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1300 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3_0_a3 1431 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1428 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1423 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1146 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1525 133
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 1496 57
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 2423 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1446 70
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 376
set_location Controler_0/gpio_controler_0/state_reg_ns_i_o2[0] 1312 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1478 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 1108 22
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 1252 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1213 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4] 1325 63
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1155 162
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1139 144
set_location Controler_0/Reset_Controler_0/state_reg[2] 1316 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1617 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 2130 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1596 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2057 135
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1349 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 1058 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1014 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 994 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1158 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_0_o3 1059 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 2150 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 1011 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 2186 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1428 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1102 28
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1081 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_3_a2_0_a2_0_a2_0_a2 1438 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1012 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1170 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req 1187 142
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1179 46
set_location UART_Protocol_0/mko_0/counter[25] 1001 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1100 99
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 1143 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1048 49
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 2006 118
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_DATA_1[16] 1011 7
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 986 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1290 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[23] 1025 7
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1160 145
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1237 57
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 1101 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2431 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1411 48
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0 1260 63
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1187 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[9] 1068 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1215 45
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2] 1434 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1049 61
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 1487 57
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 14 164
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2433 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 1097 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1432 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 2015 115
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1003 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1047 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1186 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 1137 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1221 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1110 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1442 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1179 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1492 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1084 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1788 183
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 1008 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[19] 1022 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[11] 1016 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[20] 2197 97
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 1318 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1565 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1297 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 1113 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[35] 1151 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 1239 21
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1186 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 2448 99
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 1098 103
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 1112 21
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1192 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[16] 1131 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1129 144
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1440 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1103 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 1232 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1131 103
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1449 55
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1256 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1383 114
set_location Controler_0/Command_Decoder_0/counter[16] 1240 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1867 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1225 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[3] 1493 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1056 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1509 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1034 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1172 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1440 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/int_MEMRD_fwft_1[5] 1008 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1218 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1192 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1499 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1879 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1391 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1074 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1225 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1047 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1268 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_16_iv_0[31] 1021 6
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1368 61
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1286 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1039 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1102 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2020 141
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1333 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1382 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1244 16
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1311 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1041 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1274 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1016 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1292 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1184 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 455 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 1171 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1195 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1441 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1403 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1048 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1404 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 969 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 981 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1044 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2362 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1461 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1513 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 124
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 1181 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1135 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[21] 1023 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1468 55
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_1 4 4
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 1225 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2363 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1212 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2403 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2376 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1285 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 1168 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1481 102
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1486 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1180 97
set_location Controler_0/ADI_SPI_1/data_counter[1] 1310 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1468 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2375 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1456 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1115 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1271 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 958 70
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1005 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1452 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1465 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 2024 141
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[29] 1028 7
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1140 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1124 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1345 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1134 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1407 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1057 70
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 1457 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1615 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1141 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1298 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1683 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1344 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2036 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4[12] 1021 33
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2438 52
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2380 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2421 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1174 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1463 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1536 79
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1100 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1865 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[34] 1147 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1031 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r 2438 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1169 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1648 142
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1357 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1186 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1431 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1039 79
set_location Controler_0/ADI_SPI_1/sdio_1 1274 49
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 1034 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1490 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1343 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1180 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[5] 1510 63
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1278 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 1088 37
set_location Controler_0/ADI_SPI_1/sclk 1278 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1149 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1411 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1111 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn 2379 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1094 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2370 97
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1292 57
set_location Controler_0/ADI_SPI_1/data_counter[6] 1315 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1117 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1405 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1182 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 2149 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_23_0 1060 15
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 1046 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2448 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1330 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[7] 1170 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1284 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_6_iv[31] 1003 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4] 1187 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_CH_FA_DATA_2_sqmuxa_0_0 1067 15
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2430 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1158 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1332 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 46
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 1128 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[35] 1032 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 956 70
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1185 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1044 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1260 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1174 24
set_location Controler_0/Command_Decoder_0/counter[14] 1238 55
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 1175 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1167 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1663 70
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1027 78
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1268 48
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 1192 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN1 2361 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1140 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1435 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1303 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1232 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1395 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[13] 1020 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 1130 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 1126 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 1137 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 952 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1232 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1069 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1699 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 1120 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2360 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1017 22
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1284 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1173 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1105 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1192 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1033 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39] 1124 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1193 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1864 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1478 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1491 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/actual_state_ns_o2[3] 1062 9
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[4] 1324 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[11] 1062 60
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0] 2424 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1186 103
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1052 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 1518 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1037 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1361 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1863 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_2_a3_0_a3_0_a3 1440 72
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_5_iv[31] 1032 6
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1152 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2349 126
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1174 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1126 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 2433 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[5] 2370 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1560 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 2004 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1218 33
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 1319 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 1108 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1668 115
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1259 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 1173 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1242 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNI8G21 2419 138
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/fifo_valid 1023 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 1094 24
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1308 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 1099 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2031 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1228 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2027 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_fsm.fsm_nx35 2398 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1285 60
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K 1280 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1124 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1036 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1535 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1143 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1198 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1143 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1257 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1191 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1489 136
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 1013 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1306 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1464 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1125 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1070 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 1135 78
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1313 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2355 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1181 145
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1258 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2009 237
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1124 97
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1160 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4] 981 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1461 78
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1190 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1056 75
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1432 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1125 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1077 43
set_location Controler_0/ADI_SPI_1/counter_3[3] 1258 45
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1151 63
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 1157 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1187 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1497 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[29] 1151 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1403 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1209 30
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1056 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1260 25
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1117 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1281 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1076 76
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1409 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1457 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 2085 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1200 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1182 31
set_location Controler_0/ADI_SPI_1/data_counter[22] 1331 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1994 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1505 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync_RNII7OL[1] 2383 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1488 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1225 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1493 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1188 150
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0] 1074 105
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1386 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1493 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1445 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1116 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1245 24
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1060 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1383 171
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2404 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/middle_dout[24] 1038 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1164 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1209 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_8 1515 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1035 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1240 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1220 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1041 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 2076 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1497 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1221 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2158 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1411 61
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1159 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1099 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1396 261
set_location Controler_0/gpio_controler_0/Outputs[9] 1446 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1429 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 2018 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 2432 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1034 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1260 24
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 1003 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1515 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1278 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1076 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1104 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1150 37
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1105 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1479 135
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[1] 2382 99
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1009 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1131 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[28] 1062 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1433 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2017 142
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1161 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1499 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1448 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIUBVQ[4] 2416 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1538 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1303 57
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNIE3VQ[1] 2390 99
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1217 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1072 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1181 109
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1113 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1025 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1031 22
set_location Controler_0/ADI_SPI_0/sclk 1306 52
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 1142 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1460 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1052 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1028 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1180 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 997 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1082 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2155 82
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1233 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 1443 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1133 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2366 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1154 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1073 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1154 24
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 972 79
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 1001 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[14] 1461 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1143 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2058 135
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 1101 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1026 54
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 999 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2400 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1063 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1175 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[32] 1122 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1862 118
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1236 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1533 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1242 25
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 1156 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1278 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[7] 1471 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1154 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn_RNO 2374 90
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1268 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1334 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1110 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1226 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1417 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1041 31
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1176 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1506 63
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 996 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1076 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1222 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2056 135
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1291 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1278 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1159 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 46
set_location UART_Protocol_0/mko_0/counter[8] 984 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1226 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1452 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1175 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1470 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1231 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1513 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIAR4T 1163 81
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1281 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1495 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st_RNI3A9A1[1] 2372 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1171 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1255 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1064 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1162 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1474 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1025 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1245 192
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1036 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 2179 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1221 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1291 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2429 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7] 1345 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1145 70
set_location Controler_0/ADI_SPI_0/counter[2] 1262 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1068 31
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNI1DPJ 1180 135
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1279 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[9] 1001 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1014 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1290 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1134 150
set_location UART_Protocol_1/INV_1 1171 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1219 57
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1302 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1409 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1232 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1195 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2395 27
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1146 42
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2442 96
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1487 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1086 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1141 151
set_location Controler_0/ADI_SPI_0/data_counter[23] 1308 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 998 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1272 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 984 70
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1314 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1446 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1652 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1184 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1646 142
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 1098 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 506 309
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1071 43
set_location Controler_0/Command_Decoder_0/decode_vector_10_0dflt 1280 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1494 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 1181 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1129 85
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st_RNO 2342 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1878 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1078 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1222 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 978 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1273 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1119 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1073 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1200 103
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1243 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[28] 1182 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 2113 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1043 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 1257 16
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1171 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1463 145
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1166 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1234 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1210 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1459 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1069 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1868 36
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1035 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1377 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_3 2371 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1056 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1152 103
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1133 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf_b[4] 1020 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[15] 1063 72
set_location Controler_0/gpio_controler_0/read_data_frame_8[3] 1467 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1195 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1493 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1243 24
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1405 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1503 82
set_location Controler_0/ADI_SPI_1/data_counter[12] 1321 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1480 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 2424 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2418 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1295 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 997 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15] 1490 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 2123 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 927 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1036 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1138 85
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 1447 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1439 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1419 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1326 187
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 2357 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2357 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1151 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1331 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 2021 136
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1387 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2447 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1502 145
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[32] 1163 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1453 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1083 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1277 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNID90E2[14] 1253 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1454 102
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1273 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1064 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1860 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[3] 2376 91
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[1] 1175 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1377 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1849 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1038 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1182 46
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1208 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 1119 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 1105 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1 2354 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1481 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1407 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1504 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1675 112
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1117 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 979 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1077 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1286 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1186 30
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 998 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[1] 2367 85
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 1029 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIN6FK[0] 2423 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1071 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1165 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1053 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1199 154
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1063 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1114 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1220 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1453 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1231 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1848 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1516 145
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 1090 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1286 64
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1241 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1110 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 976 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1109 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1384 124
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1478 63
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1211 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2402 91
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1204 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1084 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1438 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1033 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2401 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 2418 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1082 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1972 315
set_location Controler_0/REGISTERS_0/state_reg[3] 1262 55
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1171 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1050 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 2414 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1495 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1519 133
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_2_i_o2 1045 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1073 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1135 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1900 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1275 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 991 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1059 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1115 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 995 115
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 1113 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0] 2401 124
set_location ARBITER_INST/APB_LINK_INST_0/U0 2467 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1667 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1207 184
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 998 78
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1363 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 1021 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_RNO 2403 21
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1456 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 2134 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1272 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1452 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNITVLH1[0] 2434 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1257 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1475 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[6] 1070 60
set_location UART_Protocol_0/mko_0/counter[12] 988 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_actual_state_25_0 1052 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 2019 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1067 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1417 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1260 90
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1230 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1202 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1014 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1140 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1127 141
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1174 138
set_location Controler_0/ADI_SPI_0/data_counter[26] 1311 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1119 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1386 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1655 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1513 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1351 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1273 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1180 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1168 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1111 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1352 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r_Z[19] 1135 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1226 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 1178 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIB9TC4[0] 2453 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1211 153
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1271 52
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1356 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2391 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2405 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 1109 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1411 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1058 78
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E[12] 1000 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1138 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1352 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1165 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1142 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 1073 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1525 87
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2423 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1623 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1238 33
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 1514 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1110 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1333 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2393 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1699 136
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 1497 91
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1296 51
set_location Controler_0/ADI_SPI_0/data_counter[13] 1298 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1378 48
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6] 1428 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1065 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1279 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1237 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2354 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1385 124
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 1135 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2389 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1441 190
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1292 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1434 207
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[33] 1033 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1502 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[7] 1063 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1517 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1085 64
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 1529 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2366 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1042 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1437 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[22] 1100 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 973 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1650 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[35] 1050 72
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1170 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1454 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1383 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1495 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8] 1254 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2439 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1022 19
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1056 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 1130 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1253 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1155 25
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1458 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2361 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1362 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1177 99
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[25] 1047 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1334 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1293 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1364 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1274 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1232 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1190 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[2] 2403 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1254 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 2237 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2157 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1106 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1414 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1072 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1150 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1214 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0] 1519 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 2412 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1475 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2395 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1091 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1711 144
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[13] 1173 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1128 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1416 139
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[26] 1129 96
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1041 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1063 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/fifo_valid_RNIH25S1 1021 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1290 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1224 160
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1145 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1466 79
set_location Controler_0/ADI_SPI_1/counter_3[1] 1248 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1188 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1371 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1439 117
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_iv_0[31] 996 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[25] 1144 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[1] 1119 78
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 1463 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1045 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1372 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[2] 1019 31
set_location UART_Protocol_1/mko_0/counter[17] 989 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1522 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1144 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2_0 1422 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1453 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[5] 1170 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1021 21
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1157 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 991 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1092 78
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 1215 57
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1183 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2395 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1098 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un1_data_buf_14_iv[31] 1028 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1186 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2429 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[13] 1039 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn 2374 91
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0 1428 57
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1312 45
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1174 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1490 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[4] 2360 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3] 1324 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1275 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2364 78
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2] 967 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1491 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 2440 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1274 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1678 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1834 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1198 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2397 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 2014 115
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[25] 1128 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1089 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[39] 1038 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2434 87
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1315 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1046 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 960 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1189 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[0] 2358 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1146 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1332 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1155 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1170 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[24] 1078 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1515 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1038 34
set_location Controler_0/Command_Decoder_0/decode_vector_10_7dflt 1283 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1866 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1130 28
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1309 61
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1459 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1113 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1469 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2435 135
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 1101 103
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4] 1272 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1117 30
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1314 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1228 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1478 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1169 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1290 55
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2455 100
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/Q[18] 1041 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1036 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1007 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1675 111
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1028 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1274 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 1469 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1492 145
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1373 60
set_location Controler_0/ADI_SPI_1/data_counter[25] 1334 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1452 102
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0] 1170 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[0] 2392 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1152 34
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO 1183 138
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1159 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2432 138
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1275 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1267 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1075 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1145 103
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk17.u_corefifo_fwft/dout[29] 1041 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_OR2 2396 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 1094 21
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[31] 996 10
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 1072 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[0] 2365 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1723 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1300 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1490 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/data_buf[30] 997 16
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1296 48
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1106 30
set_location Controler_0/ADI_SPI_0/data_counter[16] 1301 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1080 100
set_location Controler_0/gpio_controler_0/Outputs[7] 1488 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1235 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1510 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1372 52
set_location Data_Block_0/Communication_Builder_0/next_state_0[8] 1175 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 982 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1534 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1051 34
set_location Controler_0/Command_Decoder_0/counter[15] 1239 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1466 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1] 1515 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1482 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 986 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1151 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1035 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 1462 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1659 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1333 61
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F_2[24] 1152 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1255 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1229 43
set_location Controler_0/ADI_SPI_0/data_counter[22] 1307 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1189 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1227 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1147 78
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2438 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1524 91
set_location USB_3_Protocol_0/Synchronizer_0/Chain[1] 1070 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1237 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNIBB3O3[0] 2426 126
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1203 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1490 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[0] 1521 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1452 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1044 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1068 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 1094 25
set_location Controler_0/gpio_controler_0/Outputs_6[12] 1499 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1025 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1055 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[37] 1117 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 2151 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1084 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1484 102
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1185 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[1] 2364 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1075 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 1485 57
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1188 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1089 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 2134 97
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1244 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 1094 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1839 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 979 72
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 1093 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1707 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1463 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1302 144
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1310 55
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 1144 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1229 144
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1277 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2363 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1097 144
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 968 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o6 1504 81
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1478 76
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1007 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[9] 1164 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1198 240
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1619 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1624 183
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1198 142
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[19] 1169 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 664 99
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 986 69
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1235 21
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1483 61
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNI2VU31[2] 2423 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1082 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1434 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3_1 2429 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1211 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2392 100
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2 1419 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1073 18
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1178 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/fwft_Q_r[25] 1008 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1176 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1205 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1056 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1118 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1091 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1835 115
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1166 30
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1262 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_OR2 2352 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1035 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1514 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1495 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1283 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1052 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1186 42
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 1093 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2449 45
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 1234 24
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1052 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1267 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[7] 2192 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1294 45
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1179 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2449 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1670 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1367 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 2407 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1500 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1122 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1263 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1549 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1419 117
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1260 48
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 1051 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1246 30
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1086 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 2441 97
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1165 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1056 55
set_location UART_Protocol_1/mko_0/counter[16] 988 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1707 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1332 61
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2409 82
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1253 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1037 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1275 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2053 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1066 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1705 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1036 75
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5_RNIDP9V3[2] 2375 81
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1345 46
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1396 52
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2431 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2019 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1127 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1474 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1443 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1285 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 980 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1064 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1674 118
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[5] 1331 63
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1444 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1216 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1688 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 1107 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a2 1509 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1174 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1136 100
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1014 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1316 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1002 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1117 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1029 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[33] 1139 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1470 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0] 1094 36
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 1055 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2398 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1452 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1308 233
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1272 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1968 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 360 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 984 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1752 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1788 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1020 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1968 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 36 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 732 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1056 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 540 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 588 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1560 287
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1824 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2220 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1752 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2292 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2256 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2256 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2040 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2184 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 108 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1416 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 216 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1704 206
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 2004 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1524 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1380 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1824 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 324 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 468 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2004 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 180 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1824 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 624 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 432 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1308 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1524 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1932 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 732 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1932 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1344 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2076 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1824 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1704 179
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 144 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1164 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 468 341
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2112 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2364 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1020 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1668 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1860 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 540 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2256 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1164 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1416 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 72 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 948 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 660 206
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 588 122
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1308 314
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 948 68
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2364 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2292 68
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 732 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 504 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1704 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 768 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2040 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1272 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1524 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 984 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 696 14
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 72 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1704 95
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 72 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 660 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 324 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 588 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 624 341
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 324 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 984 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1200 341
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 732 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1092 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1308 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1524 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 324 260
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 288 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1308 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 504 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 540 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 0 122
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 624 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2364 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 36 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 252 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 696 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1860 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 180 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1056 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 180 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1968 206
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1416 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1752 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1632 341
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 1056 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 912 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1092 260
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 108 287
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1236 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1704 314
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 588 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2256 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1056 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 732 233
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 948 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1380 41
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 1176 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1] 2340 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1536 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_552 1140 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151 1275 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1092 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I 1152 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 2039 135
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1203 183
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1395 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 1080 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2400 24
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1128 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8] 1260 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1719 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1491 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7 1176 105
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1137 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1] 2388 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2079 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1188 105
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA 1056 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1479 108
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1032 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94[8] 1068 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I 1080 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2043 132
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 1491 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069 2424 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01 1236 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1427 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_554 1092 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1695 135
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1020 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8] 948 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V 1152 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1406 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 1524 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1560 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1224 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8] 1128 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL 2427 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1476 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1332 141
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 1512 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0 1104 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2145 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1104 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1] 2364 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2K7H 1055 54
set_location Controler_0/Command_Decoder_0/counter_s_1314 1224 54
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 976 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1384 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1325 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 2124 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1644 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1500 60
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 2415 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F 1020 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144 2400 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1488 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPVVQ 1020 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8] 1176 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 135
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G 966 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_548 1044 18
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1284 27
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 1284 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 1200 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1824 114
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319 1260 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1032 18
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 972 105
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1239 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1359 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1210 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3 1092 63
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1140 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 42
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147 1164 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1 1464 78
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 1248 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318 1224 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI 1164 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1524 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1581 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2388 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8] 984 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1053 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 2004 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_555 1032 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1236 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_549 1032 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL 1044 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0 1152 78
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1] 2400 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317 1212 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8] 1176 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1493 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1] 2400 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1500 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1512 87
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_553 1080 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1416 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1464 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M 1080 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1260 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1464 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1515 132
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1104 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1658 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34 1044 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1503 78
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320 1248 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1464 69
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146 1140 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1665 96
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1116 153
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 1452 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG 1272 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 2017 135
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315 1371 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1116 63
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_550 1128 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1500 135
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1371 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G 1044 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1977 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 2124 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145 2439 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1236 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1668 108
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 1308 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1656 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_551 1248 27
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150 1188 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1254 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1224 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 2415 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N 1032 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1068 78
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 2364 87
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 1332 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2412 135
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1104 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2025 132
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 1200 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1380 117
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 1668 105
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1] 2388 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1480 135
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153 1200 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1263 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1848 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1614 69
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148 1153 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1236 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149 1152 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1164 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2376 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1420 117
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 1056 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1407 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1092 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S 1080 27
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1068 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1863 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B 1284 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2448 117
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316 1395 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 1080 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1359 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1032 33
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1176 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1188 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2025 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152 1103 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 2004 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1162 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1261 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2412 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1650 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1140 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1452 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1827 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 219 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 502 159
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1887 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 507 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 2007 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1059 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 771 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1143 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1829 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 291 189
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 833 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 849 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 595 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 849 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1884 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1455 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 876 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1970 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 1207 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 904 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1671 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 2187 288
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1068 102
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 1491 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1968 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1836 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1488 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1461 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1824 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1068 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1668 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 504 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 2004 237
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 291 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 289 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 2307 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 2184 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 807 282
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 972 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1140 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1227 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1056 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 658 99
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 468 150
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 588 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 221 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1939 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 840 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 217 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 2311 174
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[2] 2378 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns[3] 2384 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_1[1] 2380 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_0[3] 2385 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_1[2] 2386 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_1[0] 2383 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_o2[0] 2377 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_i_o2_0[0] 2381 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_o2[2] 2379 99
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO[0] 2387 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[1] 2375 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[2] 2373 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[3] 2364 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[4] 2373 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv[5] 2371 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[0] 2376 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[1] 2344 90
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[2] 2348 90
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[3] 2372 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[4] 2368 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_0[5] 2370 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_1[0] 2366 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[1] 2366 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[2] 2369 99
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[3] 2367 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[4] 2365 102
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_iv_RNO[5] 2369 102
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[0] 2383 106
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[2] 2378 106
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNI5JDD[2] 2397 105
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2383 105
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[0] 2425 103
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[1] 2384 106
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[2] 2382 106
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2396 111
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIRCH6[2] 2390 105
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[0] 2448 106
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[1] 2457 109
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2422 108
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2363 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2352 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2362 99
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2358 99
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2355 99
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2339 102
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[6]/Y 2354 99
set_location ARBITER_INST/CORELNKMSTR_0/cache[0] 2421 112
set_location ARBITER_INST/CORELNKMSTR_0/cache[1] 2402 106
set_location ARBITER_INST/CORELNKMSTR_0/cache[2] 2414 112
set_location ARBITER_INST/CORELNKMSTR_0/cache[3] 2427 109
set_location ARBITER_INST/CORELNKMSTR_0/cache[4] 2388 103
set_location ARBITER_INST/CORELNKMSTR_0/cache[5] 2409 106
set_location ARBITER_INST/CORELNKMSTR_0/cache[6] 2422 103
set_location ARBITER_INST/CORELNKMSTR_0/cache[7] 2421 103
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2416 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[1] 2428 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d_0[1] 2415 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_s[1] 2434 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m3[7] 2413 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m3_RNIN6LM[7] 2417 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[0] 2405 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[2] 2407 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[3] 2400 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_0_i_m3[4] 2409 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[0] 2402 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[2] 2411 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[3] 2401 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1_i_m3[4] 2402 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2[0] 2401 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[2] 2410 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[3] 2408 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_2_i_m3[4] 2407 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_sn_m4 2378 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_0_i_m3[2] 2397 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1_i_m3[2] 2396 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 2400 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_9 2410 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un46_cache_nx_9 2404 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[0] 2408 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[1] 2405 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[2] 2404 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[3] 2400 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1[4] 2409 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h1_nx_1_sqmuxa_0_a2 2380 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[0] 2406 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[1] 2400 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[2] 2407 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[3] 2401 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2[4] 2410 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_1[2] 2391 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_1_nx_1_sqmuxa_0_a2 2378 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_2[2] 2398 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_2_nx_1_sqmuxa_0_a2 2395 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3[2] 2396 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa_0_a2 2390 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4[2] 2397 109
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a2 2381 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a3 2393 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa_0_a3_0 2379 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_nx_1_sqmuxa_0_a2 2383 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[0] 2417 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[1] 2411 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[2] 2412 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[3] 2404 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[4] 2405 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa_0_a2 2382 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[0] 2402 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[1] 2406 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[2] 2411 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[3] 2402 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[4] 2403 115
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa_0_a2 2377 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa_0_a3 2376 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[1] 2402 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[5] 2409 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[6] 2422 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0[7] 2421 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0[6] 2420 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0[7] 2423 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_0_tz_1[5] 2401 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_1_tz[5] 2405 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_3_0[5] 2398 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_3_0_1[5] 2393 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0[6] 2399 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0_1[6] 2393 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_0_1[7] 2405 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1[5] 2401 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_0[5] 2411 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_0[7] 2396 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_1_1_1[5] 2408 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a2_2_1[7] 2418 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a3[7] 2376 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_a3_1[7] 2377 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_m3[7] 2365 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_N_2L1 2403 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_N_3L3 2400 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[5] 2402 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[6] 2416 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3[7] 2367 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_0[6] 2406 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_1[5] 2407 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_2[5] 2409 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_2[7] 2414 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_3[7] 2419 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4[5] 2397 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4[7] 2368 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_4_RNIGOV11[7] 2369 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_o3_5[5] 2392 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_RNO[6] 2403 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_RNO[7] 2406 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_0_a2 2377 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_0_a2_RNI3HAD 2376 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_0_sqmuxa_1_0_a2 2394 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[0] 2412 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0[1] 2420 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0_N_4L6 2389 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_0_N_5L9 2412 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 2392 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_3L3 2419 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[1] 2406 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[3] 2427 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[4] 2388 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_0[4] 2402 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_1[1] 2407 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2[3] 2409 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2[4] 2389 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0[3] 2428 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0_0[3] 2394 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_0_0_RNO[3] 2389 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_1[3] 2407 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_1_0[4] 2400 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_2[3] 2416 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_2_1[3] 2423 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a2_3_1[4] 2404 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_a3_0_0[4] 2388 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_m3_0_d[4] 2391 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_m3_0_s[4] 2390 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_N_3L4 2387 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_N_4L6 2393 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3[3] 2404 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3_2[3] 2413 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_o3_2[4] 2394 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_sqmuxa_0_a2 2379 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_sqmuxa_1_0_a2 2398 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[2] 2414 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_0[2] 2391 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_1[2] 2390 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_2[2] 2422 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a2_2_1[2] 2415 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_0_0[2] 2417 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_0_1[2] 2418 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_a3_2[2] 2420 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3[2] 2415 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0[2] 2423 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0_d[2] 2414 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_0_d_d[2] 2392 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_1[2] 2421 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_1_d[2] 2416 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_d[2] 2388 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_d_0[2] 2420 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_m3_2_s_0[2] 2419 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3[2] 2388 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3_2[2] 2391 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_o3_4[2] 2413 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_0_a2 2381 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_0_a2_RNIJKGG1 2380 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1_0_a2 2389 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1_0_a2 2408 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1_0_a3 2399 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2_0_a2 2399 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2_0_a3 2395 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[1] 2395 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8[1] 2418 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_1[1] 2414 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_d[1] 2421 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_8_s[1] 2423 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO[1] 2410 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0[1] 2406 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1[1] 2405 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2[1] 2403 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3[1] 2401 102
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4[1] 2406 114
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5[1] 2400 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i 2421 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO 2408 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_0 2404 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_1 2428 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_N_7_i_RNO_2 2427 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI2JJC[0] 2426 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC[1] 2419 105
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC[2] 2429 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIARJC[4] 2432 108
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC[5] 2433 111
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[0] 2413 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[1] 2410 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[2] 2420 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[3] 2423 112
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[4] 2404 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[5] 2408 106
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[6] 2412 103
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[7] 2413 103
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3_0_a2 2371 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[0] 2441 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[1] 2443 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[2] 2434 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2443 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_0[1] 2444 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_1[1] 2440 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_3_2[1] 2446 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_3_5[1] 2438 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2441 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_0[0] 2429 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_1[0] 2442 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_a2_0_0[0] 2437 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3[0] 2369 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1[0] 2436 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1_0[0] 2445 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0_o3_0_1_1[0] 2447 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2] 2434 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn 2366 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2367 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[0] 2437 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[10] 2433 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[11] 2438 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[12] 2429 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[13] 2435 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[14] 2431 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[15] 2432 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[16] 2425 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[17] 2419 103
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[18] 2415 103
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[19] 2445 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[1] 2439 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[20] 2444 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[2] 2436 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[3] 2445 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[4] 2447 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[5] 2444 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[6] 2437 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[7] 2438 109
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[8] 2431 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[9] 2430 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns[20] 2444 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3_0_o2[1] 2445 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3_0[2] 2436 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI074K1[11] 2431 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI4B4K1[12] 2422 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI59U41[18] 2413 102
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6NI01[17] 2412 102
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7D1C[18] 2415 102
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8F4K1[13] 2412 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8PJC[14] 2425 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2418 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9I7R[11] 2424 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB[14] 2433 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICJ4K1[14] 2426 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2417 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2435 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIGN4K1[15] 2424 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2431 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIKR4K1[16] 2429 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNILU7R[15] 2430 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2430 111
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[0] 2437 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[11] 2438 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[1] 2439 108
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[0] 2446 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[1] 2440 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[2] 2442 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[3] 2443 106
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv[1] 2440 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1[1] 2433 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_0[1] 2430 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_1[1] 2431 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_3_0_o3_1_2[1] 2424 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1[2] 2447 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2[3] 2439 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_tz_1[1] 2441 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[0] 2446 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[2] 2442 105
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[3] 2443 105
set_location ARBITER_INST/CORELNKMSTR_0/ofst[2] 2453 106
set_location ARBITER_INST/CORELNKMSTR_0/ofst[3] 2450 109
set_location ARBITER_INST/CORELNKMSTR_0/ofst[4] 2456 109
set_location ARBITER_INST/CORELNKMSTR_0/ofst[5] 2456 106
set_location ARBITER_INST/CORELNKMSTR_0/ofst[6] 2433 103
set_location ARBITER_INST/CORELNKMSTR_0/ofst[7] 2435 103
set_location ARBITER_INST/CORELNKMSTR_0/ofst[8] 2428 103
set_location ARBITER_INST/CORELNKMSTR_0/page 2431 103
set_location ARBITER_INST/CORELNKMSTR_0/rqDone 2385 106
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_0_a2 2385 105
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_0_o3 2374 108
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata 2435 106
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_0_a3 2411 108
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a2_0 2370 108
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3_0_a2 2375 108
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 2435 105
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 2426 105
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 2425 105
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 2432 105
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 2427 105
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[0] 2393 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[1] 2389 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[2] 2390 109
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[3] 2394 109
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2332 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2336 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2328 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_3 2334 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2338 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2329 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2357 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2360 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2352 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2361 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2356 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m116_0 2363 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2351 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2349 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2347 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122_e 2348 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m123 2344 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2362 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2356 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2359 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2362 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2355 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2348 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2361 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2353 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2345 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2343 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2340 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2360 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2357 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2355 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2353 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2356 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2354 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2355 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2359 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2350 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2341 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2357 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2358 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2353 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2354 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2352 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2324 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2318 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2325 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2321 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2328 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2336 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2337 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24 2329 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2331 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2333 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2330 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30 2334 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1_1 2332 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_2 2338 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2335 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32_1 2326 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2343 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2345 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2344 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m4 2342 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2341 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2360 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2319 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2316 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2327 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2326 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2318 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2324 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2319 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2327 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2322 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2317 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2323 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2323 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2320 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2317 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2316 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2321 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2322 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2342 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2347 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2346 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2340 102
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m8 2346 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2361 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2358 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2330 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2362 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2354 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2320 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2337 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_1 2325 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2339 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2335 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2333 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2331 105
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2360 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2361 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2356 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2353 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2355 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2352 106
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2372 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIA99R[2] 2373 108
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIR3C31[2] 2386 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[0] 2375 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[1] 2368 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[2] 2374 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[3] 2373 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[4] 2364 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[5] 2365 106
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[4] 2364 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_0[0] 2375 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_0_a2_0[0] 2373 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2372 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[4] 2366 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3[5] 2365 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2374 105
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNO[1] 2368 105
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[0] 2363 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[1] 2356 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[2] 2357 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[3] 2353 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[4] 2352 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[5] 2360 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[6] 2359 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[7] 2361 100
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2341 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2348 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2342 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2343 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2344 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2340 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2374 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2371 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2370 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2346 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33_1 2345 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2349 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39_1 2347 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2364 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 2368 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2350 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48_1 2351 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2365 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8_1 2372 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2370 105
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[0] 2363 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[1] 2356 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[2] 2357 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[3] 2353 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[4] 2352 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[5] 2360 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[6] 2359 99
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[7] 2361 99
set_location ARBITER_INST/CORELNKMSTR_0/tgt[0] 2381 106
set_location ARBITER_INST/CORELNKMSTR_0/tgt[1] 2380 106
set_location ARBITER_INST/CORELNKMSTR_0/tgt[2] 2387 106
set_location ARBITER_INST/CORELNKMSTR_0/tgt[3] 2386 106
set_location ARBITER_INST/CORELNKMSTR_0/tgt[4] 2379 106
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m10 2454 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12 2453 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12_1_0 2455 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m12_1_1 2449 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m14 2455 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m17 2449 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m18 2450 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m22 2453 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2456 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24_1_0 2451 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24_1_1 2452 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2457 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m29 2456 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2424 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2427 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m34 2433 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m35 2426 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m36 2432 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2435 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2381 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2378 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m42 2434 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2428 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m45 2429 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2425 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2379 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2384 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2382 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55_1 2380 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61 2448 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61_1_1_1 2452 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m61_1_2 2450 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2448 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2454 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m66 2457 108
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m7 2451 105
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m9 2430 102
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2431 102
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2366 108
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIG59Q 2364 108
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIO72C2 2398 105
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3_RNIQGP82 2391 105
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2371 105
set_location ARBITER_INST0/APB_LINK_INST_0/U0 2467 8
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[0] 2359 79
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[1] 2358 79
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st[4] 2362 79
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_ns_a2[1] 2358 78
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_ns_a2[4] 2362 78
set_location ARBITER_INST0/CORELNKARBMUX_0/grant_st_RNO[0] 2359 78
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[0] 2361 78
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[2] 2396 51
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[3] 2393 48
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[4] 2392 51
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI[5] 2402 51
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[1] 2360 78
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[2] 2394 51
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[3] 2408 51
set_location ARBITER_INST0/CORELNKARBMUX_0/RQI_0[4] 2400 45
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange[0] 2401 37
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange[2] 2379 34
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNI3LEG[2] 2415 33
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNIO72C2[2] 2413 36
set_location ARBITER_INST0/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2434 36
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[0] 2379 28
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[1] 2377 34
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel[2] 2381 28
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2423 33
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6_0[0] 2407 27
set_location ARBITER_INST0/CORELNKMSTR_0/bitSel_RNIPAH6_1[0] 2414 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel[0] 2385 34
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel[1] 2376 34
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNI5L202[1] 2401 27
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIDIK72[1] 2423 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2442 33
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH0202[1] 2436 33
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH8EH1[1] 2420 24
set_location ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIPMSO[1] 2447 33
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2401 45
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2409 48
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2408 45
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2407 45
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[5]/un1_Y 2411 48
set_location ARBITER_INST0/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2405 48
set_location ARBITER_INST0/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2407 48
set_location ARBITER_INST0/CORELNKMSTR_0/cache[0] 2432 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[1] 2431 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[2] 2436 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache[3] 2426 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[4] 2423 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[5] 2415 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[6] 2413 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache[7] 2425 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_h1_nx5 2405 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 2391 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 2394 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_15[1] 2447 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_15_sx[1] 2440 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21[4] 2432 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_1[4] 2426 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[3] 2424 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[4] 2427 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_21_s[4] 2425 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2443 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[2] 2440 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[5] 2420 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24[7] 2410 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_1[1] 2445 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[7] 2400 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_sx[2] 2441 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_24_sx[5] 2415 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[4] 2431 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[5] 2417 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25[7] 2408 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_1[6] 2402 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[4] 2435 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[7] 2403 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0[4] 2433 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_sx[5] 2418 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_25_s[4] 2424 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1[7] 2446 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781[7] 2445 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881[7] 2423 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIQG881[7] 2404 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2[7] 2424 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2_RNIM3IL[7] 2426 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_3_2_i_m2_RNIM3IL_0[7] 2430 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53[2] 2411 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[0] 2437 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[1] 2439 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[2] 2443 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[3] 2446 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_0[4] 2445 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[2] 2407 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_d[2] 2442 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_53_s[2] 2410 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.cache_nx_63_0[2] 2409 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 2417 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7_x 2428 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un44_cache_nx_9 2419 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_cmb.un47_cache_nx[3] 2426 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[0] 2437 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[1] 2439 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[2] 2443 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[3] 2441 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1[4] 2445 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h1_nx_1_sqmuxa 2402 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[0] 2438 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[1] 2440 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[2] 2444 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[3] 2447 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2[4] 2446 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_1[2] 2409 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_1_nx_1_sqmuxa 2411 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_2[2] 2410 37
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_2_nx_1_sqmuxa 2403 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_h2_nx_1_sqmuxa 2404 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[0] 2432 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[1] 2431 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[3] 2426 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[4] 2423 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[5] 2415 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[6] 2413 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx[7] 2425 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0[2] 2403 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_1_0[2] 2408 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa 2406 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa_1 2400 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_0_sqmuxa_RNICIBN 2438 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d[5] 2414 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_1[5] 2416 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO[5] 2408 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_0[5] 2402 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_1[5] 2409 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_2[5] 2400 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_10_d_RNO_3[5] 2401 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[0] 2430 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[1] 2437 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11[2] 2437 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_1[0] 2412 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_1_RNO[0] 2423 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d[5] 2421 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d_RNO[5] 2412 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_d_RNO_0[5] 2422 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_RNO[1] 2442 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_RNO_0[1] 2438 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx[2] 2443 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx_RNO[2] 2444 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_sx_RNO_0[2] 2439 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[4] 2416 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[6] 2418 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1[7] 2427 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[4] 2421 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[6] 2420 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO[7] 2433 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO_0[4] 2421 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_RNO_0[7] 2406 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_sqmuxa 2407 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_1_sqmuxa_1 2401 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_2[7] 2434 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4[3] 2433 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4[4] 2414 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_4_1[3] 2425 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5[6] 2406 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5[7] 2409 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d[6] 2405 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_0[4] 2412 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_0_d[4] 2422 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_d_1[6] 2411 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_5_s[4] 2415 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[3] 2434 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[4] 2421 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7[7] 2428 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_7_1[4] 2418 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_8[1] 2446 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_8_1[1] 2439 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[0] 2435 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[1] 2432 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[3] 2430 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[4] 2419 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1[0] 2406 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1[1] 2429 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1_1[0] 2405 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_1_1[1] 2438 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_RNO[4] 2444 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_sx[3] 2427 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[1] 2444 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[3] 2424 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d[5] 2419 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_1[5] 2413 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_1_1[5] 2414 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_d[1] 2436 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO[3] 2435 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO_0[3] 2418 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_d_RNO_1[3] 2415 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO[6] 2417 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO[7] 2402 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_0[6] 2429 24
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_0[7] 2411 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_1[6] 2412 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_RNO_2[6] 2422 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18 2398 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18_RNIDUD21 2428 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_nx_sn_m18_RNO 2388 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI4LJC[1] 2424 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI6NJC[2] 2432 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNI8PJC[3] 2425 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIARJC[4] 2428 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNICTJC[5] 2427 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIEVJC[6] 2400 27
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIG1KC[7] 2407 30
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNIKAFH[0] 2404 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO[2] 2436 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_0[2] 2412 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_1[2] 2427 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_2[2] 2413 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_3[2] 2422 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_4[2] 2420 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_RNO_5[2] 2418 33
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[0] 2430 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[1] 2429 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[2] 2427 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[3] 2435 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[4] 2421 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[5] 2416 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[6] 2420 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s[7] 2433 31
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 2390 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 2389 36
set_location ARBITER_INST0/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 2395 36
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[0] 2398 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[1] 2397 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr[2] 2385 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2397 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_0[1] 2399 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_0_iv_0_a2_1_1[1] 2390 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3[1] 2387 36
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_m_0_4[0] 2398 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_cnst_m_0_5[0] 2399 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv[0] 2398 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2393 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_2[0] 2386 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_4[0] 2380 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO[0] 2376 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_nx_iv_5[0] 2388 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkAddr_RNO[2] 2385 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkEn 2408 40
set_location ARBITER_INST0/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2406 39
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[0] 2394 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[10] 2390 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[11] 2395 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[12] 2425 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[13] 2426 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[14] 2427 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[15] 2429 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[16] 2433 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[17] 2424 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[18] 2434 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[19] 2392 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[1] 2396 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[20] 2391 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[2] 2389 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[3] 2398 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[4] 2399 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[5] 2399 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[6] 2393 34
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[7] 2389 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[8] 2393 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm[9] 2396 31
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_ns[20] 2391 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_ns_o3[2] 2389 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI79S91[17] 2403 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI8GTB[12] 2441 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2429 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIBJTB[15] 2430 24
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICJ4K1[14] 2433 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICKTB[16] 2426 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2425 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNID48H[0] 2392 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIDLTB[17] 2409 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIDTTN[11] 2410 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIEMTB[18] 2434 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2434 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2428 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNILU7R[15] 2429 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2433 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIR48R[17] 2408 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNIU78R[18] 2405 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[0] 2394 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[11] 2395 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNO[1] 2396 33
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[0] 2432 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[1] 2430 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[2] 2431 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata[3] 2435 28
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2[3] 2401 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_0[3] 2390 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_0_0[3] 2389 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_1_0[3] 2395 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_3_0[3] 2396 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a2_5_0[3] 2393 30
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[0] 2432 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[1] 2430 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[2] 2431 27
set_location ARBITER_INST0/CORELNKMSTR_0/lnkWdata_RNO[3] 2435 27
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[2] 2384 31
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[3] 2380 28
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[4] 2385 37
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[5] 2383 37
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[6] 2377 31
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[7] 2379 31
set_location ARBITER_INST0/CORELNKMSTR_0/ofst[8] 2377 37
set_location ARBITER_INST0/CORELNKMSTR_0/page 2384 28
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone 2405 40
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 2405 39
set_location ARBITER_INST0/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 2403 39
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata 2388 31
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 2413 24
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 2414 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1_RNI1VQV1 2420 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 2422 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 2419 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 2416 33
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 2417 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 2416 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 2399 36
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2 2388 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_0 2391 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_0_6 2397 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_1 2392 30
set_location ARBITER_INST0/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m2_1_6 2394 30
set_location ARBITER_INST0/CORELNKMSTR_0/RQ_LANE_SYNC[0] 2406 37
set_location ARBITER_INST0/CORELNKMSTR_0/RQ_LANE_SYNC[1] 2405 37
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2429 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2430 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2427 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2425 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2392 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2413 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2416 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2412 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2414 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2418 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2410 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2405 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2407 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 2428 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2419 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 2403 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2415 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2420 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2421 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2420 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2413 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2416 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2421 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 2402 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2430 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2429 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2422 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2417 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2423 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2415 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 2423 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2401 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2400 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2402 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2408 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2409 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2406 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2412 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2416 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2422 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2419 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2418 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2413 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 2426 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2428 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2425 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2424 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2427 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2419 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2413 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2418 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2412 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2414 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 2420 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2415 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 2421 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 2417 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 2416 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 2422 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2414 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2422 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2418 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2415 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2412 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2417 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2389 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2395 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2398 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2399 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2394 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2391 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2396 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2397 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 2433 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2388 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2392 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2396 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2390 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2391 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2395 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2389 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2397 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2399 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2419 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2417 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2421 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2414 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2420 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2404 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2434 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2388 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2394 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2393 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2424 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 2390 42
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 2432 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 2435 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2398 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2393 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2431 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2426 45
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2417 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2420 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2418 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2421 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2415 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2413 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI0FOM[1] 2419 30
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2392 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G[0] 2421 33
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G_0[0] 2431 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71[3] 2396 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC[3] 2393 36
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[0] 2402 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[1] 2410 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[2] 2411 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[3] 2400 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[4] 2404 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm[5] 2401 40
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns[0] 2402 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns[4] 2404 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2407 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a3[1] 2410 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_a3[4] 2408 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_ns_o3[5] 2401 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2411 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[0] 2402 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[1] 2406 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[2] 2401 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[3] 2410 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[4] 2408 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[5] 2400 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[6] 2404 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr[7] 2403 49
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m1 2405 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2392 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 2395 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2391 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2390 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2397 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19_e 2388 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2398 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2389 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 2389 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2399 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2388 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2398 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 2411 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 2394 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 2396 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2399 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 2393 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 2397 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38_e 2403 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2410 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 2409 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2400 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m43 2401 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 2407 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 2391 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2395 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 2406 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2404 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 2390 51
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2400 39
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[0] 2402 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[1] 2406 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[2] 2401 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[3] 2410 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[4] 2408 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[5] 2400 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[6] 2404 48
set_location ARBITER_INST0/CORELNKMSTR_0/sqPtr_nx[7] 2403 48
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[0] 2379 37
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[1] 2381 37
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[2] 2384 37
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[3] 2382 37
set_location ARBITER_INST0/CORELNKMSTR_0/tgt[4] 2386 37
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 2378 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 2384 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 2376 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 2383 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 2382 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 2381 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 2380 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2385 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 2382 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2377 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 2381 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2378 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2379 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2381 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2377 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2386 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 2379 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2381 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 2387 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2379 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2378 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 2377 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 2379 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 2377 33
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 2383 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2378 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 2384 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 2383 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2376 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 2386 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 2385 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 2382 36
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 2386 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2383 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 2380 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2385 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 2384 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 2382 30
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 2376 27
set_location ARBITER_INST0/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2384 27
set_location ARBITER_INST0/CORELNKMSTR_0/un115_cache_nx[5] 2417 24
set_location ARBITER_INST0/CORELNKMSTR_0/un115_cache_nx[6] 2410 27
set_location ARBITER_INST0/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2397 36
set_location ARBITER_INST0/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2409 39
set_location ARBITER_INST0/CORELNKMSTR_0/un98_cache_nx[5] 2416 24
set_location ARBITER_INST0/CORELNKMSTR_0/un98_cache_nx[6] 2404 27
set_location MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS1_I 2466 101
set_location MICROCHIP_AUTO_INST_RXONLY_QUADPLL_GPSS3_I 2466 20
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 583 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1741 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1747 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 583 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1741 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 583 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1741 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1748 122
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 583 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1741 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 583 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1747 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 583 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 1741 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 1747 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 583 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 1741 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB26 583 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB27 1741 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 1741 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 583 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1741 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 583 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1741 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 583 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1741 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 583 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1742 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1748 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 577 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 583 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1742 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1748 287
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 577 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 583 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1742 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1748 260
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 577 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1748 368
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 583 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1742 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1748 233
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 577 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 583 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1742 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1748 206
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 577 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 583 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1742 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 577 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1748 179
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 577 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 583 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1742 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1748 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 577 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1742 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 577 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 583 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 583 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1742 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1748 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 577 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 583 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1742 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1748 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 577 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 583 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1742 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1742 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1748 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 577 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 583 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1742 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1748 14
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1748 341
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 577 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 583 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1742 314
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 586 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 1745 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 586 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 1745 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 586 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5 1745 41
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6 1745 14
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0 1746 93
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1 1746 66
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB2 1746 39
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3 1746 12
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0 1749 120
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1 1749 93
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2 1743 66
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB3 1749 66
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4 1749 39
set_location Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB5 1749 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 576 13
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0 586 93
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB1 1744 93
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB2 586 66
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB3 586 39
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB4 1744 39
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB5 1744 12
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1750 13
set_location I_1/U0_RGB1_RGB0 582 39
set_location I_1/U0_RGB1_RGB1 582 12
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1168 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1166 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 1167 163
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_GB0 1165 163
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 1332 47
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 1344 47
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 1356 47
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 1284 44
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 1296 44
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 1308 44
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0 1260 44
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 1248 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 1260 53
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 1272 53
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 1308 53
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 1320 53
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 1332 53
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0 1248 47
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_0 1224 56
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_1 1236 56
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_2 1248 56
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1224 44
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 1200 44
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1188 44
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 1200 62
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1210 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 1212 65
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1224 65
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1500 62
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1512 62
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1452 56
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1464 56
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0 1371 53
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1 1380 53
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0 1395 53
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1 1404 53
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1371 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1380 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1395 56
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1404 56
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0 1224 62
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0 1212 56
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146_CC_0 1140 146
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148_CC_0 1153 143
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153_CC_0 1200 137
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_0 1164 152
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_1 1176 152
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1203 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1212 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1140 152
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1152 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1137 155
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1140 155
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_2 1152 155
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1176 143
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1116 155
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1128 155
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069_CC_0 2424 101
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_0 2427 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_1 2436 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 2415 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 2424 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 2364 89
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144_CC_0 2400 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_0 2439 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_1 2448 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 2415 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 2424 98
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_0 1188 155
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_1 1200 155
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149_CC_0 1152 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_0 1103 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_1 1104 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_2 1116 146
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_0 1275 194
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_1 1284 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1658 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1668 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1719 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1728 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2145 83
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2148 83
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2079 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2088 74
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1656 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1668 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1824 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1836 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1863 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1872 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1848 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1860 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1977 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1980 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1827 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1836 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1476 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1488 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1493 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1500 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1650 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1656 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1614 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1620 71
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1479 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1488 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1380 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1392 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1420 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1428 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1665 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1668 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1581 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1584 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1384 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1392 116
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 2124 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 2136 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 2124 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 2136 101
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1524 80
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1536 80
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1512 89
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1524 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1406 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1416 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1491 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1500 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1644 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1656 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1695 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1704 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1407 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1416 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1536 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1548 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1515 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1524 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1480 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1488 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1500 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1512 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1560 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1572 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 2039 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 2040 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_2 2052 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 2017 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 2028 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2025 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2028 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2025 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2028 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2043 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2052 134
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1332 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1344 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1325 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1332 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1359 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1368 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1254 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1260 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1359 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1368 143
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1668 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1680 110
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1488 89
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1500 89
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 2004 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 2016 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1464 116
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1476 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1]_CC_0 2340 98
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1]_CC_0 2388 92
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1]_CC_0 2400 89
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1]_CC_0 2364 83
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2376 80
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 89
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 83
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 125
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2448 119
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 125
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2412 128
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 137
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2412 137
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1]_CC_0 2388 83
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1]_CC_0 2400 80
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2388 26
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2400 26
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 44
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 47
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 1524 83
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 1512 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 1668 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 1491 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 2004 119
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 1452 116
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1236 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1248 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1263 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1272 98
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1261 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1272 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1239 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1248 92
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1236 101
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1248 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1427 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1428 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1440 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_3 1452 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1464 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1476 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1488 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1464 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1476 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1488 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_0 1464 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_1 1476 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_2 1488 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1416 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1428 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1440 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1500 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1512 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1503 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1512 80
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0 1056 35
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0 1080 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0 1044 35
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0 1128 38
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1104 38
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_554_CC_0 1092 29
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1068 35
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1032 35
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M_CC_0 1080 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0 1044 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I_CC_0 1080 74
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0 948 71
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0 984 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_555_CC_0 1032 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1068 80
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1092 74
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_0_CC_0 1104 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIF5V3_CC_0 1092 65
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1104 65
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1092 71
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1104 74
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0 966 80
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1 972 80
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 976 83
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 984 83
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 996 83
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_553_CC_0 1080 53
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_553_CC_1 1092 53
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_553_CC_2 1104 53
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0 1272 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0 1236 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0 1284 26
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0 1260 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1236 17
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_551_CC_0 1248 29
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1260 35
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1284 29
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI_CC_0 1164 107
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0 1152 107
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7_CC_0 1176 107
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0 1176 98
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0 1176 92
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_552_CC_0 1140 107
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1164 110
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1188 107
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_0_CC_0 1152 80
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIH49I_CC_0 1152 83
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1140 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1128 71
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1162 80
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1164 80
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0 1176 47
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1 1188 47
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 972 107
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 984 107
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 996 107
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_550_CC_0 1128 47
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_550_CC_1 1140 47
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_550_CC_2 1152 47
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F_CC_0 1020 20
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 1056 20
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1P0N_CC_0 1032 26
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 1080 17
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 1080 11
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_548_CC_0 1044 20
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1032 20
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1020 26
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2K7H_CC_0 1055 56
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI2K7H_CC_1 1056 56
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPVVQ_CC_0 1020 53
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r_RNI7M3G_CC_0 1044 62
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIFUB94[8]_CC_0 1068 56
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1116 65
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_549_CC_0 1032 53
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1053 53
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 1056 53
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1032 62
