
---------- Begin Simulation Statistics ----------
final_tick                               2713588701903                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55073                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382608                       # Number of bytes of host memory used
host_op_rate                                    61996                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102658.85                       # Real time elapsed on the host
host_tick_rate                               17280930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5653698026                       # Number of instructions simulated
sim_ops                                    6364404945                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.774040                       # Number of seconds simulated
sim_ticks                                1774040368233                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   275                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8434450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16868896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.013020                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       240749894                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    261647638                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3503723                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    531694891                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     18455391                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     18456771                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1380                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       619400863                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22826351                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           83                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         966972204                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        890620629                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3502792                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          598448880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     234800251                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     40555339                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     48760413                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3653698025                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4113392009                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4246425922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.968672                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.080776                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2933567693     69.08%     69.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    548844382     12.92%     82.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    290872513      6.85%     88.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     73347038      1.73%     90.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     58639589      1.38%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25766732      0.61%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     43146605      1.02%     93.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37441119      0.88%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    234800251      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4246425922                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     22680386                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3787485715                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             920631399                       # Number of loads committed
system.switch_cpus.commit.membars            45060728                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2425951759     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    229805176      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      4505952      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    920631399     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    532497723     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4113392009                       # Class of committed instruction
system.switch_cpus.commit.refs             1453129122                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          69711877                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3653698025                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4113392009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.164380                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.164380                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3501891265                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           938                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    233505213                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4221986882                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        161003196                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         377911255                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3557031                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4838                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     209929546                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           619400863                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         344676728                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3905410149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        115842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3807743539                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7115924                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145594                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    345324137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    282031636                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895035                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4254292294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.007835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.404001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3435085997     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        141263814      3.32%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         58751493      1.38%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         72402348      1.70%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         77519459      1.82%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         52069485      1.22%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         41291641      0.97%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13789267      0.32%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        362118790      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4254292294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3675472                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        600624323                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.984869                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1518030381                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          533419502                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1053040591                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     933731589                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     40697260                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       602500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    534886880                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4162037730                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     984610879                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7761443                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4189922231                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       24829761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     149817349                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3557031                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     182556877                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       364984                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     57659978                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1495                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76669                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     55222064                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13100167                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2389151                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        76669                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       223790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3451682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3664447042                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4127499619                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676077                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2477449506                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.970196                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4129096901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5389124574                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3140416862                       # number of integer regfile writes
system.switch_cpus.ipc                       0.858826                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.858826                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2442174379     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    229842308      5.48%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       4505952      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    987583078     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    533577954     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4197683674                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            68979429                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016433                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6505894      9.43%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41781766     60.57%     70.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20691769     30.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4144325378                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  12480624257                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4057782348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4140839644                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4121340469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4197683674                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     40697261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     48645604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119421                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       141922                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     40896846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4254292294                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.986694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.745907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2670826980     62.78%     62.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    647701403     15.22%     78.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    304123710      7.15%     85.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    187869049      4.42%     89.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    162919477      3.83%     93.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    104078782      2.45%     95.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     77232619      1.82%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     53662020      1.26%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     45878254      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4254292294                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.986693                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      122337725                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    238134235                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     69717271                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     69920357                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    112752120                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     34947500                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    933731589                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    534886880                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4374527720                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      162220256                       # number of misc regfile writes
system.switch_cpus.numCycles               4254293449                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1633317881                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4112966883                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      473176267                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        240225946                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       62814806                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        522499                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6598122561                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4189457308                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4200246881                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         495379385                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       87310318                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3557031                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     717892695                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         87279869                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5399924443                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1163919355                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     49851876                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1272953261                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     40838073                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     46556611                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           8173774518                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8332171616                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         46475075                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        23242215                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8434450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8434443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16868901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8434448                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8055697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3341230                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5093216                       # Transaction distribution
system.membus.trans_dist::ReadExReq            378753                       # Transaction distribution
system.membus.trans_dist::ReadExResp           378753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8055697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     12478012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     12825334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25303346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25303346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    747131648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    760155392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1507287040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1507287040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8434450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8434450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8434450                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25604569793                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25889357606                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        79335284572                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2713588701903                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8055697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6682459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13527669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8055658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25303231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25303351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1507281792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1507292032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11775718                       # Total snoops (count)
system.tol2bus.snoopTraffic                 427677440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20210169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11775716     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8434448     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20210169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12607568409                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17585744850                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             83400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    532392832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         532395264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    214736384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      214736384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4159319                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4159338                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1677628                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1677628                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300101870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300103241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     121043685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           121043685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     121043685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300101870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421146926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3355256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   8318638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000145859902                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       188921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       188921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           14553491                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3174349                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4159338                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1677628                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  8318676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3355256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1259132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           819094                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           230296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           632168                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           866832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           287478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           250820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           299222                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           274288                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           169236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          195086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          318294                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          240550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          539390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          729656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1207134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           572032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           475819                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           369600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           563200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           140800                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              550                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           17600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           89100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          563216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          563324                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                131792899420                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               41593380000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           287768074420                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15843.01                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34593.01                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6207497                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3006185                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.62                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.60                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              8318676                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3355256                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4133110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4136045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  26226                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  23291                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                163062                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                163388                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                189821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                191017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                190196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                189164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                189549                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                189419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                188922                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                188925                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                188925                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                188927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                188926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                188936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                188937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                188922                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                188921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                188921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2460225                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   303.682897                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   223.907628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   278.014339                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        14414      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1334591     54.25%     54.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       429014     17.44%     72.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       233200      9.48%     81.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        93722      3.81%     85.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        61195      2.49%     88.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        40807      1.66%     89.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        42576      1.73%     91.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       210706      8.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2460225                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       188921                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.032553                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.175136                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.785067                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1560      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6335      3.35%      4.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20753     10.99%     15.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        35155     18.61%     33.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        29921     15.84%     49.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        29033     15.37%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        26973     14.28%     79.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        17523      9.28%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        10298      5.45%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         5373      2.84%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         4755      2.52%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          643      0.34%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          598      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       188921                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       188921                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.760021                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.744019                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.738391                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           25439     13.47%     13.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             406      0.21%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          160013     84.70%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             182      0.10%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2878      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       188921                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             532395264                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              214735424                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              532395264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           214736384                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      121.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   121.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1774040305266                       # Total gap between requests
system.mem_ctrls0.avgGap                    303931.92                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    532392832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    214735424                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1370.881995443175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300101870.021300613880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 121043144.138756692410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      8318638                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3355256                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1741986                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 287766332434                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 41036105773379                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     45841.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34592.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12230394.87                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7704902520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4095233835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        26229746760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6440383800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    140040806880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    662320723170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    123487361760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      970319158725                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.954385                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 314861065012                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  59238920000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1399940383221                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9861175380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5241320040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33165599880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       11073974220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    140040806880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    711169516260                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     82351904640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      992904297300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.685290                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 207490283463                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  59238920000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1507311164770                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    547211648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         547214336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    212941056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      212941056                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4275091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4275112                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1663602                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1663602                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    308455015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            308456530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     120031686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           120031686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     120031686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    308455015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           428488216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3327204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8550182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000203293312                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       187609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       187609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           14881512                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3145453                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4275112                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1663602                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8550224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3327204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1370774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           783330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           310970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           602840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           800830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           366682                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           259620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           290982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           170152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           308586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          221490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          200952                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          249360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          470812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          844398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1298446                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           563232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           475261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           378400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           563200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           140800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           79200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          563212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          563322                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                138876782726                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               42751120000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           299193482726                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16242.47                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34992.47                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 6270121                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2988814                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.33                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.83                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8550224                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3327204                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4253935                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4254187                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21175                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  20923                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                159291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                159368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                188267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                189500                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                189076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                187859                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                187816                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                187827                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                187701                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                187900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                187863                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                187635                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                188228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                188258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                187677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                187631                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                187623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                187616                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    53                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2618457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   290.305370                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   215.487171                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   268.826596                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        15268      0.58%      0.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1487741     56.82%     57.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       446797     17.06%     74.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       229796      8.78%     83.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        87546      3.34%     86.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        62058      2.37%     88.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        47703      1.82%     90.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        45361      1.73%     92.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       196187      7.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2618457                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       187609                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.574530                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.668256                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.160284                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          704      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27           45      0.02%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         5179      2.76%      3.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        15912      8.48%     11.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        23765     12.67%     24.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        36295     19.35%     43.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        32739     17.45%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        23699     12.63%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        18250      9.73%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        15309      8.16%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         5138      2.74%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         8179      4.36%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1710      0.91%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          616      0.33%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           67      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       187609                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       187609                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.734634                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.716909                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.777732                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           28273     15.07%     15.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              38      0.02%     15.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          155879     83.09%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              39      0.02%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3380      1.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       187609                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             547214336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              212939328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              547214336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           212941056                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      308.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      120.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   308.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   120.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1774040123037                       # Total gap between requests
system.mem_ctrls1.avgGap                    298724.63                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    547211648                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    212939328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1515.185363384562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 308455014.777955710888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 120030711.709279909730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8550182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3327204                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1613394                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 299191869332                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 41463422471329                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     38414.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34992.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12461941.76                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8024567460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4265147370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        26876359440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6296802480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    140040806880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    666312160710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    120126466080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      971942310420                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       547.869331                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 306130946171                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  59238920000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1408670502062                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10671279780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5671896945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        34172239920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11071061460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    140040806880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    706715097360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     86102988480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      994445370825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       560.553970                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 217242349889                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  59238920000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1497559098344                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8434410                       # number of demand (read+write) misses
system.l2.demand_misses::total                8434450                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           40                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8434410                       # number of overall misses
system.l2.overall_misses::total               8434450                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3736320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 721723228299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     721726964619                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3736320                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 721723228299                       # number of overall miss cycles
system.l2.overall_miss_latency::total    721726964619                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8434411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8434451                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8434411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8434451                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     1.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     1.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        93408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85568.905033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85568.942210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        93408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85568.905033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85568.942210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3341230                       # number of writebacks
system.l2.writebacks::total                   3341230                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8434410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8434450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8434410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8434450                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3393387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 649639711003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 649643104390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3393387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 649639711003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 649643104390                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     1.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     1.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84834.675000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77022.543486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77022.580535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84834.675000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77022.543486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77022.580535                       # average overall mshr miss latency
system.l2.replacements                       11775718                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3341229                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3341229                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3341229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3341229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5093176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5093176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       378753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              378753                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  30950659902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30950659902                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       378753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            378753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81717.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81717.266667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       378753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         378753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  27713434843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27713434843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73170.205498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73170.205498                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3736320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3736320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        93408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        93408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3393387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3393387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84834.675000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84834.675000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8055657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8055657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 690772568397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 690772568397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8055658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8055658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     1.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     1.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85749.997598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85749.997598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8055657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8055657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 621926276160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 621926276160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     1.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77203.668945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77203.668945                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    11775847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11775846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.086736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    90.912515                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.289740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.710254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 281678054                       # Number of tag accesses
system.l2.tags.data_accesses                281678054                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1774040368233                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    344676668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2346776451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    344676668                       # number of overall hits
system.cpu.icache.overall_hits::total      2346776451                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5256285                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5256285                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5256285                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5256285                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    344676727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2346777303                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    344676727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2346777303                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89089.576271                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6169.348592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89089.576271                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6169.348592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu.icache.writebacks::total               209                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3786360                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3786360                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3786360                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3786360                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        94659                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        94659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        94659                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        94659                       # average overall mshr miss latency
system.cpu.icache.replacements                    209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    344676668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2346776451                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5256285                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5256285                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    344676727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2346777303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89089.576271                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6169.348592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3786360                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3786360                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        94659                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        94659                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.855338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2346777284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2817259.644658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.764902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.090436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.041812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91524315650                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91524315650                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1297135581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2018829917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1297135581                       # number of overall hits
system.cpu.dcache.overall_hits::total      2018829917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     31175770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38687421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     31175770                       # number of overall misses
system.cpu.dcache.overall_misses::total      38687421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2522482891548                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2522482891548                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2522482891548                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2522482891548                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1328311351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2057517338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1328311351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2057517338                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018803                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80911.646819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65201.629531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80911.646819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65201.629531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     64116896                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          365017                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   175.654548                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8432354                       # number of writebacks
system.cpu.dcache.writebacks::total           8432354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     22741634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22741634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     22741634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22741634                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8434136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8434136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8434136                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8434136                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 732252320256                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 732252320256                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 732252320256                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 732252320256                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86820.075021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86820.075021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86820.075021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86820.075021                       # average overall mshr miss latency
system.cpu.dcache.replacements               15945943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    805055836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1247258357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     30784824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34581219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2489785687611                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2489785687611                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    835840660                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1281839576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026978                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80877.047977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71998.204795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     22351513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22351513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8433311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8433311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 732183521928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 732183521928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86820.410385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86820.410385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    492079745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      771571560                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       390946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4106202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32697203937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32697203937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    492470691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    775677762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83636.113266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7962.882473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       390121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     68798328                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68798328                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83391.912727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83391.912727                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     40555346                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     60654990                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          550                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          688                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     52152939                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     52152939                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     40555896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     60655678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 94823.525455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75803.690407                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          275                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          275                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     22364544                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22364544                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 81325.614545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81325.614545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     40555064                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     60654846                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     40555064                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     60654846                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2713588701903                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2156085952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15946199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.210024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   121.326363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   134.673130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.473931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.526067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69738437783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69738437783                       # Number of data accesses

---------- End Simulation Statistics   ----------
