#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1defb20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1defcb0 .scope module, "tb" "tb" 3 34;
 .timescale -12 -12;
L_0x1e1fb00 .functor NOT 1, L_0x1e20310, C4<0>, C4<0>, C4<0>;
L_0x1e200c0 .functor XOR 1, L_0x1e1fe70, L_0x1e1fff0, C4<0>, C4<0>;
L_0x1e20200 .functor XOR 1, L_0x1e200c0, L_0x1e20130, C4<0>, C4<0>;
v0x1e1eef0_0 .net *"_ivl_10", 0 0, L_0x1e20130;  1 drivers
v0x1e1eff0_0 .net *"_ivl_12", 0 0, L_0x1e20200;  1 drivers
v0x1e1f0d0_0 .net *"_ivl_2", 0 0, L_0x1e1fdb0;  1 drivers
v0x1e1f190_0 .net *"_ivl_4", 0 0, L_0x1e1fe70;  1 drivers
v0x1e1f270_0 .net *"_ivl_6", 0 0, L_0x1e1fff0;  1 drivers
v0x1e1f3a0_0 .net *"_ivl_8", 0 0, L_0x1e200c0;  1 drivers
v0x1e1f480_0 .var "clk", 0 0;
v0x1e1f520_0 .net "in", 255 0, v0x1e1e5f0_0;  1 drivers
v0x1e1f5c0_0 .net "out_dut", 0 0, v0x1e1eac0_0;  1 drivers
v0x1e1f690_0 .net "out_ref", 0 0, L_0x1e1fbf0;  1 drivers
v0x1e1f760_0 .net "sel", 7 0, v0x1e1e6b0_0;  1 drivers
v0x1e1f800_0 .var/2u "stats1", 159 0;
v0x1e1f8c0_0 .var/2u "strobe", 0 0;
v0x1e1f980_0 .net "tb_match", 0 0, L_0x1e20310;  1 drivers
v0x1e1fa40_0 .net "tb_mismatch", 0 0, L_0x1e1fb00;  1 drivers
L_0x1e1fdb0 .concat [ 1 0 0 0], L_0x1e1fbf0;
L_0x1e1fe70 .concat [ 1 0 0 0], L_0x1e1fbf0;
L_0x1e1fff0 .concat [ 1 0 0 0], v0x1e1eac0_0;
L_0x1e20130 .concat [ 1 0 0 0], L_0x1e1fbf0;
L_0x1e20310 .cmp/eeq 1, L_0x1e1fdb0, L_0x1e20200;
S_0x1dfb6c0 .scope module, "good1" "reference_module" 3 75, 3 4 0, S_0x1defcb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 256 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x1dedf00_0 .net "in", 255 0, v0x1e1e5f0_0;  alias, 1 drivers
v0x1dedfa0_0 .net "out", 0 0, L_0x1e1fbf0;  alias, 1 drivers
v0x1e1de90_0 .net "sel", 7 0, v0x1e1e6b0_0;  alias, 1 drivers
L_0x1e1fbf0 .part/v v0x1e1e5f0_0, v0x1e1e6b0_0, 1;
S_0x1e1dfd0 .scope module, "stim1" "stimulus_gen" 3 70, 3 15 0, S_0x1defcb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 256 "in";
    .port_info 2 /OUTPUT 8 "sel";
v0x1e1e510_0 .net "clk", 0 0, v0x1e1f480_0;  1 drivers
v0x1e1e5f0_0 .var "in", 255 0;
v0x1e1e6b0_0 .var "sel", 7 0;
E_0x1df7fb0 .event negedge, v0x1e1e510_0;
E_0x1df8710/0 .event negedge, v0x1e1e510_0;
E_0x1df8710/1 .event posedge, v0x1e1e510_0;
E_0x1df8710 .event/or E_0x1df8710/0, E_0x1df8710/1;
S_0x1e1e210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 22, 3 22 0, S_0x1e1dfd0;
 .timescale -12 -12;
v0x1e1e410_0 .var/2s "i", 31 0;
S_0x1e1e790 .scope module, "top_module1" "top_module" 3 80, 4 1 0, S_0x1defcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 256 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x1e1e990_0 .net "in", 255 0, v0x1e1e5f0_0;  alias, 1 drivers
v0x1e1eac0_0 .var "out", 0 0;
v0x1e1eb80_0 .net "sel", 7 0, v0x1e1e6b0_0;  alias, 1 drivers
E_0x1df8460 .event anyedge, v0x1e1de90_0, v0x1dedf00_0;
S_0x1e1ecf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0x1defcb0;
 .timescale -12 -12;
E_0x1de39f0 .event anyedge, v0x1e1f8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e1f8c0_0;
    %nor/r;
    %assign/vec4 v0x1e1f8c0_0, 0;
    %wait E_0x1de39f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e1dfd0;
T_1 ;
    %wait E_0x1df8710;
    %fork t_1, S_0x1e1e210;
    %jmp t_0;
    .scope S_0x1e1e210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e1e410_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v0x1e1e410_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 3 23 "$random" 32 {0 0 0};
    %ix/load 5, 0, 0;
    %load/vec4 v0x1e1e410_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x1e1e5f0_0, 4, 5;
T_1.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1e410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e1e410_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %end;
    .scope S_0x1e1dfd0;
t_0 %join;
    %vpi_func 3 24 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1e1e6b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1e1dfd0;
T_2 ;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df7fb0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1e1e790;
T_3 ;
    %wait E_0x1df8460;
    %load/vec4 v0x1e1e990_0;
    %load/vec4 v0x1e1eb80_0;
    %part/u 1;
    %store/vec4 v0x1e1eac0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1defcb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1f8c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1defcb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e1f480_0;
    %inv;
    %store/vec4 v0x1e1f480_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1defcb0;
T_6 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e1e510_0, v0x1e1fa40_0, v0x1e1f520_0, v0x1e1f760_0, v0x1e1f690_0, v0x1e1f5c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1defcb0;
T_7 ;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1defcb0;
T_8 ;
    %wait E_0x1df8710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1f800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f800_0, 4, 32;
    %load/vec4 v0x1e1f980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f800_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1f800_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f800_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e1f690_0;
    %load/vec4 v0x1e1f690_0;
    %load/vec4 v0x1e1f5c0_0;
    %xor;
    %load/vec4 v0x1e1f690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f800_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e1f800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1f800_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mux256to1/mux256to1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/mux256to1/iter0/response1/top_module.sv";
