{
  "module_name": "sprd,ums512-clk.h",
  "hash_id": "d02fab3e9de782ab031fcf3a1beada474aafab32f5d33c0a25fd36b318e247e7",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sprd,ums512-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_UMS512_H_\n#define _DT_BINDINGS_CLK_UMS512_H_\n\n#define CLK_26M_AUD\t\t\t0\n#define CLK_13M\t\t\t\t1\n#define CLK_6M5\t\t\t\t2\n#define CLK_4M3\t\t\t\t3\n#define CLK_2M\t\t\t\t4\n#define CLK_1M\t\t\t\t5\n#define CLK_250K\t\t\t6\n#define CLK_RCO_25M\t\t\t7\n#define CLK_RCO_4M\t\t\t8\n#define CLK_RCO_2M\t\t\t9\n#define CLK_ISPPLL_GATE\t\t\t10\n#define CLK_DPLL0_GATE\t\t\t11\n#define CLK_DPLL1_GATE\t\t\t12\n#define CLK_LPLL_GATE\t\t\t13\n#define CLK_TWPLL_GATE\t\t\t14\n#define CLK_GPLL_GATE\t\t\t15\n#define CLK_RPLL_GATE\t\t\t16\n#define CLK_CPPLL_GATE\t\t\t17\n#define CLK_MPLL0_GATE\t\t\t18\n#define CLK_MPLL1_GATE\t\t\t19\n#define CLK_MPLL2_GATE\t\t\t20\n#define CLK_PMU_GATE_NUM\t\t(CLK_MPLL2_GATE + 1)\n\n#define CLK_DPLL0\t\t\t0\n#define CLK_DPLL0_58M31\t\t\t1\n#define CLK_ANLG_PHY_G0_NUM\t\t(CLK_DPLL0_58M31 + 1)\n\n#define CLK_MPLL1\t\t\t0\n#define CLK_MPLL1_63M38\t\t\t1\n#define CLK_ANLG_PHY_G2_NUM\t\t(CLK_MPLL1_63M38 + 1)\n\n#define CLK_RPLL\t\t\t0\n#define CLK_AUDIO_GATE\t\t\t1\n#define CLK_MPLL0\t\t\t2\n#define CLK_MPLL0_56M88\t\t\t3\n#define CLK_MPLL2\t\t\t4\n#define CLK_MPLL2_47M13\t\t\t5\n#define CLK_ANLG_PHY_G3_NUM\t\t(CLK_MPLL2_47M13 + 1)\n\n#define CLK_TWPLL\t\t\t0\n#define CLK_TWPLL_768M\t\t\t1\n#define CLK_TWPLL_384M\t\t\t2\n#define CLK_TWPLL_192M\t\t\t3\n#define CLK_TWPLL_96M\t\t\t4\n#define CLK_TWPLL_48M\t\t\t5\n#define CLK_TWPLL_24M\t\t\t6\n#define CLK_TWPLL_12M\t\t\t7\n#define CLK_TWPLL_512M\t\t\t8\n#define CLK_TWPLL_256M\t\t\t9\n#define CLK_TWPLL_128M\t\t\t10\n#define CLK_TWPLL_64M\t\t\t11\n#define CLK_TWPLL_307M2\t\t\t12\n#define CLK_TWPLL_219M4\t\t\t13\n#define CLK_TWPLL_170M6\t\t\t14\n#define CLK_TWPLL_153M6\t\t\t15\n#define CLK_TWPLL_76M8\t\t\t16\n#define CLK_TWPLL_51M2\t\t\t17\n#define CLK_TWPLL_38M4\t\t\t18\n#define CLK_TWPLL_19M2\t\t\t19\n#define CLK_TWPLL_12M29\t\t\t20\n#define CLK_LPLL\t\t\t21\n#define CLK_LPLL_614M4\t\t\t22\n#define CLK_LPLL_409M6\t\t\t23\n#define CLK_LPLL_245M76\t\t\t24\n#define CLK_LPLL_30M72\t\t\t25\n#define CLK_ISPPLL\t\t\t26\n#define CLK_ISPPLL_468M\t\t\t27\n#define CLK_ISPPLL_78M\t\t\t28\n#define CLK_GPLL\t\t\t29\n#define CLK_GPLL_40M\t\t\t30\n#define CLK_CPPLL\t\t\t31\n#define CLK_CPPLL_39M32\t\t\t32\n#define CLK_ANLG_PHY_GC_NUM\t\t(CLK_CPPLL_39M32 + 1)\n\n#define CLK_AP_APB\t\t\t0\n#define CLK_IPI\t\t\t        1\n#define CLK_AP_UART0\t\t\t2\n#define CLK_AP_UART1\t\t\t3\n#define CLK_AP_UART2\t\t\t4\n#define CLK_AP_I2C0\t\t\t5\n#define CLK_AP_I2C1\t\t\t6\n#define CLK_AP_I2C2\t\t\t7\n#define CLK_AP_I2C3\t\t\t8\n#define CLK_AP_I2C4\t\t\t9\n#define CLK_AP_SPI0\t\t\t10\n#define CLK_AP_SPI1\t\t\t11\n#define CLK_AP_SPI2\t\t\t12\n#define CLK_AP_SPI3\t\t\t13\n#define CLK_AP_IIS0\t\t\t14\n#define CLK_AP_IIS1\t\t\t15\n#define CLK_AP_IIS2\t\t\t16\n#define CLK_AP_SIM\t\t\t17\n#define CLK_AP_CE\t\t\t18\n#define CLK_SDIO0_2X\t\t\t19\n#define CLK_SDIO1_2X\t\t\t20\n#define CLK_EMMC_2X\t\t\t21\n#define CLK_VSP\t\t\t\t22\n#define CLK_DISPC0\t\t\t23\n#define CLK_DISPC0_DPI\t\t\t24\n#define CLK_DSI_APB\t\t\t25\n#define CLK_DSI_RXESC\t\t\t26\n#define CLK_DSI_LANEBYTE\t\t27\n#define CLK_VDSP\t\t        28\n#define CLK_VDSP_M\t\t        29\n#define CLK_AP_CLK_NUM\t\t\t(CLK_VDSP_M + 1)\n\n#define CLK_DSI_EB\t\t\t0\n#define CLK_DISPC_EB\t\t\t1\n#define CLK_VSP_EB\t\t\t2\n#define CLK_VDMA_EB\t\t\t3\n#define CLK_DMA_PUB_EB\t\t\t4\n#define CLK_DMA_SEC_EB\t\t\t5\n#define CLK_IPI_EB\t\t\t6\n#define CLK_AHB_CKG_EB\t\t\t7\n#define CLK_BM_CLK_EB\t\t\t8\n#define CLK_AP_AHB_GATE_NUM\t\t(CLK_BM_CLK_EB + 1)\n\n#define CLK_AON_APB\t\t\t0\n#define CLK_ADI\t\t\t\t1\n#define CLK_AUX0\t\t\t2\n#define CLK_AUX1\t\t\t3\n#define CLK_AUX2\t\t\t4\n#define CLK_PROBE\t\t\t5\n#define CLK_PWM0\t\t\t6\n#define CLK_PWM1\t\t\t7\n#define CLK_PWM2\t\t\t8\n#define CLK_PWM3\t\t\t9\n#define CLK_EFUSE\t\t\t10\n#define CLK_UART0\t\t\t11\n#define CLK_UART1\t\t\t12\n#define CLK_THM0\t\t\t13\n#define CLK_THM1\t\t\t14\n#define CLK_THM2\t\t\t15\n#define CLK_THM3\t\t\t16\n#define CLK_AON_I2C\t\t\t17\n#define CLK_AON_IIS\t\t\t18\n#define CLK_SCC\t\t\t\t19\n#define CLK_APCPU_DAP\t\t\t20\n#define CLK_APCPU_DAP_MTCK\t\t21\n#define CLK_APCPU_TS\t\t\t22\n#define CLK_DEBUG_TS\t\t\t23\n#define CLK_DSI_TEST_S\t\t\t24\n#define CLK_DJTAG_TCK\t\t\t25\n#define CLK_DJTAG_TCK_HW\t\t26\n#define CLK_AON_TMR\t\t\t27\n#define CLK_AON_PMU\t\t\t28\n#define CLK_DEBOUNCE\t\t\t29\n#define CLK_APCPU_PMU\t\t\t30\n#define CLK_TOP_DVFS\t\t\t31\n#define CLK_OTG_UTMI\t\t\t32\n#define CLK_OTG_REF\t\t\t33\n#define CLK_CSSYS\t\t\t34\n#define CLK_CSSYS_PUB\t\t\t35\n#define CLK_CSSYS_APB\t\t\t36\n#define CLK_AP_AXI\t\t\t37\n#define CLK_AP_MM\t\t\t38\n#define CLK_SDIO2_2X\t\t\t39\n#define CLK_ANALOG_IO_APB\t\t40\n#define CLK_DMC_REF_CLK\t\t\t41\n#define CLK_EMC\t\t\t\t42\n#define CLK_USB\t\t\t\t43\n#define CLK_26M_PMU\t\t\t44\n#define CLK_AON_APB_NUM\t\t\t(CLK_26M_PMU + 1)\n\n#define CLK_MM_AHB\t\t\t0\n#define CLK_MM_MTX\t\t\t1\n#define CLK_SENSOR0\t\t\t2\n#define CLK_SENSOR1\t\t\t3\n#define CLK_SENSOR2\t\t\t4\n#define CLK_CPP\t\t\t\t5\n#define CLK_JPG\t\t\t\t6\n#define CLK_FD\t\t\t\t7\n#define CLK_DCAM_IF\t\t\t8\n#define CLK_DCAM_AXI\t\t\t9\n#define CLK_ISP\t\t\t\t10\n#define CLK_MIPI_CSI0\t\t\t11\n#define CLK_MIPI_CSI1\t\t\t12\n#define CLK_MIPI_CSI2\t\t\t13\n#define CLK_MM_CLK_NUM\t\t\t(CLK_MIPI_CSI2 + 1)\n\n#define CLK_RC100M_CAL_EB\t\t0\n#define CLK_DJTAG_TCK_EB\t\t1\n#define CLK_DJTAG_EB\t\t\t2\n#define CLK_AUX0_EB\t\t\t3\n#define CLK_AUX1_EB\t\t\t4\n#define CLK_AUX2_EB\t\t\t5\n#define CLK_PROBE_EB\t\t\t6\n#define CLK_MM_EB\t\t\t7\n#define CLK_GPU_EB\t\t\t8\n#define CLK_MSPI_EB\t\t\t9\n#define CLK_APCPU_DAP_EB\t\t10\n#define CLK_AON_CSSYS_EB\t\t11\n#define CLK_CSSYS_APB_EB\t\t12\n#define CLK_CSSYS_PUB_EB\t\t13\n#define CLK_SDPHY_CFG_EB\t\t14\n#define CLK_SDPHY_REF_EB\t\t15\n#define CLK_EFUSE_EB\t\t\t16\n#define CLK_GPIO_EB\t\t\t17\n#define CLK_MBOX_EB\t\t\t18\n#define CLK_KPD_EB\t\t\t19\n#define CLK_AON_SYST_EB\t\t\t20\n#define CLK_AP_SYST_EB\t\t\t21\n#define CLK_AON_TMR_EB\t\t\t22\n#define CLK_OTG_UTMI_EB\t\t\t23\n#define CLK_OTG_PHY_EB\t\t\t24\n#define CLK_SPLK_EB\t\t\t25\n#define CLK_PIN_EB\t\t\t26\n#define CLK_ANA_EB\t\t\t27\n#define CLK_APCPU_TS0_EB\t\t28\n#define CLK_APB_BUSMON_EB\t\t29\n#define CLK_AON_IIS_EB\t\t\t30\n#define CLK_SCC_EB\t\t\t31\n#define CLK_THM0_EB\t\t\t32\n#define CLK_THM1_EB\t\t\t33\n#define CLK_THM2_EB\t\t\t34\n#define CLK_ASIM_TOP_EB\t\t\t35\n#define CLK_I2C_EB\t\t\t36\n#define CLK_PMU_EB\t\t\t37\n#define CLK_ADI_EB\t\t\t38\n#define CLK_EIC_EB\t\t\t39\n#define CLK_AP_INTC0_EB\t\t\t40\n#define CLK_AP_INTC1_EB\t\t\t41\n#define CLK_AP_INTC2_EB\t\t\t42\n#define CLK_AP_INTC3_EB\t\t\t43\n#define CLK_AP_INTC4_EB\t\t\t44\n#define CLK_AP_INTC5_EB\t\t\t45\n#define CLK_AUDCP_INTC_EB\t\t46\n#define CLK_AP_TMR0_EB\t\t\t47\n#define CLK_AP_TMR1_EB\t\t\t48\n#define CLK_AP_TMR2_EB\t\t\t49\n#define CLK_PWM0_EB\t\t\t50\n#define CLK_PWM1_EB\t\t\t51\n#define CLK_PWM2_EB\t\t\t52\n#define CLK_PWM3_EB\t\t\t53\n#define CLK_AP_WDG_EB\t\t\t54\n#define CLK_APCPU_WDG_EB\t\t55\n#define CLK_SERDES_EB\t\t\t56\n#define CLK_ARCH_RTC_EB\t\t\t57\n#define CLK_KPD_RTC_EB\t\t\t58\n#define CLK_AON_SYST_RTC_EB\t\t59\n#define CLK_AP_SYST_RTC_EB\t\t60\n#define CLK_AON_TMR_RTC_EB\t\t61\n#define CLK_EIC_RTC_EB\t\t\t62\n#define CLK_EIC_RTCDV5_EB\t\t63\n#define CLK_AP_WDG_RTC_EB\t\t64\n#define CLK_AC_WDG_RTC_EB\t\t65\n#define CLK_AP_TMR0_RTC_EB\t\t66\n#define CLK_AP_TMR1_RTC_EB\t\t67\n#define CLK_AP_TMR2_RTC_EB\t\t68\n#define CLK_DCXO_LC_RTC_EB\t\t69\n#define CLK_BB_CAL_RTC_EB\t\t70\n#define CLK_AP_EMMC_RTC_EB\t\t71\n#define CLK_AP_SDIO0_RTC_EB\t\t72\n#define CLK_AP_SDIO1_RTC_EB\t\t73\n#define CLK_AP_SDIO2_RTC_EB\t\t74\n#define CLK_DSI_CSI_TEST_EB\t\t75\n#define CLK_DJTAG_TCK_EN\t\t76\n#define CLK_DPHY_REF_EB\t\t\t77\n#define CLK_DMC_REF_EB\t\t\t78\n#define CLK_OTG_REF_EB\t\t\t79\n#define CLK_TSEN_EB\t\t\t80\n#define CLK_TMR_EB\t\t\t81\n#define CLK_RC100M_REF_EB\t\t82\n#define CLK_RC100M_FDK_EB\t\t83\n#define CLK_DEBOUNCE_EB\t\t\t84\n#define CLK_DET_32K_EB\t\t\t85\n#define CLK_TOP_CSSYS_EB\t\t86\n#define CLK_AP_AXI_EN\t\t\t87\n#define CLK_SDIO0_2X_EN\t\t\t88\n#define CLK_SDIO0_1X_EN\t\t\t89\n#define CLK_SDIO1_2X_EN\t\t\t90\n#define CLK_SDIO1_1X_EN\t\t\t91\n#define CLK_SDIO2_2X_EN\t\t\t92\n#define CLK_SDIO2_1X_EN\t\t\t93\n#define CLK_EMMC_2X_EN\t\t\t94\n#define CLK_EMMC_1X_EN\t\t\t95\n#define CLK_PLL_TEST_EN\t\t\t96\n#define CLK_CPHY_CFG_EN\t\t\t97\n#define CLK_DEBUG_TS_EN\t\t\t98\n#define CLK_ACCESS_AUD_EN\t\t99\n#define CLK_AON_APB_GATE_NUM\t\t(CLK_ACCESS_AUD_EN + 1)\n\n#define CLK_MM_CPP_EB\t\t\t0\n#define CLK_MM_JPG_EB\t\t\t1\n#define CLK_MM_DCAM_EB\t\t\t2\n#define CLK_MM_ISP_EB\t\t\t3\n#define CLK_MM_CSI2_EB\t\t\t4\n#define CLK_MM_CSI1_EB\t\t\t5\n#define CLK_MM_CSI0_EB\t\t\t6\n#define CLK_MM_CKG_EB\t\t\t7\n#define CLK_ISP_AHB_EB\t\t\t8\n#define CLK_MM_DVFS_EB\t\t\t9\n#define CLK_MM_FD_EB\t\t\t10\n#define CLK_MM_SENSOR2_EB\t\t11\n#define CLK_MM_SENSOR1_EB\t\t12\n#define CLK_MM_SENSOR0_EB\t\t13\n#define CLK_MM_MIPI_CSI2_EB\t\t14\n#define CLK_MM_MIPI_CSI1_EB\t\t15\n#define CLK_MM_MIPI_CSI0_EB\t\t16\n#define CLK_DCAM_AXI_EB\t\t\t17\n#define CLK_ISP_AXI_EB\t\t\t18\n#define CLK_MM_CPHY_EB\t\t\t19\n#define CLK_MM_GATE_CLK_NUM\t\t(CLK_MM_CPHY_EB + 1)\n\n#define CLK_SIM0_EB\t\t\t0\n#define CLK_IIS0_EB\t\t\t1\n#define CLK_IIS1_EB\t\t\t2\n#define CLK_IIS2_EB\t\t\t3\n#define CLK_APB_REG_EB\t\t\t4\n#define CLK_SPI0_EB\t\t\t5\n#define CLK_SPI1_EB\t\t\t6\n#define CLK_SPI2_EB\t\t\t7\n#define CLK_SPI3_EB\t\t\t8\n#define CLK_I2C0_EB\t\t\t9\n#define CLK_I2C1_EB\t\t\t10\n#define CLK_I2C2_EB\t\t\t11\n#define CLK_I2C3_EB\t\t\t12\n#define CLK_I2C4_EB\t\t\t13\n#define CLK_UART0_EB\t\t\t14\n#define CLK_UART1_EB\t\t\t15\n#define CLK_UART2_EB\t\t\t16\n#define CLK_SIM0_32K_EB\t\t\t17\n#define CLK_SPI0_LFIN_EB\t\t18\n#define CLK_SPI1_LFIN_EB\t\t19\n#define CLK_SPI2_LFIN_EB\t\t20\n#define CLK_SPI3_LFIN_EB\t\t21\n#define CLK_SDIO0_EB\t\t\t22\n#define CLK_SDIO1_EB\t\t\t23\n#define CLK_SDIO2_EB\t\t\t24\n#define CLK_EMMC_EB\t\t\t25\n#define CLK_SDIO0_32K_EB\t\t26\n#define CLK_SDIO1_32K_EB\t\t27\n#define CLK_SDIO2_32K_EB\t\t28\n#define CLK_EMMC_32K_EB\t\t\t29\n#define CLK_AP_APB_GATE_NUM\t\t(CLK_EMMC_32K_EB + 1)\n\n#define CLK_GPU_CORE_EB\t\t\t0\n#define CLK_GPU_CORE\t\t\t1\n#define CLK_GPU_MEM_EB\t\t\t2\n#define CLK_GPU_MEM\t\t\t3\n#define CLK_GPU_SYS_EB\t\t\t4\n#define CLK_GPU_SYS\t\t\t5\n#define CLK_GPU_CLK_NUM\t\t\t(CLK_GPU_SYS + 1)\n\n#define CLK_AUDCP_IIS0_EB\t\t0\n#define CLK_AUDCP_IIS1_EB\t\t1\n#define CLK_AUDCP_IIS2_EB\t\t2\n#define CLK_AUDCP_UART_EB\t\t3\n#define CLK_AUDCP_DMA_CP_EB\t\t4\n#define CLK_AUDCP_DMA_AP_EB\t\t5\n#define CLK_AUDCP_SRC48K_EB\t\t6\n#define CLK_AUDCP_MCDT_EB\t\t7\n#define CLK_AUDCP_VBCIFD_EB\t\t8\n#define CLK_AUDCP_VBC_EB\t\t9\n#define CLK_AUDCP_SPLK_EB\t\t10\n#define CLK_AUDCP_ICU_EB\t\t11\n#define CLK_AUDCP_DMA_AP_ASHB_EB\t12\n#define CLK_AUDCP_DMA_CP_ASHB_EB\t13\n#define CLK_AUDCP_AUD_EB\t\t14\n#define CLK_AUDCP_VBC_24M_EB\t\t15\n#define CLK_AUDCP_TMR_26M_EB\t\t16\n#define CLK_AUDCP_DVFS_ASHB_EB\t\t17\n#define CLK_AUDCP_AHB_GATE_NUM\t\t(CLK_AUDCP_DVFS_ASHB_EB + 1)\n\n#define CLK_AUDCP_WDG_EB\t\t0\n#define CLK_AUDCP_RTC_WDG_EB\t\t1\n#define CLK_AUDCP_TMR0_EB\t\t2\n#define CLK_AUDCP_TMR1_EB\t\t3\n#define CLK_AUDCP_APB_GATE_NUM\t\t(CLK_AUDCP_TMR1_EB + 1)\n\n#define CLK_ACORE0\t\t\t0\n#define CLK_ACORE1\t\t\t1\n#define CLK_ACORE2\t\t\t2\n#define CLK_ACORE3\t\t\t3\n#define CLK_ACORE4\t\t\t4\n#define CLK_ACORE5\t\t\t5\n#define CLK_PCORE0\t\t\t6\n#define CLK_PCORE1\t\t\t7\n#define CLK_SCU\t\t\t\t8\n#define CLK_ACE\t\t\t\t9\n#define CLK_PERIPH\t\t\t10\n#define CLK_GIC\t\t\t\t11\n#define CLK_ATB\t\t\t\t12\n#define CLK_DEBUG_APB\t\t\t13\n#define CLK_APCPU_SEC_NUM\t\t(CLK_DEBUG_APB + 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}