read_verilog ../top.v
proc
synth -top top
extract_fa -ha -v
synth -top top
write_verilog synth.v
