
shareAPIsBetweenApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .myBufBlockRAM 00000004  20008c00  20008c00  00006c00  2**2
                  ALLOC
  2 .API_SHARED   0000000c  08018000  08018000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         0000301c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .mysection    00000060  0801800c  0801800c  0000600c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .rodata       0000009c  080030d4  080030d4  000040d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .ARM.extab    00000000  08003170  08003170  0000606c  2**0
                  CONTENTS
  7 .ARM          00000000  08003170  08003170  0000606c  2**0
                  CONTENTS
  8 .preinit_array 00000000  08003170  08003170  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .init_array   00000004  08003170  08003170  00004170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .fini_array   00000004  08003174  08003174  00004174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .data         00000068  20000000  08003178  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00000200  20000068  080031e0  00005068  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000268  080031e0  00005268  2**0
                  ALLOC
 14 .ARM.attributes 00000028  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 15 .debug_info   0000ad22  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001d18  00000000  00000000  00010db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000008a0  00000000  00000000  00012ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000696  00000000  00000000  00013370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00015e3c  00000000  00000000  00013a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0000b90d  00000000  00000000  00029842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00085c19  00000000  00000000  0003514f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  000bad68  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00002394  00000000  00000000  000badac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000006c  00000000  00000000  000bd140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000068 	.word	0x20000068
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080030bc 	.word	0x080030bc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000006c 	.word	0x2000006c
 80000fc:	080030bc 	.word	0x080030bc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <_write>:
		TurnOn,
		TurnOff

};

int _write(int file, char *ptr, int len){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b086      	sub	sp, #24
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	60f8      	str	r0, [r7, #12]
 80003f4:	60b9      	str	r1, [r7, #8]
 80003f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++){
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]
 80003fc:	e00a      	b.n	8000414 <_write+0x28>
		HAL_UART_Transmit(&huart2, (uint8_t *)ptr++, 1, 100);
 80003fe:	68b9      	ldr	r1, [r7, #8]
 8000400:	1c4b      	adds	r3, r1, #1
 8000402:	60bb      	str	r3, [r7, #8]
 8000404:	4808      	ldr	r0, [pc, #32]	@ (8000428 <_write+0x3c>)
 8000406:	2364      	movs	r3, #100	@ 0x64
 8000408:	2201      	movs	r2, #1
 800040a:	f001 fbdd 	bl	8001bc8 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++){
 800040e:	697b      	ldr	r3, [r7, #20]
 8000410:	3301      	adds	r3, #1
 8000412:	617b      	str	r3, [r7, #20]
 8000414:	697a      	ldr	r2, [r7, #20]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	429a      	cmp	r2, r3
 800041a:	dbf0      	blt.n	80003fe <_write+0x12>
	}

	return len;
 800041c:	687b      	ldr	r3, [r7, #4]
}
 800041e:	0018      	movs	r0, r3
 8000420:	46bd      	mov	sp, r7
 8000422:	b006      	add	sp, #24
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	20000084 	.word	0x20000084

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000430:	f000 fa5c 	bl	80008ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000434:	f000 f806 	bl	8000444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000438:	f000 f89a 	bl	8000570 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800043c:	f000 f84a 	bl	80004d4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000440:	46c0      	nop			@ (mov r8, r8)
 8000442:	e7fd      	b.n	8000440 <main+0x14>

08000444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000444:	b590      	push	{r4, r7, lr}
 8000446:	b093      	sub	sp, #76	@ 0x4c
 8000448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800044a:	2414      	movs	r4, #20
 800044c:	193b      	adds	r3, r7, r4
 800044e:	0018      	movs	r0, r3
 8000450:	2334      	movs	r3, #52	@ 0x34
 8000452:	001a      	movs	r2, r3
 8000454:	2100      	movs	r1, #0
 8000456:	f002 fb5d 	bl	8002b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800045a:	1d3b      	adds	r3, r7, #4
 800045c:	0018      	movs	r0, r3
 800045e:	2310      	movs	r3, #16
 8000460:	001a      	movs	r2, r3
 8000462:	2100      	movs	r1, #0
 8000464:	f002 fb56 	bl	8002b14 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000468:	2380      	movs	r3, #128	@ 0x80
 800046a:	009b      	lsls	r3, r3, #2
 800046c:	0018      	movs	r0, r3
 800046e:	f000 fd1b 	bl	8000ea8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000472:	193b      	adds	r3, r7, r4
 8000474:	2202      	movs	r2, #2
 8000476:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000478:	193b      	adds	r3, r7, r4
 800047a:	2280      	movs	r2, #128	@ 0x80
 800047c:	0052      	lsls	r2, r2, #1
 800047e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000480:	193b      	adds	r3, r7, r4
 8000482:	2200      	movs	r2, #0
 8000484:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000486:	193b      	adds	r3, r7, r4
 8000488:	2240      	movs	r2, #64	@ 0x40
 800048a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800048c:	193b      	adds	r3, r7, r4
 800048e:	2200      	movs	r2, #0
 8000490:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000492:	193b      	adds	r3, r7, r4
 8000494:	0018      	movs	r0, r3
 8000496:	f000 fd53 	bl	8000f40 <HAL_RCC_OscConfig>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800049e:	f000 f8d3 	bl	8000648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2207      	movs	r2, #7
 80004a6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	2200      	movs	r2, #0
 80004ac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ae:	1d3b      	adds	r3, r7, #4
 80004b0:	2200      	movs	r2, #0
 80004b2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2200      	movs	r2, #0
 80004b8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	2100      	movs	r1, #0
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 f84e 	bl	8001560 <HAL_RCC_ClockConfig>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80004c8:	f000 f8be 	bl	8000648 <Error_Handler>
  }
}
 80004cc:	46c0      	nop			@ (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b013      	add	sp, #76	@ 0x4c
 80004d2:	bd90      	pop	{r4, r7, pc}

080004d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004d8:	4b23      	ldr	r3, [pc, #140]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004da:	4a24      	ldr	r2, [pc, #144]	@ (800056c <MX_USART2_UART_Init+0x98>)
 80004dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004de:	4b22      	ldr	r3, [pc, #136]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004e0:	22e1      	movs	r2, #225	@ 0xe1
 80004e2:	0252      	lsls	r2, r2, #9
 80004e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 80004e6:	4b20      	ldr	r3, [pc, #128]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004e8:	2280      	movs	r2, #128	@ 0x80
 80004ea:	0552      	lsls	r2, r2, #21
 80004ec:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 80004fc:	220c      	movs	r2, #12
 80004fe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000500:	4b19      	ldr	r3, [pc, #100]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000502:	2200      	movs	r2, #0
 8000504:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000506:	4b18      	ldr	r3, [pc, #96]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000508:	2200      	movs	r2, #0
 800050a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800050c:	4b16      	ldr	r3, [pc, #88]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 800050e:	2200      	movs	r2, #0
 8000510:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000512:	4b15      	ldr	r3, [pc, #84]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000514:	2200      	movs	r2, #0
 8000516:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000518:	4b13      	ldr	r3, [pc, #76]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 800051a:	2200      	movs	r2, #0
 800051c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800051e:	4b12      	ldr	r3, [pc, #72]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000520:	0018      	movs	r0, r3
 8000522:	f001 fafb 	bl	8001b1c <HAL_UART_Init>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800052a:	f000 f88d 	bl	8000648 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800052e:	4b0e      	ldr	r3, [pc, #56]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000530:	2100      	movs	r1, #0
 8000532:	0018      	movs	r0, r3
 8000534:	f001 fffe 	bl	8002534 <HAL_UARTEx_SetTxFifoThreshold>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800053c:	f000 f884 	bl	8000648 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000540:	4b09      	ldr	r3, [pc, #36]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000542:	2100      	movs	r1, #0
 8000544:	0018      	movs	r0, r3
 8000546:	f002 f835 	bl	80025b4 <HAL_UARTEx_SetRxFifoThreshold>
 800054a:	1e03      	subs	r3, r0, #0
 800054c:	d001      	beq.n	8000552 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800054e:	f000 f87b 	bl	8000648 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000552:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <MX_USART2_UART_Init+0x94>)
 8000554:	0018      	movs	r0, r3
 8000556:	f001 ffb3 	bl	80024c0 <HAL_UARTEx_DisableFifoMode>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800055e:	f000 f873 	bl	8000648 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000084 	.word	0x20000084
 800056c:	40004400 	.word	0x40004400

08000570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b089      	sub	sp, #36	@ 0x24
 8000574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	240c      	movs	r4, #12
 8000578:	193b      	adds	r3, r7, r4
 800057a:	0018      	movs	r0, r3
 800057c:	2314      	movs	r3, #20
 800057e:	001a      	movs	r2, r3
 8000580:	2100      	movs	r1, #0
 8000582:	f002 fac7 	bl	8002b14 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000586:	4b21      	ldr	r3, [pc, #132]	@ (800060c <MX_GPIO_Init+0x9c>)
 8000588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800058a:	4b20      	ldr	r3, [pc, #128]	@ (800060c <MX_GPIO_Init+0x9c>)
 800058c:	2104      	movs	r1, #4
 800058e:	430a      	orrs	r2, r1
 8000590:	635a      	str	r2, [r3, #52]	@ 0x34
 8000592:	4b1e      	ldr	r3, [pc, #120]	@ (800060c <MX_GPIO_Init+0x9c>)
 8000594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000596:	2204      	movs	r2, #4
 8000598:	4013      	ands	r3, r2
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800059e:	4b1b      	ldr	r3, [pc, #108]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005a2:	4b1a      	ldr	r3, [pc, #104]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005a4:	2120      	movs	r1, #32
 80005a6:	430a      	orrs	r2, r1
 80005a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005aa:	4b18      	ldr	r3, [pc, #96]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005ae:	2220      	movs	r2, #32
 80005b0:	4013      	ands	r3, r2
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b15      	ldr	r3, [pc, #84]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ba:	4b14      	ldr	r3, [pc, #80]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005bc:	2101      	movs	r1, #1
 80005be:	430a      	orrs	r2, r1
 80005c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005c2:	4b12      	ldr	r3, [pc, #72]	@ (800060c <MX_GPIO_Init+0x9c>)
 80005c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005c6:	2201      	movs	r2, #1
 80005c8:	4013      	ands	r3, r2
 80005ca:	603b      	str	r3, [r7, #0]
 80005cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80005ce:	23a0      	movs	r3, #160	@ 0xa0
 80005d0:	05db      	lsls	r3, r3, #23
 80005d2:	2200      	movs	r2, #0
 80005d4:	2120      	movs	r1, #32
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 fc2e 	bl	8000e38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80005dc:	0021      	movs	r1, r4
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2220      	movs	r2, #32
 80005e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2201      	movs	r2, #1
 80005e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2202      	movs	r2, #2
 80005f4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80005f6:	187a      	adds	r2, r7, r1
 80005f8:	23a0      	movs	r3, #160	@ 0xa0
 80005fa:	05db      	lsls	r3, r3, #23
 80005fc:	0011      	movs	r1, r2
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 fab6 	bl	8000b70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000604:	46c0      	nop			@ (mov r8, r8)
 8000606:	46bd      	mov	sp, r7
 8000608:	b009      	add	sp, #36	@ 0x24
 800060a:	bd90      	pop	{r4, r7, pc}
 800060c:	40021000 	.word	0x40021000

08000610 <HAL_IncTick>:

/* USER CODE BEGIN 4 */
void HAL_IncTick(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
	myTick += (uint32_t)uwTickFreq;
 8000614:	4b05      	ldr	r3, [pc, #20]	@ (800062c <HAL_IncTick+0x1c>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	001a      	movs	r2, r3
 800061a:	4b05      	ldr	r3, [pc, #20]	@ (8000630 <HAL_IncTick+0x20>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	18d2      	adds	r2, r2, r3
 8000620:	4b03      	ldr	r3, [pc, #12]	@ (8000630 <HAL_IncTick+0x20>)
 8000622:	601a      	str	r2, [r3, #0]
}
 8000624:	46c0      	nop			@ (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	20000008 	.word	0x20000008
 8000630:	20008c00 	.word	0x20008c00

08000634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  return myTick;
 8000638:	4b02      	ldr	r3, [pc, #8]	@ (8000644 <HAL_GetTick+0x10>)
 800063a:	681b      	ldr	r3, [r3, #0]
}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	20008c00 	.word	0x20008c00

08000648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800064c:	b672      	cpsid	i
}
 800064e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000650:	46c0      	nop			@ (mov r8, r8)
 8000652:	e7fd      	b.n	8000650 <Error_Handler+0x8>

08000654 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800065a:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <HAL_MspInit+0x44>)
 800065c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <HAL_MspInit+0x44>)
 8000660:	2101      	movs	r1, #1
 8000662:	430a      	orrs	r2, r1
 8000664:	641a      	str	r2, [r3, #64]	@ 0x40
 8000666:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <HAL_MspInit+0x44>)
 8000668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800066a:	2201      	movs	r2, #1
 800066c:	4013      	ands	r3, r2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000672:	4b09      	ldr	r3, [pc, #36]	@ (8000698 <HAL_MspInit+0x44>)
 8000674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <HAL_MspInit+0x44>)
 8000678:	2180      	movs	r1, #128	@ 0x80
 800067a:	0549      	lsls	r1, r1, #21
 800067c:	430a      	orrs	r2, r1
 800067e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <HAL_MspInit+0x44>)
 8000682:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000684:	2380      	movs	r3, #128	@ 0x80
 8000686:	055b      	lsls	r3, r3, #21
 8000688:	4013      	ands	r3, r2
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	b002      	add	sp, #8
 8000694:	bd80      	pop	{r7, pc}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	40021000 	.word	0x40021000

0800069c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b091      	sub	sp, #68	@ 0x44
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a4:	232c      	movs	r3, #44	@ 0x2c
 80006a6:	18fb      	adds	r3, r7, r3
 80006a8:	0018      	movs	r0, r3
 80006aa:	2314      	movs	r3, #20
 80006ac:	001a      	movs	r2, r3
 80006ae:	2100      	movs	r1, #0
 80006b0:	f002 fa30 	bl	8002b14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b4:	2410      	movs	r4, #16
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	0018      	movs	r0, r3
 80006ba:	231c      	movs	r3, #28
 80006bc:	001a      	movs	r2, r3
 80006be:	2100      	movs	r1, #0
 80006c0:	f002 fa28 	bl	8002b14 <memset>
  if(huart->Instance==USART2)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a22      	ldr	r2, [pc, #136]	@ (8000754 <HAL_UART_MspInit+0xb8>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d13e      	bne.n	800074c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	2202      	movs	r2, #2
 80006d2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	0018      	movs	r0, r3
 80006de:	f001 f8e9 	bl	80018b4 <HAL_RCCEx_PeriphCLKConfig>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d001      	beq.n	80006ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80006e6:	f7ff ffaf 	bl	8000648 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 80006ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 80006f0:	2180      	movs	r1, #128	@ 0x80
 80006f2:	0289      	lsls	r1, r1, #10
 80006f4:	430a      	orrs	r2, r1
 80006f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80006f8:	4b17      	ldr	r3, [pc, #92]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 80006fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006fc:	2380      	movs	r3, #128	@ 0x80
 80006fe:	029b      	lsls	r3, r3, #10
 8000700:	4013      	ands	r3, r2
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b14      	ldr	r3, [pc, #80]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 8000708:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800070a:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 800070c:	2101      	movs	r1, #1
 800070e:	430a      	orrs	r2, r1
 8000710:	635a      	str	r2, [r3, #52]	@ 0x34
 8000712:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <HAL_UART_MspInit+0xbc>)
 8000714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000716:	2201      	movs	r2, #1
 8000718:	4013      	ands	r3, r2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800071e:	212c      	movs	r1, #44	@ 0x2c
 8000720:	187b      	adds	r3, r7, r1
 8000722:	220c      	movs	r2, #12
 8000724:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2202      	movs	r2, #2
 800072a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800072c:	187b      	adds	r3, r7, r1
 800072e:	2201      	movs	r2, #1
 8000730:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000732:	187b      	adds	r3, r7, r1
 8000734:	2200      	movs	r2, #0
 8000736:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2201      	movs	r2, #1
 800073c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073e:	187a      	adds	r2, r7, r1
 8000740:	23a0      	movs	r3, #160	@ 0xa0
 8000742:	05db      	lsls	r3, r3, #23
 8000744:	0011      	movs	r1, r2
 8000746:	0018      	movs	r0, r3
 8000748:	f000 fa12 	bl	8000b70 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800074c:	46c0      	nop			@ (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	b011      	add	sp, #68	@ 0x44
 8000752:	bd90      	pop	{r4, r7, pc}
 8000754:	40004400 	.word	0x40004400
 8000758:	40021000 	.word	0x40021000

0800075c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000760:	46c0      	nop			@ (mov r8, r8)
 8000762:	e7fd      	b.n	8000760 <NMI_Handler+0x4>

08000764 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	e7fd      	b.n	8000768 <HardFault_Handler+0x4>

0800076c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000784:	f7ff ff44 	bl	8000610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b086      	sub	sp, #24
 8000792:	af00      	add	r7, sp, #0
 8000794:	60f8      	str	r0, [r7, #12]
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	e00a      	b.n	80007b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007a0:	e000      	b.n	80007a4 <_read+0x16>
 80007a2:	bf00      	nop
 80007a4:	0001      	movs	r1, r0
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	60ba      	str	r2, [r7, #8]
 80007ac:	b2ca      	uxtb	r2, r1
 80007ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	3301      	adds	r3, #1
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	697a      	ldr	r2, [r7, #20]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	dbf0      	blt.n	80007a0 <_read+0x12>
  }

  return len;
 80007be:	687b      	ldr	r3, [r7, #4]
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b006      	add	sp, #24
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007d0:	2301      	movs	r3, #1
 80007d2:	425b      	negs	r3, r3
}
 80007d4:	0018      	movs	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b002      	add	sp, #8
 80007da:	bd80      	pop	{r7, pc}

080007dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	2280      	movs	r2, #128	@ 0x80
 80007ea:	0192      	lsls	r2, r2, #6
 80007ec:	605a      	str	r2, [r3, #4]
  return 0;
 80007ee:	2300      	movs	r3, #0
}
 80007f0:	0018      	movs	r0, r3
 80007f2:	46bd      	mov	sp, r7
 80007f4:	b002      	add	sp, #8
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <_isatty>:

int _isatty(int file)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000800:	2301      	movs	r3, #1
}
 8000802:	0018      	movs	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}

0800080a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	b084      	sub	sp, #16
 800080e:	af00      	add	r7, sp, #0
 8000810:	60f8      	str	r0, [r7, #12]
 8000812:	60b9      	str	r1, [r7, #8]
 8000814:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000816:	2300      	movs	r3, #0
}
 8000818:	0018      	movs	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	b004      	add	sp, #16
 800081e:	bd80      	pop	{r7, pc}

08000820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000828:	4a14      	ldr	r2, [pc, #80]	@ (800087c <_sbrk+0x5c>)
 800082a:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <_sbrk+0x60>)
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d102      	bne.n	8000842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <_sbrk+0x64>)
 800083e:	4a12      	ldr	r2, [pc, #72]	@ (8000888 <_sbrk+0x68>)
 8000840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	18d3      	adds	r3, r2, r3
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	429a      	cmp	r2, r3
 800084e:	d207      	bcs.n	8000860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000850:	f002 f9b6 	bl	8002bc0 <__errno>
 8000854:	0003      	movs	r3, r0
 8000856:	220c      	movs	r2, #12
 8000858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800085a:	2301      	movs	r3, #1
 800085c:	425b      	negs	r3, r3
 800085e:	e009      	b.n	8000874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000860:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000866:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <_sbrk+0x64>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	18d2      	adds	r2, r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <_sbrk+0x64>)
 8000870:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000872:	68fb      	ldr	r3, [r7, #12]
}
 8000874:	0018      	movs	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	b006      	add	sp, #24
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20008c00 	.word	0x20008c00
 8000880:	00000400 	.word	0x00000400
 8000884:	20000118 	.word	0x20000118
 8000888:	20000268 	.word	0x20000268

0800088c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000890:	46c0      	nop			@ (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000898:	480d      	ldr	r0, [pc, #52]	@ (80008d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800089a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800089c:	f7ff fff6 	bl	800088c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008a0:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008a2:	490d      	ldr	r1, [pc, #52]	@ (80008d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008a4:	4a0d      	ldr	r2, [pc, #52]	@ (80008dc <LoopForever+0xe>)
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a8:	e002      	b.n	80008b0 <LoopCopyDataInit>

080008aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ae:	3304      	adds	r3, #4

080008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b4:	d3f9      	bcc.n	80008aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b6:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b8:	4c0a      	ldr	r4, [pc, #40]	@ (80008e4 <LoopForever+0x16>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008bc:	e001      	b.n	80008c2 <LoopFillZerobss>

080008be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008c0:	3204      	adds	r2, #4

080008c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c4:	d3fb      	bcc.n	80008be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008c6:	f002 f981 	bl	8002bcc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80008ca:	f7ff fdaf 	bl	800042c <main>

080008ce <LoopForever>:

LoopForever:
  b LoopForever
 80008ce:	e7fe      	b.n	80008ce <LoopForever>
  ldr   r0, =_estack
 80008d0:	20008c00 	.word	0x20008c00
  ldr r0, =_sdata
 80008d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80008dc:	08003178 	.word	0x08003178
  ldr r2, =_sbss
 80008e0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80008e4:	20000268 	.word	0x20000268

080008e8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008e8:	e7fe      	b.n	80008e8 <ADC1_IRQHandler>
	...

080008ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	2200      	movs	r2, #0
 80008f6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000928 <HAL_Init+0x3c>)
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <HAL_Init+0x3c>)
 80008fe:	2180      	movs	r1, #128	@ 0x80
 8000900:	0049      	lsls	r1, r1, #1
 8000902:	430a      	orrs	r2, r1
 8000904:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000906:	2000      	movs	r0, #0
 8000908:	f000 f810 	bl	800092c <HAL_InitTick>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d003      	beq.n	8000918 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000910:	1dfb      	adds	r3, r7, #7
 8000912:	2201      	movs	r2, #1
 8000914:	701a      	strb	r2, [r3, #0]
 8000916:	e001      	b.n	800091c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000918:	f7ff fe9c 	bl	8000654 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800091c:	1dfb      	adds	r3, r7, #7
 800091e:	781b      	ldrb	r3, [r3, #0]
}
 8000920:	0018      	movs	r0, r3
 8000922:	46bd      	mov	sp, r7
 8000924:	b002      	add	sp, #8
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40022000 	.word	0x40022000

0800092c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000934:	230f      	movs	r3, #15
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	2200      	movs	r2, #0
 800093a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800093c:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <HAL_InitTick+0x88>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d02b      	beq.n	800099c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <HAL_InitTick+0x8c>)
 8000946:	681c      	ldr	r4, [r3, #0]
 8000948:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <HAL_InitTick+0x88>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	0019      	movs	r1, r3
 800094e:	23fa      	movs	r3, #250	@ 0xfa
 8000950:	0098      	lsls	r0, r3, #2
 8000952:	f7ff fbd5 	bl	8000100 <__udivsi3>
 8000956:	0003      	movs	r3, r0
 8000958:	0019      	movs	r1, r3
 800095a:	0020      	movs	r0, r4
 800095c:	f7ff fbd0 	bl	8000100 <__udivsi3>
 8000960:	0003      	movs	r3, r0
 8000962:	0018      	movs	r0, r3
 8000964:	f000 f8f7 	bl	8000b56 <HAL_SYSTICK_Config>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d112      	bne.n	8000992 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2b03      	cmp	r3, #3
 8000970:	d80a      	bhi.n	8000988 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	2301      	movs	r3, #1
 8000976:	425b      	negs	r3, r3
 8000978:	2200      	movs	r2, #0
 800097a:	0018      	movs	r0, r3
 800097c:	f000 f8d6 	bl	8000b2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000980:	4b0e      	ldr	r3, [pc, #56]	@ (80009bc <HAL_InitTick+0x90>)
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	e00d      	b.n	80009a4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000988:	230f      	movs	r3, #15
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	2201      	movs	r2, #1
 800098e:	701a      	strb	r2, [r3, #0]
 8000990:	e008      	b.n	80009a4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000992:	230f      	movs	r3, #15
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	2201      	movs	r2, #1
 8000998:	701a      	strb	r2, [r3, #0]
 800099a:	e003      	b.n	80009a4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800099c:	230f      	movs	r3, #15
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80009a4:	230f      	movs	r3, #15
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	781b      	ldrb	r3, [r3, #0]
}
 80009aa:	0018      	movs	r0, r3
 80009ac:	46bd      	mov	sp, r7
 80009ae:	b005      	add	sp, #20
 80009b0:	bd90      	pop	{r4, r7, pc}
 80009b2:	46c0      	nop			@ (mov r8, r8)
 80009b4:	20000008 	.word	0x20000008
 80009b8:	20000000 	.word	0x20000000
 80009bc:	20000004 	.word	0x20000004

080009c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009c8:	f7ff fe34 	bl	8000634 <HAL_GetTick>
 80009cc:	0003      	movs	r3, r0
 80009ce:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	3301      	adds	r3, #1
 80009d8:	d005      	beq.n	80009e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009da:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <HAL_Delay+0x44>)
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	001a      	movs	r2, r3
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	189b      	adds	r3, r3, r2
 80009e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	f7ff fe24 	bl	8000634 <HAL_GetTick>
 80009ec:	0002      	movs	r2, r0
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d8f7      	bhi.n	80009e8 <HAL_Delay+0x28>
  {
  }
}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b004      	add	sp, #16
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	20000008 	.word	0x20000008

08000a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	0002      	movs	r2, r0
 8000a10:	6039      	str	r1, [r7, #0]
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a16:	1dfb      	adds	r3, r7, #7
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a1c:	d828      	bhi.n	8000a70 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000adc <__NVIC_SetPriority+0xd4>)
 8000a20:	1dfb      	adds	r3, r7, #7
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	b25b      	sxtb	r3, r3
 8000a26:	089b      	lsrs	r3, r3, #2
 8000a28:	33c0      	adds	r3, #192	@ 0xc0
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	589b      	ldr	r3, [r3, r2]
 8000a2e:	1dfa      	adds	r2, r7, #7
 8000a30:	7812      	ldrb	r2, [r2, #0]
 8000a32:	0011      	movs	r1, r2
 8000a34:	2203      	movs	r2, #3
 8000a36:	400a      	ands	r2, r1
 8000a38:	00d2      	lsls	r2, r2, #3
 8000a3a:	21ff      	movs	r1, #255	@ 0xff
 8000a3c:	4091      	lsls	r1, r2
 8000a3e:	000a      	movs	r2, r1
 8000a40:	43d2      	mvns	r2, r2
 8000a42:	401a      	ands	r2, r3
 8000a44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	019b      	lsls	r3, r3, #6
 8000a4a:	22ff      	movs	r2, #255	@ 0xff
 8000a4c:	401a      	ands	r2, r3
 8000a4e:	1dfb      	adds	r3, r7, #7
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	0018      	movs	r0, r3
 8000a54:	2303      	movs	r3, #3
 8000a56:	4003      	ands	r3, r0
 8000a58:	00db      	lsls	r3, r3, #3
 8000a5a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a5c:	481f      	ldr	r0, [pc, #124]	@ (8000adc <__NVIC_SetPriority+0xd4>)
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	430a      	orrs	r2, r1
 8000a68:	33c0      	adds	r3, #192	@ 0xc0
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a6e:	e031      	b.n	8000ad4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a70:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae0 <__NVIC_SetPriority+0xd8>)
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	0019      	movs	r1, r3
 8000a78:	230f      	movs	r3, #15
 8000a7a:	400b      	ands	r3, r1
 8000a7c:	3b08      	subs	r3, #8
 8000a7e:	089b      	lsrs	r3, r3, #2
 8000a80:	3306      	adds	r3, #6
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	18d3      	adds	r3, r2, r3
 8000a86:	3304      	adds	r3, #4
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1dfa      	adds	r2, r7, #7
 8000a8c:	7812      	ldrb	r2, [r2, #0]
 8000a8e:	0011      	movs	r1, r2
 8000a90:	2203      	movs	r2, #3
 8000a92:	400a      	ands	r2, r1
 8000a94:	00d2      	lsls	r2, r2, #3
 8000a96:	21ff      	movs	r1, #255	@ 0xff
 8000a98:	4091      	lsls	r1, r2
 8000a9a:	000a      	movs	r2, r1
 8000a9c:	43d2      	mvns	r2, r2
 8000a9e:	401a      	ands	r2, r3
 8000aa0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	019b      	lsls	r3, r3, #6
 8000aa6:	22ff      	movs	r2, #255	@ 0xff
 8000aa8:	401a      	ands	r2, r3
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	0018      	movs	r0, r3
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	4003      	ands	r3, r0
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <__NVIC_SetPriority+0xd8>)
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	001c      	movs	r4, r3
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	4023      	ands	r3, r4
 8000ac4:	3b08      	subs	r3, #8
 8000ac6:	089b      	lsrs	r3, r3, #2
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	3306      	adds	r3, #6
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	18c3      	adds	r3, r0, r3
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b003      	add	sp, #12
 8000ada:	bd90      	pop	{r4, r7, pc}
 8000adc:	e000e100 	.word	0xe000e100
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	1e5a      	subs	r2, r3, #1
 8000af0:	2380      	movs	r3, #128	@ 0x80
 8000af2:	045b      	lsls	r3, r3, #17
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d301      	bcc.n	8000afc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000af8:	2301      	movs	r3, #1
 8000afa:	e010      	b.n	8000b1e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <SysTick_Config+0x44>)
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	3a01      	subs	r2, #1
 8000b02:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b04:	2301      	movs	r3, #1
 8000b06:	425b      	negs	r3, r3
 8000b08:	2103      	movs	r1, #3
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f7ff ff7c 	bl	8000a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b10:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <SysTick_Config+0x44>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b16:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <SysTick_Config+0x44>)
 8000b18:	2207      	movs	r2, #7
 8000b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	0018      	movs	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b002      	add	sp, #8
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	e000e010 	.word	0xe000e010

08000b2c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60b9      	str	r1, [r7, #8]
 8000b34:	607a      	str	r2, [r7, #4]
 8000b36:	210f      	movs	r1, #15
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	1c02      	adds	r2, r0, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	0011      	movs	r1, r2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f7ff ff5d 	bl	8000a08 <__NVIC_SetPriority>
}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b004      	add	sp, #16
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b082      	sub	sp, #8
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	0018      	movs	r0, r3
 8000b62:	f7ff ffbf 	bl	8000ae4 <SysTick_Config>
 8000b66:	0003      	movs	r3, r0
}
 8000b68:	0018      	movs	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b002      	add	sp, #8
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b7e:	e147      	b.n	8000e10 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2101      	movs	r1, #1
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	4091      	lsls	r1, r2
 8000b8a:	000a      	movs	r2, r1
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d100      	bne.n	8000b98 <HAL_GPIO_Init+0x28>
 8000b96:	e138      	b.n	8000e0a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	2203      	movs	r2, #3
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d005      	beq.n	8000bb0 <HAL_GPIO_Init+0x40>
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	2203      	movs	r2, #3
 8000baa:	4013      	ands	r3, r2
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d130      	bne.n	8000c12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	2203      	movs	r2, #3
 8000bbc:	409a      	lsls	r2, r3
 8000bbe:	0013      	movs	r3, r2
 8000bc0:	43da      	mvns	r2, r3
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	68da      	ldr	r2, [r3, #12]
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	005b      	lsls	r3, r3, #1
 8000bd0:	409a      	lsls	r2, r3
 8000bd2:	0013      	movs	r3, r2
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000be6:	2201      	movs	r2, #1
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	409a      	lsls	r2, r3
 8000bec:	0013      	movs	r3, r2
 8000bee:	43da      	mvns	r2, r3
 8000bf0:	693b      	ldr	r3, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	091b      	lsrs	r3, r3, #4
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	401a      	ands	r2, r3
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	409a      	lsls	r2, r3
 8000c04:	0013      	movs	r3, r2
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	2203      	movs	r2, #3
 8000c18:	4013      	ands	r3, r2
 8000c1a:	2b03      	cmp	r3, #3
 8000c1c:	d017      	beq.n	8000c4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	68db      	ldr	r3, [r3, #12]
 8000c22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	2203      	movs	r2, #3
 8000c2a:	409a      	lsls	r2, r3
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	43da      	mvns	r2, r3
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	4013      	ands	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	689a      	ldr	r2, [r3, #8]
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	409a      	lsls	r2, r3
 8000c40:	0013      	movs	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	2203      	movs	r2, #3
 8000c54:	4013      	ands	r3, r2
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d123      	bne.n	8000ca2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	08da      	lsrs	r2, r3, #3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3208      	adds	r2, #8
 8000c62:	0092      	lsls	r2, r2, #2
 8000c64:	58d3      	ldr	r3, [r2, r3]
 8000c66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	220f      	movs	r2, #15
 8000c72:	409a      	lsls	r2, r3
 8000c74:	0013      	movs	r3, r2
 8000c76:	43da      	mvns	r2, r3
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	691a      	ldr	r2, [r3, #16]
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2107      	movs	r1, #7
 8000c86:	400b      	ands	r3, r1
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	409a      	lsls	r2, r3
 8000c8c:	0013      	movs	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	08da      	lsrs	r2, r3, #3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3208      	adds	r2, #8
 8000c9c:	0092      	lsls	r2, r2, #2
 8000c9e:	6939      	ldr	r1, [r7, #16]
 8000ca0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	2203      	movs	r2, #3
 8000cae:	409a      	lsls	r2, r3
 8000cb0:	0013      	movs	r3, r2
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	401a      	ands	r2, r3
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	409a      	lsls	r2, r3
 8000cc8:	0013      	movs	r3, r2
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	23c0      	movs	r3, #192	@ 0xc0
 8000cdc:	029b      	lsls	r3, r3, #10
 8000cde:	4013      	ands	r3, r2
 8000ce0:	d100      	bne.n	8000ce4 <HAL_GPIO_Init+0x174>
 8000ce2:	e092      	b.n	8000e0a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000ce4:	4a50      	ldr	r2, [pc, #320]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	089b      	lsrs	r3, r3, #2
 8000cea:	3318      	adds	r3, #24
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	589b      	ldr	r3, [r3, r2]
 8000cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	220f      	movs	r2, #15
 8000cfc:	409a      	lsls	r2, r3
 8000cfe:	0013      	movs	r3, r2
 8000d00:	43da      	mvns	r2, r3
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	23a0      	movs	r3, #160	@ 0xa0
 8000d0c:	05db      	lsls	r3, r3, #23
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d013      	beq.n	8000d3a <HAL_GPIO_Init+0x1ca>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4a45      	ldr	r2, [pc, #276]	@ (8000e2c <HAL_GPIO_Init+0x2bc>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d00d      	beq.n	8000d36 <HAL_GPIO_Init+0x1c6>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4a44      	ldr	r2, [pc, #272]	@ (8000e30 <HAL_GPIO_Init+0x2c0>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d007      	beq.n	8000d32 <HAL_GPIO_Init+0x1c2>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4a43      	ldr	r2, [pc, #268]	@ (8000e34 <HAL_GPIO_Init+0x2c4>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d101      	bne.n	8000d2e <HAL_GPIO_Init+0x1be>
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	e006      	b.n	8000d3c <HAL_GPIO_Init+0x1cc>
 8000d2e:	2305      	movs	r3, #5
 8000d30:	e004      	b.n	8000d3c <HAL_GPIO_Init+0x1cc>
 8000d32:	2302      	movs	r3, #2
 8000d34:	e002      	b.n	8000d3c <HAL_GPIO_Init+0x1cc>
 8000d36:	2301      	movs	r3, #1
 8000d38:	e000      	b.n	8000d3c <HAL_GPIO_Init+0x1cc>
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	697a      	ldr	r2, [r7, #20]
 8000d3e:	2103      	movs	r1, #3
 8000d40:	400a      	ands	r2, r1
 8000d42:	00d2      	lsls	r2, r2, #3
 8000d44:	4093      	lsls	r3, r2
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d4c:	4936      	ldr	r1, [pc, #216]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	089b      	lsrs	r3, r3, #2
 8000d52:	3318      	adds	r3, #24
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d5a:	4b33      	ldr	r3, [pc, #204]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	43da      	mvns	r2, r3
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	4013      	ands	r3, r2
 8000d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685a      	ldr	r2, [r3, #4]
 8000d6e:	2380      	movs	r3, #128	@ 0x80
 8000d70:	035b      	lsls	r3, r3, #13
 8000d72:	4013      	ands	r3, r2
 8000d74:	d003      	beq.n	8000d7e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000d84:	4b28      	ldr	r3, [pc, #160]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	43da      	mvns	r2, r3
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	2380      	movs	r3, #128	@ 0x80
 8000d9a:	039b      	lsls	r3, r3, #14
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	d003      	beq.n	8000da8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000da8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dae:	4a1e      	ldr	r2, [pc, #120]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000db0:	2384      	movs	r3, #132	@ 0x84
 8000db2:	58d3      	ldr	r3, [r2, r3]
 8000db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	43da      	mvns	r2, r3
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685a      	ldr	r2, [r3, #4]
 8000dc4:	2380      	movs	r3, #128	@ 0x80
 8000dc6:	029b      	lsls	r3, r3, #10
 8000dc8:	4013      	ands	r3, r2
 8000dca:	d003      	beq.n	8000dd4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dd4:	4914      	ldr	r1, [pc, #80]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000dd6:	2284      	movs	r2, #132	@ 0x84
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000ddc:	4a12      	ldr	r2, [pc, #72]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000dde:	2380      	movs	r3, #128	@ 0x80
 8000de0:	58d3      	ldr	r3, [r2, r3]
 8000de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	43da      	mvns	r2, r3
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	4013      	ands	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	2380      	movs	r3, #128	@ 0x80
 8000df4:	025b      	lsls	r3, r3, #9
 8000df6:	4013      	ands	r3, r2
 8000df8:	d003      	beq.n	8000e02 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e02:	4909      	ldr	r1, [pc, #36]	@ (8000e28 <HAL_GPIO_Init+0x2b8>)
 8000e04:	2280      	movs	r2, #128	@ 0x80
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	40da      	lsrs	r2, r3
 8000e18:	1e13      	subs	r3, r2, #0
 8000e1a:	d000      	beq.n	8000e1e <HAL_GPIO_Init+0x2ae>
 8000e1c:	e6b0      	b.n	8000b80 <HAL_GPIO_Init+0x10>
  }
}
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b006      	add	sp, #24
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40021800 	.word	0x40021800
 8000e2c:	50000400 	.word	0x50000400
 8000e30:	50000800 	.word	0x50000800
 8000e34:	50000c00 	.word	0x50000c00

08000e38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	0008      	movs	r0, r1
 8000e42:	0011      	movs	r1, r2
 8000e44:	1cbb      	adds	r3, r7, #2
 8000e46:	1c02      	adds	r2, r0, #0
 8000e48:	801a      	strh	r2, [r3, #0]
 8000e4a:	1c7b      	adds	r3, r7, #1
 8000e4c:	1c0a      	adds	r2, r1, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e50:	1c7b      	adds	r3, r7, #1
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d004      	beq.n	8000e62 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e58:	1cbb      	adds	r3, r7, #2
 8000e5a:	881a      	ldrh	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e60:	e003      	b.n	8000e6a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e62:	1cbb      	adds	r3, r7, #2
 8000e64:	881a      	ldrh	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e6a:	46c0      	nop			@ (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	b002      	add	sp, #8
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b084      	sub	sp, #16
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
 8000e7a:	000a      	movs	r2, r1
 8000e7c:	1cbb      	adds	r3, r7, #2
 8000e7e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	695b      	ldr	r3, [r3, #20]
 8000e84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e86:	1cbb      	adds	r3, r7, #2
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	041a      	lsls	r2, r3, #16
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	43db      	mvns	r3, r3
 8000e94:	1cb9      	adds	r1, r7, #2
 8000e96:	8809      	ldrh	r1, [r1, #0]
 8000e98:	400b      	ands	r3, r1
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	619a      	str	r2, [r3, #24]
}
 8000ea0:	46c0      	nop			@ (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b004      	add	sp, #16
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000eb0:	4b19      	ldr	r3, [pc, #100]	@ (8000f18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a19      	ldr	r2, [pc, #100]	@ (8000f1c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	0019      	movs	r1, r3
 8000eba:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	2380      	movs	r3, #128	@ 0x80
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d11f      	bne.n	8000f0c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	0013      	movs	r3, r2
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	189b      	adds	r3, r3, r2
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	4912      	ldr	r1, [pc, #72]	@ (8000f24 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000eda:	0018      	movs	r0, r3
 8000edc:	f7ff f910 	bl	8000100 <__udivsi3>
 8000ee0:	0003      	movs	r3, r0
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ee6:	e008      	b.n	8000efa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d003      	beq.n	8000ef6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e001      	b.n	8000efa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e009      	b.n	8000f0e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000efa:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000efc:	695a      	ldr	r2, [r3, #20]
 8000efe:	2380      	movs	r3, #128	@ 0x80
 8000f00:	00db      	lsls	r3, r3, #3
 8000f02:	401a      	ands	r2, r3
 8000f04:	2380      	movs	r3, #128	@ 0x80
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d0ed      	beq.n	8000ee8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	0018      	movs	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b004      	add	sp, #16
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	40007000 	.word	0x40007000
 8000f1c:	fffff9ff 	.word	0xfffff9ff
 8000f20:	20000000 	.word	0x20000000
 8000f24:	000f4240 	.word	0x000f4240

08000f28 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000f2c:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <LL_RCC_GetAPB1Prescaler+0x14>)
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	23e0      	movs	r3, #224	@ 0xe0
 8000f32:	01db      	lsls	r3, r3, #7
 8000f34:	4013      	ands	r3, r2
}
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40021000 	.word	0x40021000

08000f40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b088      	sub	sp, #32
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e2f3      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2201      	movs	r2, #1
 8000f58:	4013      	ands	r3, r2
 8000f5a:	d100      	bne.n	8000f5e <HAL_RCC_OscConfig+0x1e>
 8000f5c:	e07c      	b.n	8001058 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f5e:	4bc3      	ldr	r3, [pc, #780]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	2238      	movs	r2, #56	@ 0x38
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f68:	4bc0      	ldr	r3, [pc, #768]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	4013      	ands	r3, r2
 8000f70:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f72:	69bb      	ldr	r3, [r7, #24]
 8000f74:	2b10      	cmp	r3, #16
 8000f76:	d102      	bne.n	8000f7e <HAL_RCC_OscConfig+0x3e>
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d002      	beq.n	8000f84 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	2b08      	cmp	r3, #8
 8000f82:	d10b      	bne.n	8000f9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f84:	4bb9      	ldr	r3, [pc, #740]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	2380      	movs	r3, #128	@ 0x80
 8000f8a:	029b      	lsls	r3, r3, #10
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d062      	beq.n	8001056 <HAL_RCC_OscConfig+0x116>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d15e      	bne.n	8001056 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e2ce      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	2380      	movs	r3, #128	@ 0x80
 8000fa2:	025b      	lsls	r3, r3, #9
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d107      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x78>
 8000fa8:	4bb0      	ldr	r3, [pc, #704]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4baf      	ldr	r3, [pc, #700]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fae:	2180      	movs	r1, #128	@ 0x80
 8000fb0:	0249      	lsls	r1, r1, #9
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	e020      	b.n	8000ffa <HAL_RCC_OscConfig+0xba>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	23a0      	movs	r3, #160	@ 0xa0
 8000fbe:	02db      	lsls	r3, r3, #11
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d10e      	bne.n	8000fe2 <HAL_RCC_OscConfig+0xa2>
 8000fc4:	4ba9      	ldr	r3, [pc, #676]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4ba8      	ldr	r3, [pc, #672]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fca:	2180      	movs	r1, #128	@ 0x80
 8000fcc:	02c9      	lsls	r1, r1, #11
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	4ba6      	ldr	r3, [pc, #664]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	4ba5      	ldr	r3, [pc, #660]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fd8:	2180      	movs	r1, #128	@ 0x80
 8000fda:	0249      	lsls	r1, r1, #9
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	e00b      	b.n	8000ffa <HAL_RCC_OscConfig+0xba>
 8000fe2:	4ba2      	ldr	r3, [pc, #648]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4ba1      	ldr	r3, [pc, #644]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	49a1      	ldr	r1, [pc, #644]	@ (8001270 <HAL_RCC_OscConfig+0x330>)
 8000fea:	400a      	ands	r2, r1
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	4b9f      	ldr	r3, [pc, #636]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4b9e      	ldr	r3, [pc, #632]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8000ff4:	499f      	ldr	r1, [pc, #636]	@ (8001274 <HAL_RCC_OscConfig+0x334>)
 8000ff6:	400a      	ands	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d014      	beq.n	800102c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001002:	f7ff fb17 	bl	8000634 <HAL_GetTick>
 8001006:	0003      	movs	r3, r0
 8001008:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800100c:	f7ff fb12 	bl	8000634 <HAL_GetTick>
 8001010:	0002      	movs	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b64      	cmp	r3, #100	@ 0x64
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e28d      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800101e:	4b93      	ldr	r3, [pc, #588]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	2380      	movs	r3, #128	@ 0x80
 8001024:	029b      	lsls	r3, r3, #10
 8001026:	4013      	ands	r3, r2
 8001028:	d0f0      	beq.n	800100c <HAL_RCC_OscConfig+0xcc>
 800102a:	e015      	b.n	8001058 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800102c:	f7ff fb02 	bl	8000634 <HAL_GetTick>
 8001030:	0003      	movs	r3, r0
 8001032:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001036:	f7ff fafd 	bl	8000634 <HAL_GetTick>
 800103a:	0002      	movs	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b64      	cmp	r3, #100	@ 0x64
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e278      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001048:	4b88      	ldr	r3, [pc, #544]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	029b      	lsls	r3, r3, #10
 8001050:	4013      	ands	r3, r2
 8001052:	d1f0      	bne.n	8001036 <HAL_RCC_OscConfig+0xf6>
 8001054:	e000      	b.n	8001058 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001056:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2202      	movs	r2, #2
 800105e:	4013      	ands	r3, r2
 8001060:	d100      	bne.n	8001064 <HAL_RCC_OscConfig+0x124>
 8001062:	e099      	b.n	8001198 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001064:	4b81      	ldr	r3, [pc, #516]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	2238      	movs	r2, #56	@ 0x38
 800106a:	4013      	ands	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800106e:	4b7f      	ldr	r3, [pc, #508]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	2203      	movs	r2, #3
 8001074:	4013      	ands	r3, r2
 8001076:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b10      	cmp	r3, #16
 800107c:	d102      	bne.n	8001084 <HAL_RCC_OscConfig+0x144>
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d002      	beq.n	800108a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d135      	bne.n	80010f6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800108a:	4b78      	ldr	r3, [pc, #480]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	2380      	movs	r3, #128	@ 0x80
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	4013      	ands	r3, r2
 8001094:	d005      	beq.n	80010a2 <HAL_RCC_OscConfig+0x162>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e24b      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010a2:	4b72      	ldr	r3, [pc, #456]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	4a74      	ldr	r2, [pc, #464]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 80010a8:	4013      	ands	r3, r2
 80010aa:	0019      	movs	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	021a      	lsls	r2, r3, #8
 80010b2:	4b6e      	ldr	r3, [pc, #440]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80010b4:	430a      	orrs	r2, r1
 80010b6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d112      	bne.n	80010e4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010be:	4b6b      	ldr	r3, [pc, #428]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a6e      	ldr	r2, [pc, #440]	@ (800127c <HAL_RCC_OscConfig+0x33c>)
 80010c4:	4013      	ands	r3, r2
 80010c6:	0019      	movs	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	691a      	ldr	r2, [r3, #16]
 80010cc:	4b67      	ldr	r3, [pc, #412]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80010ce:	430a      	orrs	r2, r1
 80010d0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010d2:	4b66      	ldr	r3, [pc, #408]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	0adb      	lsrs	r3, r3, #11
 80010d8:	2207      	movs	r2, #7
 80010da:	4013      	ands	r3, r2
 80010dc:	4a68      	ldr	r2, [pc, #416]	@ (8001280 <HAL_RCC_OscConfig+0x340>)
 80010de:	40da      	lsrs	r2, r3
 80010e0:	4b68      	ldr	r3, [pc, #416]	@ (8001284 <HAL_RCC_OscConfig+0x344>)
 80010e2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80010e4:	4b68      	ldr	r3, [pc, #416]	@ (8001288 <HAL_RCC_OscConfig+0x348>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	0018      	movs	r0, r3
 80010ea:	f7ff fc1f 	bl	800092c <HAL_InitTick>
 80010ee:	1e03      	subs	r3, r0, #0
 80010f0:	d051      	beq.n	8001196 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e221      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d030      	beq.n	8001160 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010fe:	4b5b      	ldr	r3, [pc, #364]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a5e      	ldr	r2, [pc, #376]	@ (800127c <HAL_RCC_OscConfig+0x33c>)
 8001104:	4013      	ands	r3, r2
 8001106:	0019      	movs	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	691a      	ldr	r2, [r3, #16]
 800110c:	4b57      	ldr	r3, [pc, #348]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800110e:	430a      	orrs	r2, r1
 8001110:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001112:	4b56      	ldr	r3, [pc, #344]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	4b55      	ldr	r3, [pc, #340]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0049      	lsls	r1, r1, #1
 800111c:	430a      	orrs	r2, r1
 800111e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001120:	f7ff fa88 	bl	8000634 <HAL_GetTick>
 8001124:	0003      	movs	r3, r0
 8001126:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001128:	e008      	b.n	800113c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800112a:	f7ff fa83 	bl	8000634 <HAL_GetTick>
 800112e:	0002      	movs	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d901      	bls.n	800113c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e1fe      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800113c:	4b4b      	ldr	r3, [pc, #300]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	2380      	movs	r3, #128	@ 0x80
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	4013      	ands	r3, r2
 8001146:	d0f0      	beq.n	800112a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001148:	4b48      	ldr	r3, [pc, #288]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4a4a      	ldr	r2, [pc, #296]	@ (8001278 <HAL_RCC_OscConfig+0x338>)
 800114e:	4013      	ands	r3, r2
 8001150:	0019      	movs	r1, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	021a      	lsls	r2, r3, #8
 8001158:	4b44      	ldr	r3, [pc, #272]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800115a:	430a      	orrs	r2, r1
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	e01b      	b.n	8001198 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001160:	4b42      	ldr	r3, [pc, #264]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b41      	ldr	r3, [pc, #260]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001166:	4949      	ldr	r1, [pc, #292]	@ (800128c <HAL_RCC_OscConfig+0x34c>)
 8001168:	400a      	ands	r2, r1
 800116a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800116c:	f7ff fa62 	bl	8000634 <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001176:	f7ff fa5d 	bl	8000634 <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e1d8      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001188:	4b38      	ldr	r3, [pc, #224]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	2380      	movs	r3, #128	@ 0x80
 800118e:	00db      	lsls	r3, r3, #3
 8001190:	4013      	ands	r3, r2
 8001192:	d1f0      	bne.n	8001176 <HAL_RCC_OscConfig+0x236>
 8001194:	e000      	b.n	8001198 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001196:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2208      	movs	r2, #8
 800119e:	4013      	ands	r3, r2
 80011a0:	d047      	beq.n	8001232 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011a2:	4b32      	ldr	r3, [pc, #200]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2238      	movs	r2, #56	@ 0x38
 80011a8:	4013      	ands	r3, r2
 80011aa:	2b18      	cmp	r3, #24
 80011ac:	d10a      	bne.n	80011c4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80011ae:	4b2f      	ldr	r3, [pc, #188]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80011b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011b2:	2202      	movs	r2, #2
 80011b4:	4013      	ands	r3, r2
 80011b6:	d03c      	beq.n	8001232 <HAL_RCC_OscConfig+0x2f2>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d138      	bne.n	8001232 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e1ba      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d019      	beq.n	8001200 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011cc:	4b27      	ldr	r3, [pc, #156]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80011ce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011d0:	4b26      	ldr	r3, [pc, #152]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80011d2:	2101      	movs	r1, #1
 80011d4:	430a      	orrs	r2, r1
 80011d6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d8:	f7ff fa2c 	bl	8000634 <HAL_GetTick>
 80011dc:	0003      	movs	r3, r0
 80011de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011e2:	f7ff fa27 	bl	8000634 <HAL_GetTick>
 80011e6:	0002      	movs	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e1a2      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 80011f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011f8:	2202      	movs	r2, #2
 80011fa:	4013      	ands	r3, r2
 80011fc:	d0f1      	beq.n	80011e2 <HAL_RCC_OscConfig+0x2a2>
 80011fe:	e018      	b.n	8001232 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001200:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001202:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001204:	4b19      	ldr	r3, [pc, #100]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001206:	2101      	movs	r1, #1
 8001208:	438a      	bics	r2, r1
 800120a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120c:	f7ff fa12 	bl	8000634 <HAL_GetTick>
 8001210:	0003      	movs	r3, r0
 8001212:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001216:	f7ff fa0d 	bl	8000634 <HAL_GetTick>
 800121a:	0002      	movs	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e188      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001228:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 800122a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122c:	2202      	movs	r2, #2
 800122e:	4013      	ands	r3, r2
 8001230:	d1f1      	bne.n	8001216 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2204      	movs	r2, #4
 8001238:	4013      	ands	r3, r2
 800123a:	d100      	bne.n	800123e <HAL_RCC_OscConfig+0x2fe>
 800123c:	e0c6      	b.n	80013cc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800123e:	231f      	movs	r3, #31
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	2238      	movs	r2, #56	@ 0x38
 800124c:	4013      	ands	r3, r2
 800124e:	2b20      	cmp	r3, #32
 8001250:	d11e      	bne.n	8001290 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001252:	4b06      	ldr	r3, [pc, #24]	@ (800126c <HAL_RCC_OscConfig+0x32c>)
 8001254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001256:	2202      	movs	r2, #2
 8001258:	4013      	ands	r3, r2
 800125a:	d100      	bne.n	800125e <HAL_RCC_OscConfig+0x31e>
 800125c:	e0b6      	b.n	80013cc <HAL_RCC_OscConfig+0x48c>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d000      	beq.n	8001268 <HAL_RCC_OscConfig+0x328>
 8001266:	e0b1      	b.n	80013cc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e166      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
 800126c:	40021000 	.word	0x40021000
 8001270:	fffeffff 	.word	0xfffeffff
 8001274:	fffbffff 	.word	0xfffbffff
 8001278:	ffff80ff 	.word	0xffff80ff
 800127c:	ffffc7ff 	.word	0xffffc7ff
 8001280:	00f42400 	.word	0x00f42400
 8001284:	20000000 	.word	0x20000000
 8001288:	20000004 	.word	0x20000004
 800128c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001290:	4bac      	ldr	r3, [pc, #688]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001292:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001294:	2380      	movs	r3, #128	@ 0x80
 8001296:	055b      	lsls	r3, r3, #21
 8001298:	4013      	ands	r3, r2
 800129a:	d101      	bne.n	80012a0 <HAL_RCC_OscConfig+0x360>
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <HAL_RCC_OscConfig+0x362>
 80012a0:	2300      	movs	r3, #0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d011      	beq.n	80012ca <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80012a6:	4ba7      	ldr	r3, [pc, #668]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80012a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012aa:	4ba6      	ldr	r3, [pc, #664]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80012ac:	2180      	movs	r1, #128	@ 0x80
 80012ae:	0549      	lsls	r1, r1, #21
 80012b0:	430a      	orrs	r2, r1
 80012b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012b4:	4ba3      	ldr	r3, [pc, #652]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80012b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012b8:	2380      	movs	r3, #128	@ 0x80
 80012ba:	055b      	lsls	r3, r3, #21
 80012bc:	4013      	ands	r3, r2
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80012c2:	231f      	movs	r3, #31
 80012c4:	18fb      	adds	r3, r7, r3
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012ca:	4b9f      	ldr	r3, [pc, #636]	@ (8001548 <HAL_RCC_OscConfig+0x608>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4013      	ands	r3, r2
 80012d4:	d11a      	bne.n	800130c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012d6:	4b9c      	ldr	r3, [pc, #624]	@ (8001548 <HAL_RCC_OscConfig+0x608>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4b9b      	ldr	r3, [pc, #620]	@ (8001548 <HAL_RCC_OscConfig+0x608>)
 80012dc:	2180      	movs	r1, #128	@ 0x80
 80012de:	0049      	lsls	r1, r1, #1
 80012e0:	430a      	orrs	r2, r1
 80012e2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80012e4:	f7ff f9a6 	bl	8000634 <HAL_GetTick>
 80012e8:	0003      	movs	r3, r0
 80012ea:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012ec:	e008      	b.n	8001300 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ee:	f7ff f9a1 	bl	8000634 <HAL_GetTick>
 80012f2:	0002      	movs	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e11c      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001300:	4b91      	ldr	r3, [pc, #580]	@ (8001548 <HAL_RCC_OscConfig+0x608>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	2380      	movs	r3, #128	@ 0x80
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	4013      	ands	r3, r2
 800130a:	d0f0      	beq.n	80012ee <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d106      	bne.n	8001322 <HAL_RCC_OscConfig+0x3e2>
 8001314:	4b8b      	ldr	r3, [pc, #556]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001318:	4b8a      	ldr	r3, [pc, #552]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001320:	e01c      	b.n	800135c <HAL_RCC_OscConfig+0x41c>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	2b05      	cmp	r3, #5
 8001328:	d10c      	bne.n	8001344 <HAL_RCC_OscConfig+0x404>
 800132a:	4b86      	ldr	r3, [pc, #536]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800132c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800132e:	4b85      	ldr	r3, [pc, #532]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001330:	2104      	movs	r1, #4
 8001332:	430a      	orrs	r2, r1
 8001334:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001336:	4b83      	ldr	r3, [pc, #524]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001338:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800133a:	4b82      	ldr	r3, [pc, #520]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800133c:	2101      	movs	r1, #1
 800133e:	430a      	orrs	r2, r1
 8001340:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001342:	e00b      	b.n	800135c <HAL_RCC_OscConfig+0x41c>
 8001344:	4b7f      	ldr	r3, [pc, #508]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001346:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001348:	4b7e      	ldr	r3, [pc, #504]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800134a:	2101      	movs	r1, #1
 800134c:	438a      	bics	r2, r1
 800134e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001350:	4b7c      	ldr	r3, [pc, #496]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001352:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001354:	4b7b      	ldr	r3, [pc, #492]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001356:	2104      	movs	r1, #4
 8001358:	438a      	bics	r2, r1
 800135a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d014      	beq.n	800138e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001364:	f7ff f966 	bl	8000634 <HAL_GetTick>
 8001368:	0003      	movs	r3, r0
 800136a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800136c:	e009      	b.n	8001382 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800136e:	f7ff f961 	bl	8000634 <HAL_GetTick>
 8001372:	0002      	movs	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	4a74      	ldr	r2, [pc, #464]	@ (800154c <HAL_RCC_OscConfig+0x60c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e0db      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001382:	4b70      	ldr	r3, [pc, #448]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001386:	2202      	movs	r2, #2
 8001388:	4013      	ands	r3, r2
 800138a:	d0f0      	beq.n	800136e <HAL_RCC_OscConfig+0x42e>
 800138c:	e013      	b.n	80013b6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138e:	f7ff f951 	bl	8000634 <HAL_GetTick>
 8001392:	0003      	movs	r3, r0
 8001394:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001396:	e009      	b.n	80013ac <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001398:	f7ff f94c 	bl	8000634 <HAL_GetTick>
 800139c:	0002      	movs	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	4a6a      	ldr	r2, [pc, #424]	@ (800154c <HAL_RCC_OscConfig+0x60c>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e0c6      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013ac:	4b65      	ldr	r3, [pc, #404]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013b0:	2202      	movs	r2, #2
 80013b2:	4013      	ands	r3, r2
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013b6:	231f      	movs	r3, #31
 80013b8:	18fb      	adds	r3, r7, r3
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d105      	bne.n	80013cc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013c0:	4b60      	ldr	r3, [pc, #384]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013c6:	4962      	ldr	r1, [pc, #392]	@ (8001550 <HAL_RCC_OscConfig+0x610>)
 80013c8:	400a      	ands	r2, r1
 80013ca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d100      	bne.n	80013d6 <HAL_RCC_OscConfig+0x496>
 80013d4:	e0b0      	b.n	8001538 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013d6:	4b5b      	ldr	r3, [pc, #364]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2238      	movs	r2, #56	@ 0x38
 80013dc:	4013      	ands	r3, r2
 80013de:	2b10      	cmp	r3, #16
 80013e0:	d100      	bne.n	80013e4 <HAL_RCC_OscConfig+0x4a4>
 80013e2:	e078      	b.n	80014d6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	69db      	ldr	r3, [r3, #28]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d153      	bne.n	8001494 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ec:	4b55      	ldr	r3, [pc, #340]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b54      	ldr	r3, [pc, #336]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80013f2:	4958      	ldr	r1, [pc, #352]	@ (8001554 <HAL_RCC_OscConfig+0x614>)
 80013f4:	400a      	ands	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f8:	f7ff f91c 	bl	8000634 <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001402:	f7ff f917 	bl	8000634 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e092      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001414:	4b4b      	ldr	r3, [pc, #300]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2380      	movs	r3, #128	@ 0x80
 800141a:	049b      	lsls	r3, r3, #18
 800141c:	4013      	ands	r3, r2
 800141e:	d1f0      	bne.n	8001402 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001420:	4b48      	ldr	r3, [pc, #288]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	4a4c      	ldr	r2, [pc, #304]	@ (8001558 <HAL_RCC_OscConfig+0x618>)
 8001426:	4013      	ands	r3, r2
 8001428:	0019      	movs	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1a      	ldr	r2, [r3, #32]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001432:	431a      	orrs	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	431a      	orrs	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	431a      	orrs	r2, r3
 8001448:	4b3e      	ldr	r3, [pc, #248]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800144a:	430a      	orrs	r2, r1
 800144c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800144e:	4b3d      	ldr	r3, [pc, #244]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4b3c      	ldr	r3, [pc, #240]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001454:	2180      	movs	r1, #128	@ 0x80
 8001456:	0449      	lsls	r1, r1, #17
 8001458:	430a      	orrs	r2, r1
 800145a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800145c:	4b39      	ldr	r3, [pc, #228]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	4b38      	ldr	r3, [pc, #224]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001462:	2180      	movs	r1, #128	@ 0x80
 8001464:	0549      	lsls	r1, r1, #21
 8001466:	430a      	orrs	r2, r1
 8001468:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146a:	f7ff f8e3 	bl	8000634 <HAL_GetTick>
 800146e:	0003      	movs	r3, r0
 8001470:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001474:	f7ff f8de 	bl	8000634 <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e059      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001486:	4b2f      	ldr	r3, [pc, #188]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	2380      	movs	r3, #128	@ 0x80
 800148c:	049b      	lsls	r3, r3, #18
 800148e:	4013      	ands	r3, r2
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0x534>
 8001492:	e051      	b.n	8001538 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001494:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4b2a      	ldr	r3, [pc, #168]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 800149a:	492e      	ldr	r1, [pc, #184]	@ (8001554 <HAL_RCC_OscConfig+0x614>)
 800149c:	400a      	ands	r2, r1
 800149e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a0:	f7ff f8c8 	bl	8000634 <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014aa:	f7ff f8c3 	bl	8000634 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e03e      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014bc:	4b21      	ldr	r3, [pc, #132]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2380      	movs	r3, #128	@ 0x80
 80014c2:	049b      	lsls	r3, r3, #18
 80014c4:	4013      	ands	r3, r2
 80014c6:	d1f0      	bne.n	80014aa <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80014c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80014ce:	4923      	ldr	r1, [pc, #140]	@ (800155c <HAL_RCC_OscConfig+0x61c>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	e030      	b.n	8001538 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d101      	bne.n	80014e2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e02b      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80014e2:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <HAL_RCC_OscConfig+0x604>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2203      	movs	r2, #3
 80014ec:	401a      	ands	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a1b      	ldr	r3, [r3, #32]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d11e      	bne.n	8001534 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	2270      	movs	r2, #112	@ 0x70
 80014fa:	401a      	ands	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	429a      	cmp	r2, r3
 8001502:	d117      	bne.n	8001534 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	23fe      	movs	r3, #254	@ 0xfe
 8001508:	01db      	lsls	r3, r3, #7
 800150a:	401a      	ands	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001510:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001512:	429a      	cmp	r2, r3
 8001514:	d10e      	bne.n	8001534 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	23f8      	movs	r3, #248	@ 0xf8
 800151a:	039b      	lsls	r3, r3, #14
 800151c:	401a      	ands	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001522:	429a      	cmp	r2, r3
 8001524:	d106      	bne.n	8001534 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	0f5b      	lsrs	r3, r3, #29
 800152a:	075a      	lsls	r2, r3, #29
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001530:	429a      	cmp	r2, r3
 8001532:	d001      	beq.n	8001538 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	0018      	movs	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	b008      	add	sp, #32
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	40021000 	.word	0x40021000
 8001548:	40007000 	.word	0x40007000
 800154c:	00001388 	.word	0x00001388
 8001550:	efffffff 	.word	0xefffffff
 8001554:	feffffff 	.word	0xfeffffff
 8001558:	1fc1808c 	.word	0x1fc1808c
 800155c:	effefffc 	.word	0xeffefffc

08001560 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e0e9      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001574:	4b76      	ldr	r3, [pc, #472]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2207      	movs	r2, #7
 800157a:	4013      	ands	r3, r2
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	429a      	cmp	r2, r3
 8001580:	d91e      	bls.n	80015c0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001582:	4b73      	ldr	r3, [pc, #460]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2207      	movs	r2, #7
 8001588:	4393      	bics	r3, r2
 800158a:	0019      	movs	r1, r3
 800158c:	4b70      	ldr	r3, [pc, #448]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	430a      	orrs	r2, r1
 8001592:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001594:	f7ff f84e 	bl	8000634 <HAL_GetTick>
 8001598:	0003      	movs	r3, r0
 800159a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800159c:	e009      	b.n	80015b2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800159e:	f7ff f849 	bl	8000634 <HAL_GetTick>
 80015a2:	0002      	movs	r2, r0
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	4a6a      	ldr	r2, [pc, #424]	@ (8001754 <HAL_RCC_ClockConfig+0x1f4>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e0ca      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015b2:	4b67      	ldr	r3, [pc, #412]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2207      	movs	r2, #7
 80015b8:	4013      	ands	r3, r2
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d1ee      	bne.n	800159e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2202      	movs	r2, #2
 80015c6:	4013      	ands	r3, r2
 80015c8:	d015      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2204      	movs	r2, #4
 80015d0:	4013      	ands	r3, r2
 80015d2:	d006      	beq.n	80015e2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015d4:	4b60      	ldr	r3, [pc, #384]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 80015d6:	689a      	ldr	r2, [r3, #8]
 80015d8:	4b5f      	ldr	r3, [pc, #380]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 80015da:	21e0      	movs	r1, #224	@ 0xe0
 80015dc:	01c9      	lsls	r1, r1, #7
 80015de:	430a      	orrs	r2, r1
 80015e0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	4a5d      	ldr	r2, [pc, #372]	@ (800175c <HAL_RCC_ClockConfig+0x1fc>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0019      	movs	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	4b59      	ldr	r3, [pc, #356]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 80015f2:	430a      	orrs	r2, r1
 80015f4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2201      	movs	r2, #1
 80015fc:	4013      	ands	r3, r2
 80015fe:	d057      	beq.n	80016b0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d107      	bne.n	8001618 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001608:	4b53      	ldr	r3, [pc, #332]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	2380      	movs	r3, #128	@ 0x80
 800160e:	029b      	lsls	r3, r3, #10
 8001610:	4013      	ands	r3, r2
 8001612:	d12b      	bne.n	800166c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e097      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d107      	bne.n	8001630 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001620:	4b4d      	ldr	r3, [pc, #308]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	2380      	movs	r3, #128	@ 0x80
 8001626:	049b      	lsls	r3, r3, #18
 8001628:	4013      	ands	r3, r2
 800162a:	d11f      	bne.n	800166c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e08b      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d107      	bne.n	8001648 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001638:	4b47      	ldr	r3, [pc, #284]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	2380      	movs	r3, #128	@ 0x80
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	4013      	ands	r3, r2
 8001642:	d113      	bne.n	800166c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e07f      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b03      	cmp	r3, #3
 800164e:	d106      	bne.n	800165e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001650:	4b41      	ldr	r3, [pc, #260]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001654:	2202      	movs	r2, #2
 8001656:	4013      	ands	r3, r2
 8001658:	d108      	bne.n	800166c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e074      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800165e:	4b3e      	ldr	r3, [pc, #248]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001662:	2202      	movs	r2, #2
 8001664:	4013      	ands	r3, r2
 8001666:	d101      	bne.n	800166c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e06d      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800166c:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	2207      	movs	r2, #7
 8001672:	4393      	bics	r3, r2
 8001674:	0019      	movs	r1, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	4b37      	ldr	r3, [pc, #220]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 800167c:	430a      	orrs	r2, r1
 800167e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001680:	f7fe ffd8 	bl	8000634 <HAL_GetTick>
 8001684:	0003      	movs	r3, r0
 8001686:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001688:	e009      	b.n	800169e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168a:	f7fe ffd3 	bl	8000634 <HAL_GetTick>
 800168e:	0002      	movs	r2, r0
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	4a2f      	ldr	r2, [pc, #188]	@ (8001754 <HAL_RCC_ClockConfig+0x1f4>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d901      	bls.n	800169e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e054      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800169e:	4b2e      	ldr	r3, [pc, #184]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	2238      	movs	r2, #56	@ 0x38
 80016a4:	401a      	ands	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d1ec      	bne.n	800168a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016b0:	4b27      	ldr	r3, [pc, #156]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2207      	movs	r2, #7
 80016b6:	4013      	ands	r3, r2
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d21e      	bcs.n	80016fc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016be:	4b24      	ldr	r3, [pc, #144]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2207      	movs	r2, #7
 80016c4:	4393      	bics	r3, r2
 80016c6:	0019      	movs	r1, r3
 80016c8:	4b21      	ldr	r3, [pc, #132]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	430a      	orrs	r2, r1
 80016ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016d0:	f7fe ffb0 	bl	8000634 <HAL_GetTick>
 80016d4:	0003      	movs	r3, r0
 80016d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016d8:	e009      	b.n	80016ee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016da:	f7fe ffab 	bl	8000634 <HAL_GetTick>
 80016de:	0002      	movs	r2, r0
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001754 <HAL_RCC_ClockConfig+0x1f4>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e02c      	b.n	8001748 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016ee:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <HAL_RCC_ClockConfig+0x1f0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2207      	movs	r2, #7
 80016f4:	4013      	ands	r3, r2
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d1ee      	bne.n	80016da <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2204      	movs	r2, #4
 8001702:	4013      	ands	r3, r2
 8001704:	d009      	beq.n	800171a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001706:	4b14      	ldr	r3, [pc, #80]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	4a15      	ldr	r2, [pc, #84]	@ (8001760 <HAL_RCC_ClockConfig+0x200>)
 800170c:	4013      	ands	r3, r2
 800170e:	0019      	movs	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001716:	430a      	orrs	r2, r1
 8001718:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800171a:	f000 f829 	bl	8001770 <HAL_RCC_GetSysClockFreq>
 800171e:	0001      	movs	r1, r0
 8001720:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <HAL_RCC_ClockConfig+0x1f8>)
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	220f      	movs	r2, #15
 8001728:	401a      	ands	r2, r3
 800172a:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <HAL_RCC_ClockConfig+0x204>)
 800172c:	0092      	lsls	r2, r2, #2
 800172e:	58d3      	ldr	r3, [r2, r3]
 8001730:	221f      	movs	r2, #31
 8001732:	4013      	ands	r3, r2
 8001734:	000a      	movs	r2, r1
 8001736:	40da      	lsrs	r2, r3
 8001738:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <HAL_RCC_ClockConfig+0x208>)
 800173a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <HAL_RCC_ClockConfig+0x20c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	0018      	movs	r0, r3
 8001742:	f7ff f8f3 	bl	800092c <HAL_InitTick>
 8001746:	0003      	movs	r3, r0
}
 8001748:	0018      	movs	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	b004      	add	sp, #16
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40022000 	.word	0x40022000
 8001754:	00001388 	.word	0x00001388
 8001758:	40021000 	.word	0x40021000
 800175c:	fffff0ff 	.word	0xfffff0ff
 8001760:	ffff8fff 	.word	0xffff8fff
 8001764:	080030e8 	.word	0x080030e8
 8001768:	20000000 	.word	0x20000000
 800176c:	20000004 	.word	0x20000004

08001770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001776:	4b3c      	ldr	r3, [pc, #240]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2238      	movs	r2, #56	@ 0x38
 800177c:	4013      	ands	r3, r2
 800177e:	d10f      	bne.n	80017a0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001780:	4b39      	ldr	r3, [pc, #228]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	0adb      	lsrs	r3, r3, #11
 8001786:	2207      	movs	r2, #7
 8001788:	4013      	ands	r3, r2
 800178a:	2201      	movs	r2, #1
 800178c:	409a      	lsls	r2, r3
 800178e:	0013      	movs	r3, r2
 8001790:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001792:	6839      	ldr	r1, [r7, #0]
 8001794:	4835      	ldr	r0, [pc, #212]	@ (800186c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001796:	f7fe fcb3 	bl	8000100 <__udivsi3>
 800179a:	0003      	movs	r3, r0
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	e05d      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017a0:	4b31      	ldr	r3, [pc, #196]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	2238      	movs	r2, #56	@ 0x38
 80017a6:	4013      	ands	r3, r2
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	d102      	bne.n	80017b2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017ac:	4b30      	ldr	r3, [pc, #192]	@ (8001870 <HAL_RCC_GetSysClockFreq+0x100>)
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	e054      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2238      	movs	r2, #56	@ 0x38
 80017b8:	4013      	ands	r3, r2
 80017ba:	2b10      	cmp	r3, #16
 80017bc:	d138      	bne.n	8001830 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80017be:	4b2a      	ldr	r3, [pc, #168]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	2203      	movs	r2, #3
 80017c4:	4013      	ands	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017c8:	4b27      	ldr	r3, [pc, #156]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	2207      	movs	r2, #7
 80017d0:	4013      	ands	r3, r2
 80017d2:	3301      	adds	r3, #1
 80017d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2b03      	cmp	r3, #3
 80017da:	d10d      	bne.n	80017f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80017dc:	68b9      	ldr	r1, [r7, #8]
 80017de:	4824      	ldr	r0, [pc, #144]	@ (8001870 <HAL_RCC_GetSysClockFreq+0x100>)
 80017e0:	f7fe fc8e 	bl	8000100 <__udivsi3>
 80017e4:	0003      	movs	r3, r0
 80017e6:	0019      	movs	r1, r3
 80017e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	227f      	movs	r2, #127	@ 0x7f
 80017f0:	4013      	ands	r3, r2
 80017f2:	434b      	muls	r3, r1
 80017f4:	617b      	str	r3, [r7, #20]
        break;
 80017f6:	e00d      	b.n	8001814 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80017f8:	68b9      	ldr	r1, [r7, #8]
 80017fa:	481c      	ldr	r0, [pc, #112]	@ (800186c <HAL_RCC_GetSysClockFreq+0xfc>)
 80017fc:	f7fe fc80 	bl	8000100 <__udivsi3>
 8001800:	0003      	movs	r3, r0
 8001802:	0019      	movs	r1, r3
 8001804:	4b18      	ldr	r3, [pc, #96]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	0a1b      	lsrs	r3, r3, #8
 800180a:	227f      	movs	r2, #127	@ 0x7f
 800180c:	4013      	ands	r3, r2
 800180e:	434b      	muls	r3, r1
 8001810:	617b      	str	r3, [r7, #20]
        break;
 8001812:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001814:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	0f5b      	lsrs	r3, r3, #29
 800181a:	2207      	movs	r2, #7
 800181c:	4013      	ands	r3, r2
 800181e:	3301      	adds	r3, #1
 8001820:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	6978      	ldr	r0, [r7, #20]
 8001826:	f7fe fc6b 	bl	8000100 <__udivsi3>
 800182a:	0003      	movs	r3, r0
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	e015      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001830:	4b0d      	ldr	r3, [pc, #52]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	2238      	movs	r2, #56	@ 0x38
 8001836:	4013      	ands	r3, r2
 8001838:	2b20      	cmp	r3, #32
 800183a:	d103      	bne.n	8001844 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	021b      	lsls	r3, r3, #8
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	e00b      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001844:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2238      	movs	r2, #56	@ 0x38
 800184a:	4013      	ands	r3, r2
 800184c:	2b18      	cmp	r3, #24
 800184e:	d103      	bne.n	8001858 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001850:	23fa      	movs	r3, #250	@ 0xfa
 8001852:	01db      	lsls	r3, r3, #7
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	e001      	b.n	800185c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800185c:	693b      	ldr	r3, [r7, #16]
}
 800185e:	0018      	movs	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	b006      	add	sp, #24
 8001864:	bd80      	pop	{r7, pc}
 8001866:	46c0      	nop			@ (mov r8, r8)
 8001868:	40021000 	.word	0x40021000
 800186c:	00f42400 	.word	0x00f42400
 8001870:	007a1200 	.word	0x007a1200

08001874 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001878:	4b02      	ldr	r3, [pc, #8]	@ (8001884 <HAL_RCC_GetHCLKFreq+0x10>)
 800187a:	681b      	ldr	r3, [r3, #0]
}
 800187c:	0018      	movs	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			@ (mov r8, r8)
 8001884:	20000000 	.word	0x20000000

08001888 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800188c:	f7ff fff2 	bl	8001874 <HAL_RCC_GetHCLKFreq>
 8001890:	0004      	movs	r4, r0
 8001892:	f7ff fb49 	bl	8000f28 <LL_RCC_GetAPB1Prescaler>
 8001896:	0003      	movs	r3, r0
 8001898:	0b1a      	lsrs	r2, r3, #12
 800189a:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	58d3      	ldr	r3, [r2, r3]
 80018a0:	221f      	movs	r2, #31
 80018a2:	4013      	ands	r3, r2
 80018a4:	40dc      	lsrs	r4, r3
 80018a6:	0023      	movs	r3, r4
}
 80018a8:	0018      	movs	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bdb0      	pop	{r4, r5, r7, pc}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	08003128 	.word	0x08003128

080018b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80018bc:	2313      	movs	r3, #19
 80018be:	18fb      	adds	r3, r7, r3
 80018c0:	2200      	movs	r2, #0
 80018c2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80018c4:	2312      	movs	r3, #18
 80018c6:	18fb      	adds	r3, r7, r3
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	@ 0x80
 80018d2:	029b      	lsls	r3, r3, #10
 80018d4:	4013      	ands	r3, r2
 80018d6:	d100      	bne.n	80018da <HAL_RCCEx_PeriphCLKConfig+0x26>
 80018d8:	e0a3      	b.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018da:	2011      	movs	r0, #17
 80018dc:	183b      	adds	r3, r7, r0
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e2:	4b86      	ldr	r3, [pc, #536]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018e6:	2380      	movs	r3, #128	@ 0x80
 80018e8:	055b      	lsls	r3, r3, #21
 80018ea:	4013      	ands	r3, r2
 80018ec:	d110      	bne.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b83      	ldr	r3, [pc, #524]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018f2:	4b82      	ldr	r3, [pc, #520]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018f4:	2180      	movs	r1, #128	@ 0x80
 80018f6:	0549      	lsls	r1, r1, #21
 80018f8:	430a      	orrs	r2, r1
 80018fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018fc:	4b7f      	ldr	r3, [pc, #508]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	055b      	lsls	r3, r3, #21
 8001904:	4013      	ands	r3, r2
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800190a:	183b      	adds	r3, r7, r0
 800190c:	2201      	movs	r2, #1
 800190e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001910:	4b7b      	ldr	r3, [pc, #492]	@ (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b7a      	ldr	r3, [pc, #488]	@ (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001916:	2180      	movs	r1, #128	@ 0x80
 8001918:	0049      	lsls	r1, r1, #1
 800191a:	430a      	orrs	r2, r1
 800191c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800191e:	f7fe fe89 	bl	8000634 <HAL_GetTick>
 8001922:	0003      	movs	r3, r0
 8001924:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001926:	e00b      	b.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001928:	f7fe fe84 	bl	8000634 <HAL_GetTick>
 800192c:	0002      	movs	r2, r0
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d904      	bls.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001936:	2313      	movs	r3, #19
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	2203      	movs	r2, #3
 800193c:	701a      	strb	r2, [r3, #0]
        break;
 800193e:	e005      	b.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001940:	4b6f      	ldr	r3, [pc, #444]	@ (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2380      	movs	r3, #128	@ 0x80
 8001946:	005b      	lsls	r3, r3, #1
 8001948:	4013      	ands	r3, r2
 800194a:	d0ed      	beq.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800194c:	2313      	movs	r3, #19
 800194e:	18fb      	adds	r3, r7, r3
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d154      	bne.n	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001956:	4b69      	ldr	r3, [pc, #420]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001958:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800195a:	23c0      	movs	r3, #192	@ 0xc0
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4013      	ands	r3, r2
 8001960:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d019      	beq.n	800199c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	429a      	cmp	r2, r3
 8001970:	d014      	beq.n	800199c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001972:	4b62      	ldr	r3, [pc, #392]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001976:	4a63      	ldr	r2, [pc, #396]	@ (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001978:	4013      	ands	r3, r2
 800197a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800197c:	4b5f      	ldr	r3, [pc, #380]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800197e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001980:	4b5e      	ldr	r3, [pc, #376]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001982:	2180      	movs	r1, #128	@ 0x80
 8001984:	0249      	lsls	r1, r1, #9
 8001986:	430a      	orrs	r2, r1
 8001988:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800198a:	4b5c      	ldr	r3, [pc, #368]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800198c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800198e:	4b5b      	ldr	r3, [pc, #364]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001990:	495d      	ldr	r1, [pc, #372]	@ (8001b08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001992:	400a      	ands	r2, r1
 8001994:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001996:	4b59      	ldr	r3, [pc, #356]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	2201      	movs	r2, #1
 80019a0:	4013      	ands	r3, r2
 80019a2:	d016      	beq.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7fe fe46 	bl	8000634 <HAL_GetTick>
 80019a8:	0003      	movs	r3, r0
 80019aa:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019ac:	e00c      	b.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ae:	f7fe fe41 	bl	8000634 <HAL_GetTick>
 80019b2:	0002      	movs	r2, r0
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	4a54      	ldr	r2, [pc, #336]	@ (8001b0c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d904      	bls.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80019be:	2313      	movs	r3, #19
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	2203      	movs	r2, #3
 80019c4:	701a      	strb	r2, [r3, #0]
            break;
 80019c6:	e004      	b.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019c8:	4b4c      	ldr	r3, [pc, #304]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019cc:	2202      	movs	r2, #2
 80019ce:	4013      	ands	r3, r2
 80019d0:	d0ed      	beq.n	80019ae <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80019d2:	2313      	movs	r3, #19
 80019d4:	18fb      	adds	r3, r7, r3
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10a      	bne.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019dc:	4b47      	ldr	r3, [pc, #284]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e0:	4a48      	ldr	r2, [pc, #288]	@ (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80019e2:	4013      	ands	r3, r2
 80019e4:	0019      	movs	r1, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	699a      	ldr	r2, [r3, #24]
 80019ea:	4b44      	ldr	r3, [pc, #272]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019ec:	430a      	orrs	r2, r1
 80019ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019f0:	e00c      	b.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80019f2:	2312      	movs	r3, #18
 80019f4:	18fb      	adds	r3, r7, r3
 80019f6:	2213      	movs	r2, #19
 80019f8:	18ba      	adds	r2, r7, r2
 80019fa:	7812      	ldrb	r2, [r2, #0]
 80019fc:	701a      	strb	r2, [r3, #0]
 80019fe:	e005      	b.n	8001a0c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001a00:	2312      	movs	r3, #18
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	2213      	movs	r2, #19
 8001a06:	18ba      	adds	r2, r7, r2
 8001a08:	7812      	ldrb	r2, [r2, #0]
 8001a0a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a0c:	2311      	movs	r3, #17
 8001a0e:	18fb      	adds	r3, r7, r3
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d105      	bne.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a16:	4b39      	ldr	r3, [pc, #228]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a1a:	4b38      	ldr	r3, [pc, #224]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a1c:	493c      	ldr	r1, [pc, #240]	@ (8001b10 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001a1e:	400a      	ands	r2, r1
 8001a20:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2201      	movs	r2, #1
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d009      	beq.n	8001a40 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a2c:	4b33      	ldr	r3, [pc, #204]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a30:	2203      	movs	r2, #3
 8001a32:	4393      	bics	r3, r2
 8001a34:	0019      	movs	r1, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	4b30      	ldr	r3, [pc, #192]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2202      	movs	r2, #2
 8001a46:	4013      	ands	r3, r2
 8001a48:	d009      	beq.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4e:	220c      	movs	r2, #12
 8001a50:	4393      	bics	r3, r2
 8001a52:	0019      	movs	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	4b28      	ldr	r3, [pc, #160]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2220      	movs	r2, #32
 8001a64:	4013      	ands	r3, r2
 8001a66:	d009      	beq.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a68:	4b24      	ldr	r3, [pc, #144]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a6c:	4a29      	ldr	r2, [pc, #164]	@ (8001b14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	0019      	movs	r1, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	4b21      	ldr	r3, [pc, #132]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2380      	movs	r3, #128	@ 0x80
 8001a82:	01db      	lsls	r3, r3, #7
 8001a84:	4013      	ands	r3, r2
 8001a86:	d015      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	0899      	lsrs	r1, r3, #2
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	695a      	ldr	r2, [r3, #20]
 8001a94:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001a96:	430a      	orrs	r2, r1
 8001a98:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695a      	ldr	r2, [r3, #20]
 8001a9e:	2380      	movs	r3, #128	@ 0x80
 8001aa0:	05db      	lsls	r3, r3, #23
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d106      	bne.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	4b14      	ldr	r3, [pc, #80]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001aac:	2180      	movs	r1, #128	@ 0x80
 8001aae:	0249      	lsls	r1, r1, #9
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2380      	movs	r3, #128	@ 0x80
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	4013      	ands	r3, r2
 8001abe:	d016      	beq.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ac4:	4a14      	ldr	r2, [pc, #80]	@ (8001b18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	0019      	movs	r1, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691a      	ldr	r2, [r3, #16]
 8001ace:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	01db      	lsls	r3, r3, #7
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d106      	bne.n	8001aee <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ae2:	68da      	ldr	r2, [r3, #12]
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	0249      	lsls	r1, r1, #9
 8001aea:	430a      	orrs	r2, r1
 8001aec:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001aee:	2312      	movs	r3, #18
 8001af0:	18fb      	adds	r3, r7, r3
 8001af2:	781b      	ldrb	r3, [r3, #0]
}
 8001af4:	0018      	movs	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b006      	add	sp, #24
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40007000 	.word	0x40007000
 8001b04:	fffffcff 	.word	0xfffffcff
 8001b08:	fffeffff 	.word	0xfffeffff
 8001b0c:	00001388 	.word	0x00001388
 8001b10:	efffffff 	.word	0xefffffff
 8001b14:	ffffcfff 	.word	0xffffcfff
 8001b18:	ffff3fff 	.word	0xffff3fff

08001b1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e046      	b.n	8001bbc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2288      	movs	r2, #136	@ 0x88
 8001b32:	589b      	ldr	r3, [r3, r2]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d107      	bne.n	8001b48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2284      	movs	r2, #132	@ 0x84
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe fdaa 	bl	800069c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2288      	movs	r2, #136	@ 0x88
 8001b4c:	2124      	movs	r1, #36	@ 0x24
 8001b4e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f000 fa74 	bl	8002058 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	0018      	movs	r0, r3
 8001b74:	f000 f8cc 	bl	8001d10 <UART_SetConfig>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e01c      	b.n	8001bbc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	490d      	ldr	r1, [pc, #52]	@ (8001bc4 <HAL_UART_Init+0xa8>)
 8001b8e:	400a      	ands	r2, r1
 8001b90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	212a      	movs	r1, #42	@ 0x2a
 8001b9e:	438a      	bics	r2, r1
 8001ba0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2101      	movs	r1, #1
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f000 fb03 	bl	80021c0 <UART_CheckIdleState>
 8001bba:	0003      	movs	r3, r0
}
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b002      	add	sp, #8
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	ffffb7ff 	.word	0xffffb7ff

08001bc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af02      	add	r7, sp, #8
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	1dbb      	adds	r3, r7, #6
 8001bd6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2288      	movs	r2, #136	@ 0x88
 8001bdc:	589b      	ldr	r3, [r3, r2]
 8001bde:	2b20      	cmp	r3, #32
 8001be0:	d000      	beq.n	8001be4 <HAL_UART_Transmit+0x1c>
 8001be2:	e090      	b.n	8001d06 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_UART_Transmit+0x2a>
 8001bea:	1dbb      	adds	r3, r7, #6
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e088      	b.n	8001d08 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	689a      	ldr	r2, [r3, #8]
 8001bfa:	2380      	movs	r3, #128	@ 0x80
 8001bfc:	015b      	lsls	r3, r3, #5
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d109      	bne.n	8001c16 <HAL_UART_Transmit+0x4e>
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d105      	bne.n	8001c16 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d001      	beq.n	8001c16 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e078      	b.n	8001d08 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2290      	movs	r2, #144	@ 0x90
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2288      	movs	r2, #136	@ 0x88
 8001c22:	2121      	movs	r1, #33	@ 0x21
 8001c24:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c26:	f7fe fd05 	bl	8000634 <HAL_GetTick>
 8001c2a:	0003      	movs	r3, r0
 8001c2c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	1dba      	adds	r2, r7, #6
 8001c32:	2154      	movs	r1, #84	@ 0x54
 8001c34:	8812      	ldrh	r2, [r2, #0]
 8001c36:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	1dba      	adds	r2, r7, #6
 8001c3c:	2156      	movs	r1, #86	@ 0x56
 8001c3e:	8812      	ldrh	r2, [r2, #0]
 8001c40:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	2380      	movs	r3, #128	@ 0x80
 8001c48:	015b      	lsls	r3, r3, #5
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d108      	bne.n	8001c60 <HAL_UART_Transmit+0x98>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d104      	bne.n	8001c60 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	61bb      	str	r3, [r7, #24]
 8001c5e:	e003      	b.n	8001c68 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c68:	e030      	b.n	8001ccc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	0013      	movs	r3, r2
 8001c74:	2200      	movs	r2, #0
 8001c76:	2180      	movs	r1, #128	@ 0x80
 8001c78:	f000 fb4c 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d005      	beq.n	8001c8c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2288      	movs	r2, #136	@ 0x88
 8001c84:	2120      	movs	r1, #32
 8001c86:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e03d      	b.n	8001d08 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d10b      	bne.n	8001caa <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	001a      	movs	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	05d2      	lsls	r2, r2, #23
 8001c9e:	0dd2      	lsrs	r2, r2, #23
 8001ca0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	e007      	b.n	8001cba <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	781a      	ldrb	r2, [r3, #0]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2256      	movs	r2, #86	@ 0x56
 8001cbe:	5a9b      	ldrh	r3, [r3, r2]
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b299      	uxth	r1, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2256      	movs	r2, #86	@ 0x56
 8001cca:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2256      	movs	r2, #86	@ 0x56
 8001cd0:	5a9b      	ldrh	r3, [r3, r2]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1c8      	bne.n	8001c6a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	0013      	movs	r3, r2
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2140      	movs	r1, #64	@ 0x40
 8001ce6:	f000 fb15 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 8001cea:	1e03      	subs	r3, r0, #0
 8001cec:	d005      	beq.n	8001cfa <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2288      	movs	r2, #136	@ 0x88
 8001cf2:	2120      	movs	r1, #32
 8001cf4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e006      	b.n	8001d08 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2288      	movs	r2, #136	@ 0x88
 8001cfe:	2120      	movs	r1, #32
 8001d00:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e000      	b.n	8001d08 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8001d06:	2302      	movs	r3, #2
  }
}
 8001d08:	0018      	movs	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b008      	add	sp, #32
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d18:	231a      	movs	r3, #26
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	431a      	orrs	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4abc      	ldr	r2, [pc, #752]	@ (8002030 <UART_SetConfig+0x320>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	0019      	movs	r1, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4ab7      	ldr	r2, [pc, #732]	@ (8002034 <UART_SetConfig+0x324>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	0019      	movs	r1, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4aae      	ldr	r2, [pc, #696]	@ (8002038 <UART_SetConfig+0x328>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	0019      	movs	r1, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	69fa      	ldr	r2, [r7, #28]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d92:	220f      	movs	r2, #15
 8001d94:	4393      	bics	r3, r2
 8001d96:	0019      	movs	r1, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4aa4      	ldr	r2, [pc, #656]	@ (800203c <UART_SetConfig+0x32c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d127      	bne.n	8001dfe <UART_SetConfig+0xee>
 8001dae:	4ba4      	ldr	r3, [pc, #656]	@ (8002040 <UART_SetConfig+0x330>)
 8001db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db2:	2203      	movs	r2, #3
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d017      	beq.n	8001dea <UART_SetConfig+0xda>
 8001dba:	d81b      	bhi.n	8001df4 <UART_SetConfig+0xe4>
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d00a      	beq.n	8001dd6 <UART_SetConfig+0xc6>
 8001dc0:	d818      	bhi.n	8001df4 <UART_SetConfig+0xe4>
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <UART_SetConfig+0xbc>
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d00a      	beq.n	8001de0 <UART_SetConfig+0xd0>
 8001dca:	e013      	b.n	8001df4 <UART_SetConfig+0xe4>
 8001dcc:	231b      	movs	r3, #27
 8001dce:	18fb      	adds	r3, r7, r3
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
 8001dd4:	e058      	b.n	8001e88 <UART_SetConfig+0x178>
 8001dd6:	231b      	movs	r3, #27
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
 8001dde:	e053      	b.n	8001e88 <UART_SetConfig+0x178>
 8001de0:	231b      	movs	r3, #27
 8001de2:	18fb      	adds	r3, r7, r3
 8001de4:	2204      	movs	r2, #4
 8001de6:	701a      	strb	r2, [r3, #0]
 8001de8:	e04e      	b.n	8001e88 <UART_SetConfig+0x178>
 8001dea:	231b      	movs	r3, #27
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	2208      	movs	r2, #8
 8001df0:	701a      	strb	r2, [r3, #0]
 8001df2:	e049      	b.n	8001e88 <UART_SetConfig+0x178>
 8001df4:	231b      	movs	r3, #27
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	2210      	movs	r2, #16
 8001dfa:	701a      	strb	r2, [r3, #0]
 8001dfc:	e044      	b.n	8001e88 <UART_SetConfig+0x178>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a90      	ldr	r2, [pc, #576]	@ (8002044 <UART_SetConfig+0x334>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d127      	bne.n	8001e58 <UART_SetConfig+0x148>
 8001e08:	4b8d      	ldr	r3, [pc, #564]	@ (8002040 <UART_SetConfig+0x330>)
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	220c      	movs	r2, #12
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b0c      	cmp	r3, #12
 8001e12:	d017      	beq.n	8001e44 <UART_SetConfig+0x134>
 8001e14:	d81b      	bhi.n	8001e4e <UART_SetConfig+0x13e>
 8001e16:	2b08      	cmp	r3, #8
 8001e18:	d00a      	beq.n	8001e30 <UART_SetConfig+0x120>
 8001e1a:	d818      	bhi.n	8001e4e <UART_SetConfig+0x13e>
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <UART_SetConfig+0x116>
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d00a      	beq.n	8001e3a <UART_SetConfig+0x12a>
 8001e24:	e013      	b.n	8001e4e <UART_SetConfig+0x13e>
 8001e26:	231b      	movs	r3, #27
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
 8001e2e:	e02b      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e30:	231b      	movs	r3, #27
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	2202      	movs	r2, #2
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e026      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e3a:	231b      	movs	r3, #27
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	2204      	movs	r2, #4
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	e021      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e44:	231b      	movs	r3, #27
 8001e46:	18fb      	adds	r3, r7, r3
 8001e48:	2208      	movs	r2, #8
 8001e4a:	701a      	strb	r2, [r3, #0]
 8001e4c:	e01c      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e4e:	231b      	movs	r3, #27
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	2210      	movs	r2, #16
 8001e54:	701a      	strb	r2, [r3, #0]
 8001e56:	e017      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a7a      	ldr	r2, [pc, #488]	@ (8002048 <UART_SetConfig+0x338>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d104      	bne.n	8001e6c <UART_SetConfig+0x15c>
 8001e62:	231b      	movs	r3, #27
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	e00d      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a76      	ldr	r2, [pc, #472]	@ (800204c <UART_SetConfig+0x33c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d104      	bne.n	8001e80 <UART_SetConfig+0x170>
 8001e76:	231b      	movs	r3, #27
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
 8001e7e:	e003      	b.n	8001e88 <UART_SetConfig+0x178>
 8001e80:	231b      	movs	r3, #27
 8001e82:	18fb      	adds	r3, r7, r3
 8001e84:	2210      	movs	r2, #16
 8001e86:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69da      	ldr	r2, [r3, #28]
 8001e8c:	2380      	movs	r3, #128	@ 0x80
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d000      	beq.n	8001e96 <UART_SetConfig+0x186>
 8001e94:	e065      	b.n	8001f62 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8001e96:	231b      	movs	r3, #27
 8001e98:	18fb      	adds	r3, r7, r3
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d015      	beq.n	8001ecc <UART_SetConfig+0x1bc>
 8001ea0:	dc18      	bgt.n	8001ed4 <UART_SetConfig+0x1c4>
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d00d      	beq.n	8001ec2 <UART_SetConfig+0x1b2>
 8001ea6:	dc15      	bgt.n	8001ed4 <UART_SetConfig+0x1c4>
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <UART_SetConfig+0x1a2>
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d005      	beq.n	8001ebc <UART_SetConfig+0x1ac>
 8001eb0:	e010      	b.n	8001ed4 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001eb2:	f7ff fce9 	bl	8001888 <HAL_RCC_GetPCLK1Freq>
 8001eb6:	0003      	movs	r3, r0
 8001eb8:	617b      	str	r3, [r7, #20]
        break;
 8001eba:	e012      	b.n	8001ee2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ebc:	4b64      	ldr	r3, [pc, #400]	@ (8002050 <UART_SetConfig+0x340>)
 8001ebe:	617b      	str	r3, [r7, #20]
        break;
 8001ec0:	e00f      	b.n	8001ee2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ec2:	f7ff fc55 	bl	8001770 <HAL_RCC_GetSysClockFreq>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	617b      	str	r3, [r7, #20]
        break;
 8001eca:	e00a      	b.n	8001ee2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ecc:	2380      	movs	r3, #128	@ 0x80
 8001ece:	021b      	lsls	r3, r3, #8
 8001ed0:	617b      	str	r3, [r7, #20]
        break;
 8001ed2:	e006      	b.n	8001ee2 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001ed8:	231a      	movs	r3, #26
 8001eda:	18fb      	adds	r3, r7, r3
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
        break;
 8001ee0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d100      	bne.n	8001eea <UART_SetConfig+0x1da>
 8001ee8:	e08d      	b.n	8002006 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001eee:	4b59      	ldr	r3, [pc, #356]	@ (8002054 <UART_SetConfig+0x344>)
 8001ef0:	0052      	lsls	r2, r2, #1
 8001ef2:	5ad3      	ldrh	r3, [r2, r3]
 8001ef4:	0019      	movs	r1, r3
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7fe f902 	bl	8000100 <__udivsi3>
 8001efc:	0003      	movs	r3, r0
 8001efe:	005a      	lsls	r2, r3, #1
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	085b      	lsrs	r3, r3, #1
 8001f06:	18d2      	adds	r2, r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	0010      	movs	r0, r2
 8001f10:	f7fe f8f6 	bl	8000100 <__udivsi3>
 8001f14:	0003      	movs	r3, r0
 8001f16:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b0f      	cmp	r3, #15
 8001f1c:	d91c      	bls.n	8001f58 <UART_SetConfig+0x248>
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	2380      	movs	r3, #128	@ 0x80
 8001f22:	025b      	lsls	r3, r3, #9
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d217      	bcs.n	8001f58 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	200e      	movs	r0, #14
 8001f2e:	183b      	adds	r3, r7, r0
 8001f30:	210f      	movs	r1, #15
 8001f32:	438a      	bics	r2, r1
 8001f34:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	085b      	lsrs	r3, r3, #1
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	4013      	ands	r3, r2
 8001f40:	b299      	uxth	r1, r3
 8001f42:	183b      	adds	r3, r7, r0
 8001f44:	183a      	adds	r2, r7, r0
 8001f46:	8812      	ldrh	r2, [r2, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	183a      	adds	r2, r7, r0
 8001f52:	8812      	ldrh	r2, [r2, #0]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	e056      	b.n	8002006 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001f58:	231a      	movs	r3, #26
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	701a      	strb	r2, [r3, #0]
 8001f60:	e051      	b.n	8002006 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f62:	231b      	movs	r3, #27
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d015      	beq.n	8001f98 <UART_SetConfig+0x288>
 8001f6c:	dc18      	bgt.n	8001fa0 <UART_SetConfig+0x290>
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d00d      	beq.n	8001f8e <UART_SetConfig+0x27e>
 8001f72:	dc15      	bgt.n	8001fa0 <UART_SetConfig+0x290>
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <UART_SetConfig+0x26e>
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d005      	beq.n	8001f88 <UART_SetConfig+0x278>
 8001f7c:	e010      	b.n	8001fa0 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f7e:	f7ff fc83 	bl	8001888 <HAL_RCC_GetPCLK1Freq>
 8001f82:	0003      	movs	r3, r0
 8001f84:	617b      	str	r3, [r7, #20]
        break;
 8001f86:	e012      	b.n	8001fae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f88:	4b31      	ldr	r3, [pc, #196]	@ (8002050 <UART_SetConfig+0x340>)
 8001f8a:	617b      	str	r3, [r7, #20]
        break;
 8001f8c:	e00f      	b.n	8001fae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f8e:	f7ff fbef 	bl	8001770 <HAL_RCC_GetSysClockFreq>
 8001f92:	0003      	movs	r3, r0
 8001f94:	617b      	str	r3, [r7, #20]
        break;
 8001f96:	e00a      	b.n	8001fae <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	021b      	lsls	r3, r3, #8
 8001f9c:	617b      	str	r3, [r7, #20]
        break;
 8001f9e:	e006      	b.n	8001fae <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001fa4:	231a      	movs	r3, #26
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	2201      	movs	r2, #1
 8001faa:	701a      	strb	r2, [r3, #0]
        break;
 8001fac:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d028      	beq.n	8002006 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fb8:	4b26      	ldr	r3, [pc, #152]	@ (8002054 <UART_SetConfig+0x344>)
 8001fba:	0052      	lsls	r2, r2, #1
 8001fbc:	5ad3      	ldrh	r3, [r2, r3]
 8001fbe:	0019      	movs	r1, r3
 8001fc0:	6978      	ldr	r0, [r7, #20]
 8001fc2:	f7fe f89d 	bl	8000100 <__udivsi3>
 8001fc6:	0003      	movs	r3, r0
 8001fc8:	001a      	movs	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	085b      	lsrs	r3, r3, #1
 8001fd0:	18d2      	adds	r2, r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	0010      	movs	r0, r2
 8001fda:	f7fe f891 	bl	8000100 <__udivsi3>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2b0f      	cmp	r3, #15
 8001fe6:	d90a      	bls.n	8001ffe <UART_SetConfig+0x2ee>
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	2380      	movs	r3, #128	@ 0x80
 8001fec:	025b      	lsls	r3, r3, #9
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d205      	bcs.n	8001ffe <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	e003      	b.n	8002006 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001ffe:	231a      	movs	r3, #26
 8002000:	18fb      	adds	r3, r7, r3
 8002002:	2201      	movs	r2, #1
 8002004:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	226a      	movs	r2, #106	@ 0x6a
 800200a:	2101      	movs	r1, #1
 800200c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2268      	movs	r2, #104	@ 0x68
 8002012:	2101      	movs	r1, #1
 8002014:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002022:	231a      	movs	r3, #26
 8002024:	18fb      	adds	r3, r7, r3
 8002026:	781b      	ldrb	r3, [r3, #0]
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b008      	add	sp, #32
 800202e:	bd80      	pop	{r7, pc}
 8002030:	cfff69f3 	.word	0xcfff69f3
 8002034:	ffffcfff 	.word	0xffffcfff
 8002038:	11fff4ff 	.word	0x11fff4ff
 800203c:	40013800 	.word	0x40013800
 8002040:	40021000 	.word	0x40021000
 8002044:	40004400 	.word	0x40004400
 8002048:	40004800 	.word	0x40004800
 800204c:	40004c00 	.word	0x40004c00
 8002050:	00f42400 	.word	0x00f42400
 8002054:	08003148 	.word	0x08003148

08002058 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002064:	2208      	movs	r2, #8
 8002066:	4013      	ands	r3, r2
 8002068:	d00b      	beq.n	8002082 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a4a      	ldr	r2, [pc, #296]	@ (800219c <UART_AdvFeatureConfig+0x144>)
 8002072:	4013      	ands	r3, r2
 8002074:	0019      	movs	r1, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002086:	2201      	movs	r2, #1
 8002088:	4013      	ands	r3, r2
 800208a:	d00b      	beq.n	80020a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4a43      	ldr	r2, [pc, #268]	@ (80021a0 <UART_AdvFeatureConfig+0x148>)
 8002094:	4013      	ands	r3, r2
 8002096:	0019      	movs	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a8:	2202      	movs	r2, #2
 80020aa:	4013      	ands	r3, r2
 80020ac:	d00b      	beq.n	80020c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	4a3b      	ldr	r2, [pc, #236]	@ (80021a4 <UART_AdvFeatureConfig+0x14c>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ca:	2204      	movs	r2, #4
 80020cc:	4013      	ands	r3, r2
 80020ce:	d00b      	beq.n	80020e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4a34      	ldr	r2, [pc, #208]	@ (80021a8 <UART_AdvFeatureConfig+0x150>)
 80020d8:	4013      	ands	r3, r2
 80020da:	0019      	movs	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ec:	2210      	movs	r2, #16
 80020ee:	4013      	ands	r3, r2
 80020f0:	d00b      	beq.n	800210a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	4a2c      	ldr	r2, [pc, #176]	@ (80021ac <UART_AdvFeatureConfig+0x154>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	430a      	orrs	r2, r1
 8002108:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210e:	2220      	movs	r2, #32
 8002110:	4013      	ands	r3, r2
 8002112:	d00b      	beq.n	800212c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	4a25      	ldr	r2, [pc, #148]	@ (80021b0 <UART_AdvFeatureConfig+0x158>)
 800211c:	4013      	ands	r3, r2
 800211e:	0019      	movs	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002130:	2240      	movs	r2, #64	@ 0x40
 8002132:	4013      	ands	r3, r2
 8002134:	d01d      	beq.n	8002172 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a1d      	ldr	r2, [pc, #116]	@ (80021b4 <UART_AdvFeatureConfig+0x15c>)
 800213e:	4013      	ands	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	430a      	orrs	r2, r1
 800214c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	035b      	lsls	r3, r3, #13
 8002156:	429a      	cmp	r2, r3
 8002158:	d10b      	bne.n	8002172 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	4a15      	ldr	r2, [pc, #84]	@ (80021b8 <UART_AdvFeatureConfig+0x160>)
 8002162:	4013      	ands	r3, r2
 8002164:	0019      	movs	r1, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002176:	2280      	movs	r2, #128	@ 0x80
 8002178:	4013      	ands	r3, r2
 800217a:	d00b      	beq.n	8002194 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	4a0e      	ldr	r2, [pc, #56]	@ (80021bc <UART_AdvFeatureConfig+0x164>)
 8002184:	4013      	ands	r3, r2
 8002186:	0019      	movs	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	605a      	str	r2, [r3, #4]
  }
}
 8002194:	46c0      	nop			@ (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b002      	add	sp, #8
 800219a:	bd80      	pop	{r7, pc}
 800219c:	ffff7fff 	.word	0xffff7fff
 80021a0:	fffdffff 	.word	0xfffdffff
 80021a4:	fffeffff 	.word	0xfffeffff
 80021a8:	fffbffff 	.word	0xfffbffff
 80021ac:	ffffefff 	.word	0xffffefff
 80021b0:	ffffdfff 	.word	0xffffdfff
 80021b4:	ffefffff 	.word	0xffefffff
 80021b8:	ff9fffff 	.word	0xff9fffff
 80021bc:	fff7ffff 	.word	0xfff7ffff

080021c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b092      	sub	sp, #72	@ 0x48
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2290      	movs	r2, #144	@ 0x90
 80021cc:	2100      	movs	r1, #0
 80021ce:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80021d0:	f7fe fa30 	bl	8000634 <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2208      	movs	r2, #8
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d12d      	bne.n	8002242 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021e8:	2280      	movs	r2, #128	@ 0x80
 80021ea:	0391      	lsls	r1, r2, #14
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4a47      	ldr	r2, [pc, #284]	@ (800230c <UART_CheckIdleState+0x14c>)
 80021f0:	9200      	str	r2, [sp, #0]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f000 f88e 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 80021f8:	1e03      	subs	r3, r0, #0
 80021fa:	d022      	beq.n	8002242 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002204:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002206:	2301      	movs	r3, #1
 8002208:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800220a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800220c:	f383 8810 	msr	PRIMASK, r3
}
 8002210:	46c0      	nop			@ (mov r8, r8)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2180      	movs	r1, #128	@ 0x80
 800221e:	438a      	bics	r2, r1
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002228:	f383 8810 	msr	PRIMASK, r3
}
 800222c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2288      	movs	r2, #136	@ 0x88
 8002232:	2120      	movs	r1, #32
 8002234:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2284      	movs	r2, #132	@ 0x84
 800223a:	2100      	movs	r1, #0
 800223c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e060      	b.n	8002304 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2204      	movs	r2, #4
 800224a:	4013      	ands	r3, r2
 800224c:	2b04      	cmp	r3, #4
 800224e:	d146      	bne.n	80022de <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002252:	2280      	movs	r2, #128	@ 0x80
 8002254:	03d1      	lsls	r1, r2, #15
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	4a2c      	ldr	r2, [pc, #176]	@ (800230c <UART_CheckIdleState+0x14c>)
 800225a:	9200      	str	r2, [sp, #0]
 800225c:	2200      	movs	r2, #0
 800225e:	f000 f859 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 8002262:	1e03      	subs	r3, r0, #0
 8002264:	d03b      	beq.n	80022de <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002266:	f3ef 8310 	mrs	r3, PRIMASK
 800226a:	60fb      	str	r3, [r7, #12]
  return(result);
 800226c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800226e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002270:	2301      	movs	r3, #1
 8002272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	f383 8810 	msr	PRIMASK, r3
}
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4922      	ldr	r1, [pc, #136]	@ (8002310 <UART_CheckIdleState+0x150>)
 8002288:	400a      	ands	r2, r1
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800228e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f383 8810 	msr	PRIMASK, r3
}
 8002296:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002298:	f3ef 8310 	mrs	r3, PRIMASK
 800229c:	61bb      	str	r3, [r7, #24]
  return(result);
 800229e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80022a2:	2301      	movs	r3, #1
 80022a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f383 8810 	msr	PRIMASK, r3
}
 80022ac:	46c0      	nop			@ (mov r8, r8)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2101      	movs	r1, #1
 80022ba:	438a      	bics	r2, r1
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c2:	6a3b      	ldr	r3, [r7, #32]
 80022c4:	f383 8810 	msr	PRIMASK, r3
}
 80022c8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	228c      	movs	r2, #140	@ 0x8c
 80022ce:	2120      	movs	r1, #32
 80022d0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2284      	movs	r2, #132	@ 0x84
 80022d6:	2100      	movs	r1, #0
 80022d8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e012      	b.n	8002304 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2288      	movs	r2, #136	@ 0x88
 80022e2:	2120      	movs	r1, #32
 80022e4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	228c      	movs	r2, #140	@ 0x8c
 80022ea:	2120      	movs	r1, #32
 80022ec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2284      	movs	r2, #132	@ 0x84
 80022fe:	2100      	movs	r1, #0
 8002300:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b010      	add	sp, #64	@ 0x40
 800230a:	bd80      	pop	{r7, pc}
 800230c:	01ffffff 	.word	0x01ffffff
 8002310:	fffffedf 	.word	0xfffffedf

08002314 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002324:	e051      	b.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	3301      	adds	r3, #1
 800232a:	d04e      	beq.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800232c:	f7fe f982 	bl	8000634 <HAL_GetTick>
 8002330:	0002      	movs	r2, r0
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	429a      	cmp	r2, r3
 800233a:	d302      	bcc.n	8002342 <UART_WaitOnFlagUntilTimeout+0x2e>
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d101      	bne.n	8002346 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e051      	b.n	80023ea <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2204      	movs	r2, #4
 800234e:	4013      	ands	r3, r2
 8002350:	d03b      	beq.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b80      	cmp	r3, #128	@ 0x80
 8002356:	d038      	beq.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2b40      	cmp	r3, #64	@ 0x40
 800235c:	d035      	beq.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	2208      	movs	r2, #8
 8002366:	4013      	ands	r3, r2
 8002368:	2b08      	cmp	r3, #8
 800236a:	d111      	bne.n	8002390 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2208      	movs	r2, #8
 8002372:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	0018      	movs	r0, r3
 8002378:	f000 f83c 	bl	80023f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2290      	movs	r2, #144	@ 0x90
 8002380:	2108      	movs	r1, #8
 8002382:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2284      	movs	r2, #132	@ 0x84
 8002388:	2100      	movs	r1, #0
 800238a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e02c      	b.n	80023ea <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	69da      	ldr	r2, [r3, #28]
 8002396:	2380      	movs	r3, #128	@ 0x80
 8002398:	011b      	lsls	r3, r3, #4
 800239a:	401a      	ands	r2, r3
 800239c:	2380      	movs	r3, #128	@ 0x80
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d112      	bne.n	80023ca <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2280      	movs	r2, #128	@ 0x80
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	0018      	movs	r0, r3
 80023b2:	f000 f81f 	bl	80023f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2290      	movs	r2, #144	@ 0x90
 80023ba:	2120      	movs	r1, #32
 80023bc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2284      	movs	r2, #132	@ 0x84
 80023c2:	2100      	movs	r1, #0
 80023c4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e00f      	b.n	80023ea <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	4013      	ands	r3, r2
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	425a      	negs	r2, r3
 80023da:	4153      	adcs	r3, r2
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	001a      	movs	r2, r3
 80023e0:	1dfb      	adds	r3, r7, #7
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d09e      	beq.n	8002326 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	0018      	movs	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b004      	add	sp, #16
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08e      	sub	sp, #56	@ 0x38
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002400:	617b      	str	r3, [r7, #20]
  return(result);
 8002402:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002404:	637b      	str	r3, [r7, #52]	@ 0x34
 8002406:	2301      	movs	r3, #1
 8002408:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	f383 8810 	msr	PRIMASK, r3
}
 8002410:	46c0      	nop			@ (mov r8, r8)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4926      	ldr	r1, [pc, #152]	@ (80024b8 <UART_EndRxTransfer+0xc4>)
 800241e:	400a      	ands	r2, r1
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002424:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	f383 8810 	msr	PRIMASK, r3
}
 800242c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800242e:	f3ef 8310 	mrs	r3, PRIMASK
 8002432:	623b      	str	r3, [r7, #32]
  return(result);
 8002434:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002436:	633b      	str	r3, [r7, #48]	@ 0x30
 8002438:	2301      	movs	r3, #1
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	f383 8810 	msr	PRIMASK, r3
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	491b      	ldr	r1, [pc, #108]	@ (80024bc <UART_EndRxTransfer+0xc8>)
 8002450:	400a      	ands	r2, r1
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002456:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800245a:	f383 8810 	msr	PRIMASK, r3
}
 800245e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002464:	2b01      	cmp	r3, #1
 8002466:	d118      	bne.n	800249a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002468:	f3ef 8310 	mrs	r3, PRIMASK
 800246c:	60bb      	str	r3, [r7, #8]
  return(result);
 800246e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002472:	2301      	movs	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f383 8810 	msr	PRIMASK, r3
}
 800247c:	46c0      	nop			@ (mov r8, r8)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2110      	movs	r1, #16
 800248a:	438a      	bics	r2, r1
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002490:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	f383 8810 	msr	PRIMASK, r3
}
 8002498:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	228c      	movs	r2, #140	@ 0x8c
 800249e:	2120      	movs	r1, #32
 80024a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80024ae:	46c0      	nop			@ (mov r8, r8)
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b00e      	add	sp, #56	@ 0x38
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	fffffedf 	.word	0xfffffedf
 80024bc:	effffffe 	.word	0xeffffffe

080024c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2284      	movs	r2, #132	@ 0x84
 80024cc:	5c9b      	ldrb	r3, [r3, r2]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d101      	bne.n	80024d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80024d2:	2302      	movs	r3, #2
 80024d4:	e027      	b.n	8002526 <HAL_UARTEx_DisableFifoMode+0x66>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2284      	movs	r2, #132	@ 0x84
 80024da:	2101      	movs	r1, #1
 80024dc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2288      	movs	r2, #136	@ 0x88
 80024e2:	2124      	movs	r1, #36	@ 0x24
 80024e4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2101      	movs	r1, #1
 80024fa:	438a      	bics	r2, r1
 80024fc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	4a0b      	ldr	r2, [pc, #44]	@ (8002530 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002502:	4013      	ands	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2288      	movs	r2, #136	@ 0x88
 8002518:	2120      	movs	r1, #32
 800251a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2284      	movs	r2, #132	@ 0x84
 8002520:	2100      	movs	r1, #0
 8002522:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	0018      	movs	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	b004      	add	sp, #16
 800252c:	bd80      	pop	{r7, pc}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	dfffffff 	.word	0xdfffffff

08002534 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2284      	movs	r2, #132	@ 0x84
 8002542:	5c9b      	ldrb	r3, [r3, r2]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002548:	2302      	movs	r3, #2
 800254a:	e02e      	b.n	80025aa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2284      	movs	r2, #132	@ 0x84
 8002550:	2101      	movs	r1, #1
 8002552:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2288      	movs	r2, #136	@ 0x88
 8002558:	2124      	movs	r1, #36	@ 0x24
 800255a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2101      	movs	r1, #1
 8002570:	438a      	bics	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	08d9      	lsrs	r1, r3, #3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	683a      	ldr	r2, [r7, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	0018      	movs	r0, r3
 800258c:	f000 f854 	bl	8002638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68fa      	ldr	r2, [r7, #12]
 8002596:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2288      	movs	r2, #136	@ 0x88
 800259c:	2120      	movs	r1, #32
 800259e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2284      	movs	r2, #132	@ 0x84
 80025a4:	2100      	movs	r1, #0
 80025a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b004      	add	sp, #16
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2284      	movs	r2, #132	@ 0x84
 80025c2:	5c9b      	ldrb	r3, [r3, r2]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e02f      	b.n	800262c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2284      	movs	r2, #132	@ 0x84
 80025d0:	2101      	movs	r1, #1
 80025d2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2288      	movs	r2, #136	@ 0x88
 80025d8:	2124      	movs	r1, #36	@ 0x24
 80025da:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2101      	movs	r1, #1
 80025f0:	438a      	bics	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002634 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	0019      	movs	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	0018      	movs	r0, r3
 800260e:	f000 f813 	bl	8002638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2288      	movs	r2, #136	@ 0x88
 800261e:	2120      	movs	r1, #32
 8002620:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2284      	movs	r2, #132	@ 0x84
 8002626:	2100      	movs	r1, #0
 8002628:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	0018      	movs	r0, r3
 800262e:	46bd      	mov	sp, r7
 8002630:	b004      	add	sp, #16
 8002632:	bd80      	pop	{r7, pc}
 8002634:	f1ffffff 	.word	0xf1ffffff

08002638 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002644:	2b00      	cmp	r3, #0
 8002646:	d108      	bne.n	800265a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	226a      	movs	r2, #106	@ 0x6a
 800264c:	2101      	movs	r1, #1
 800264e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2268      	movs	r2, #104	@ 0x68
 8002654:	2101      	movs	r1, #1
 8002656:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002658:	e043      	b.n	80026e2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800265a:	260f      	movs	r6, #15
 800265c:	19bb      	adds	r3, r7, r6
 800265e:	2208      	movs	r2, #8
 8002660:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002662:	200e      	movs	r0, #14
 8002664:	183b      	adds	r3, r7, r0
 8002666:	2208      	movs	r2, #8
 8002668:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	0e5b      	lsrs	r3, r3, #25
 8002672:	b2da      	uxtb	r2, r3
 8002674:	240d      	movs	r4, #13
 8002676:	193b      	adds	r3, r7, r4
 8002678:	2107      	movs	r1, #7
 800267a:	400a      	ands	r2, r1
 800267c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	0f5b      	lsrs	r3, r3, #29
 8002686:	b2da      	uxtb	r2, r3
 8002688:	250c      	movs	r5, #12
 800268a:	197b      	adds	r3, r7, r5
 800268c:	2107      	movs	r1, #7
 800268e:	400a      	ands	r2, r1
 8002690:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002692:	183b      	adds	r3, r7, r0
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	197a      	adds	r2, r7, r5
 8002698:	7812      	ldrb	r2, [r2, #0]
 800269a:	4914      	ldr	r1, [pc, #80]	@ (80026ec <UARTEx_SetNbDataToProcess+0xb4>)
 800269c:	5c8a      	ldrb	r2, [r1, r2]
 800269e:	435a      	muls	r2, r3
 80026a0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80026a2:	197b      	adds	r3, r7, r5
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	4a12      	ldr	r2, [pc, #72]	@ (80026f0 <UARTEx_SetNbDataToProcess+0xb8>)
 80026a8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80026aa:	0019      	movs	r1, r3
 80026ac:	f7fd fdb2 	bl	8000214 <__divsi3>
 80026b0:	0003      	movs	r3, r0
 80026b2:	b299      	uxth	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	226a      	movs	r2, #106	@ 0x6a
 80026b8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80026ba:	19bb      	adds	r3, r7, r6
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	193a      	adds	r2, r7, r4
 80026c0:	7812      	ldrb	r2, [r2, #0]
 80026c2:	490a      	ldr	r1, [pc, #40]	@ (80026ec <UARTEx_SetNbDataToProcess+0xb4>)
 80026c4:	5c8a      	ldrb	r2, [r1, r2]
 80026c6:	435a      	muls	r2, r3
 80026c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80026ca:	193b      	adds	r3, r7, r4
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4a08      	ldr	r2, [pc, #32]	@ (80026f0 <UARTEx_SetNbDataToProcess+0xb8>)
 80026d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80026d2:	0019      	movs	r1, r3
 80026d4:	f7fd fd9e 	bl	8000214 <__divsi3>
 80026d8:	0003      	movs	r3, r0
 80026da:	b299      	uxth	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2268      	movs	r2, #104	@ 0x68
 80026e0:	5299      	strh	r1, [r3, r2]
}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b005      	add	sp, #20
 80026e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	08003160 	.word	0x08003160
 80026f0:	08003168 	.word	0x08003168

080026f4 <std>:
 80026f4:	2300      	movs	r3, #0
 80026f6:	b510      	push	{r4, lr}
 80026f8:	0004      	movs	r4, r0
 80026fa:	6003      	str	r3, [r0, #0]
 80026fc:	6043      	str	r3, [r0, #4]
 80026fe:	6083      	str	r3, [r0, #8]
 8002700:	8181      	strh	r1, [r0, #12]
 8002702:	6643      	str	r3, [r0, #100]	@ 0x64
 8002704:	81c2      	strh	r2, [r0, #14]
 8002706:	6103      	str	r3, [r0, #16]
 8002708:	6143      	str	r3, [r0, #20]
 800270a:	6183      	str	r3, [r0, #24]
 800270c:	0019      	movs	r1, r3
 800270e:	2208      	movs	r2, #8
 8002710:	305c      	adds	r0, #92	@ 0x5c
 8002712:	f000 f9ff 	bl	8002b14 <memset>
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <std+0x50>)
 8002718:	6224      	str	r4, [r4, #32]
 800271a:	6263      	str	r3, [r4, #36]	@ 0x24
 800271c:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <std+0x54>)
 800271e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002720:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <std+0x58>)
 8002722:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002724:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <std+0x5c>)
 8002726:	6323      	str	r3, [r4, #48]	@ 0x30
 8002728:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <std+0x60>)
 800272a:	429c      	cmp	r4, r3
 800272c:	d005      	beq.n	800273a <std+0x46>
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <std+0x64>)
 8002730:	429c      	cmp	r4, r3
 8002732:	d002      	beq.n	800273a <std+0x46>
 8002734:	4b09      	ldr	r3, [pc, #36]	@ (800275c <std+0x68>)
 8002736:	429c      	cmp	r4, r3
 8002738:	d103      	bne.n	8002742 <std+0x4e>
 800273a:	0020      	movs	r0, r4
 800273c:	3058      	adds	r0, #88	@ 0x58
 800273e:	f000 fa69 	bl	8002c14 <__retarget_lock_init_recursive>
 8002742:	bd10      	pop	{r4, pc}
 8002744:	0800293d 	.word	0x0800293d
 8002748:	08002965 	.word	0x08002965
 800274c:	0800299d 	.word	0x0800299d
 8002750:	080029c9 	.word	0x080029c9
 8002754:	2000011c 	.word	0x2000011c
 8002758:	20000184 	.word	0x20000184
 800275c:	200001ec 	.word	0x200001ec

08002760 <stdio_exit_handler>:
 8002760:	b510      	push	{r4, lr}
 8002762:	4a03      	ldr	r2, [pc, #12]	@ (8002770 <stdio_exit_handler+0x10>)
 8002764:	4903      	ldr	r1, [pc, #12]	@ (8002774 <stdio_exit_handler+0x14>)
 8002766:	4804      	ldr	r0, [pc, #16]	@ (8002778 <stdio_exit_handler+0x18>)
 8002768:	f000 f86c 	bl	8002844 <_fwalk_sglue>
 800276c:	bd10      	pop	{r4, pc}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	2000000c 	.word	0x2000000c
 8002774:	08002f21 	.word	0x08002f21
 8002778:	2000001c 	.word	0x2000001c

0800277c <cleanup_stdio>:
 800277c:	6841      	ldr	r1, [r0, #4]
 800277e:	4b0b      	ldr	r3, [pc, #44]	@ (80027ac <cleanup_stdio+0x30>)
 8002780:	b510      	push	{r4, lr}
 8002782:	0004      	movs	r4, r0
 8002784:	4299      	cmp	r1, r3
 8002786:	d001      	beq.n	800278c <cleanup_stdio+0x10>
 8002788:	f000 fbca 	bl	8002f20 <_fflush_r>
 800278c:	68a1      	ldr	r1, [r4, #8]
 800278e:	4b08      	ldr	r3, [pc, #32]	@ (80027b0 <cleanup_stdio+0x34>)
 8002790:	4299      	cmp	r1, r3
 8002792:	d002      	beq.n	800279a <cleanup_stdio+0x1e>
 8002794:	0020      	movs	r0, r4
 8002796:	f000 fbc3 	bl	8002f20 <_fflush_r>
 800279a:	68e1      	ldr	r1, [r4, #12]
 800279c:	4b05      	ldr	r3, [pc, #20]	@ (80027b4 <cleanup_stdio+0x38>)
 800279e:	4299      	cmp	r1, r3
 80027a0:	d002      	beq.n	80027a8 <cleanup_stdio+0x2c>
 80027a2:	0020      	movs	r0, r4
 80027a4:	f000 fbbc 	bl	8002f20 <_fflush_r>
 80027a8:	bd10      	pop	{r4, pc}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	2000011c 	.word	0x2000011c
 80027b0:	20000184 	.word	0x20000184
 80027b4:	200001ec 	.word	0x200001ec

080027b8 <global_stdio_init.part.0>:
 80027b8:	b510      	push	{r4, lr}
 80027ba:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <global_stdio_init.part.0+0x28>)
 80027bc:	4a09      	ldr	r2, [pc, #36]	@ (80027e4 <global_stdio_init.part.0+0x2c>)
 80027be:	2104      	movs	r1, #4
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	4809      	ldr	r0, [pc, #36]	@ (80027e8 <global_stdio_init.part.0+0x30>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	f7ff ff95 	bl	80026f4 <std>
 80027ca:	2201      	movs	r2, #1
 80027cc:	2109      	movs	r1, #9
 80027ce:	4807      	ldr	r0, [pc, #28]	@ (80027ec <global_stdio_init.part.0+0x34>)
 80027d0:	f7ff ff90 	bl	80026f4 <std>
 80027d4:	2202      	movs	r2, #2
 80027d6:	2112      	movs	r1, #18
 80027d8:	4805      	ldr	r0, [pc, #20]	@ (80027f0 <global_stdio_init.part.0+0x38>)
 80027da:	f7ff ff8b 	bl	80026f4 <std>
 80027de:	bd10      	pop	{r4, pc}
 80027e0:	20000254 	.word	0x20000254
 80027e4:	08002761 	.word	0x08002761
 80027e8:	2000011c 	.word	0x2000011c
 80027ec:	20000184 	.word	0x20000184
 80027f0:	200001ec 	.word	0x200001ec

080027f4 <__sfp_lock_acquire>:
 80027f4:	b510      	push	{r4, lr}
 80027f6:	4802      	ldr	r0, [pc, #8]	@ (8002800 <__sfp_lock_acquire+0xc>)
 80027f8:	f000 fa0d 	bl	8002c16 <__retarget_lock_acquire_recursive>
 80027fc:	bd10      	pop	{r4, pc}
 80027fe:	46c0      	nop			@ (mov r8, r8)
 8002800:	2000025d 	.word	0x2000025d

08002804 <__sfp_lock_release>:
 8002804:	b510      	push	{r4, lr}
 8002806:	4802      	ldr	r0, [pc, #8]	@ (8002810 <__sfp_lock_release+0xc>)
 8002808:	f000 fa06 	bl	8002c18 <__retarget_lock_release_recursive>
 800280c:	bd10      	pop	{r4, pc}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	2000025d 	.word	0x2000025d

08002814 <__sinit>:
 8002814:	b510      	push	{r4, lr}
 8002816:	0004      	movs	r4, r0
 8002818:	f7ff ffec 	bl	80027f4 <__sfp_lock_acquire>
 800281c:	6a23      	ldr	r3, [r4, #32]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <__sinit+0x14>
 8002822:	f7ff ffef 	bl	8002804 <__sfp_lock_release>
 8002826:	bd10      	pop	{r4, pc}
 8002828:	4b04      	ldr	r3, [pc, #16]	@ (800283c <__sinit+0x28>)
 800282a:	6223      	str	r3, [r4, #32]
 800282c:	4b04      	ldr	r3, [pc, #16]	@ (8002840 <__sinit+0x2c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1f6      	bne.n	8002822 <__sinit+0xe>
 8002834:	f7ff ffc0 	bl	80027b8 <global_stdio_init.part.0>
 8002838:	e7f3      	b.n	8002822 <__sinit+0xe>
 800283a:	46c0      	nop			@ (mov r8, r8)
 800283c:	0800277d 	.word	0x0800277d
 8002840:	20000254 	.word	0x20000254

08002844 <_fwalk_sglue>:
 8002844:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002846:	0014      	movs	r4, r2
 8002848:	2600      	movs	r6, #0
 800284a:	9000      	str	r0, [sp, #0]
 800284c:	9101      	str	r1, [sp, #4]
 800284e:	68a5      	ldr	r5, [r4, #8]
 8002850:	6867      	ldr	r7, [r4, #4]
 8002852:	3f01      	subs	r7, #1
 8002854:	d504      	bpl.n	8002860 <_fwalk_sglue+0x1c>
 8002856:	6824      	ldr	r4, [r4, #0]
 8002858:	2c00      	cmp	r4, #0
 800285a:	d1f8      	bne.n	800284e <_fwalk_sglue+0xa>
 800285c:	0030      	movs	r0, r6
 800285e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002860:	89ab      	ldrh	r3, [r5, #12]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d908      	bls.n	8002878 <_fwalk_sglue+0x34>
 8002866:	220e      	movs	r2, #14
 8002868:	5eab      	ldrsh	r3, [r5, r2]
 800286a:	3301      	adds	r3, #1
 800286c:	d004      	beq.n	8002878 <_fwalk_sglue+0x34>
 800286e:	0029      	movs	r1, r5
 8002870:	9800      	ldr	r0, [sp, #0]
 8002872:	9b01      	ldr	r3, [sp, #4]
 8002874:	4798      	blx	r3
 8002876:	4306      	orrs	r6, r0
 8002878:	3568      	adds	r5, #104	@ 0x68
 800287a:	e7ea      	b.n	8002852 <_fwalk_sglue+0xe>

0800287c <_puts_r>:
 800287c:	6a03      	ldr	r3, [r0, #32]
 800287e:	b570      	push	{r4, r5, r6, lr}
 8002880:	0005      	movs	r5, r0
 8002882:	000e      	movs	r6, r1
 8002884:	6884      	ldr	r4, [r0, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <_puts_r+0x12>
 800288a:	f7ff ffc3 	bl	8002814 <__sinit>
 800288e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002890:	07db      	lsls	r3, r3, #31
 8002892:	d405      	bmi.n	80028a0 <_puts_r+0x24>
 8002894:	89a3      	ldrh	r3, [r4, #12]
 8002896:	059b      	lsls	r3, r3, #22
 8002898:	d402      	bmi.n	80028a0 <_puts_r+0x24>
 800289a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800289c:	f000 f9bb 	bl	8002c16 <__retarget_lock_acquire_recursive>
 80028a0:	89a3      	ldrh	r3, [r4, #12]
 80028a2:	071b      	lsls	r3, r3, #28
 80028a4:	d502      	bpl.n	80028ac <_puts_r+0x30>
 80028a6:	6923      	ldr	r3, [r4, #16]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d11f      	bne.n	80028ec <_puts_r+0x70>
 80028ac:	0021      	movs	r1, r4
 80028ae:	0028      	movs	r0, r5
 80028b0:	f000 f8d2 	bl	8002a58 <__swsetup_r>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d019      	beq.n	80028ec <_puts_r+0x70>
 80028b8:	2501      	movs	r5, #1
 80028ba:	426d      	negs	r5, r5
 80028bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80028be:	07db      	lsls	r3, r3, #31
 80028c0:	d405      	bmi.n	80028ce <_puts_r+0x52>
 80028c2:	89a3      	ldrh	r3, [r4, #12]
 80028c4:	059b      	lsls	r3, r3, #22
 80028c6:	d402      	bmi.n	80028ce <_puts_r+0x52>
 80028c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80028ca:	f000 f9a5 	bl	8002c18 <__retarget_lock_release_recursive>
 80028ce:	0028      	movs	r0, r5
 80028d0:	bd70      	pop	{r4, r5, r6, pc}
 80028d2:	3601      	adds	r6, #1
 80028d4:	60a3      	str	r3, [r4, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	da04      	bge.n	80028e4 <_puts_r+0x68>
 80028da:	69a2      	ldr	r2, [r4, #24]
 80028dc:	429a      	cmp	r2, r3
 80028de:	dc16      	bgt.n	800290e <_puts_r+0x92>
 80028e0:	290a      	cmp	r1, #10
 80028e2:	d014      	beq.n	800290e <_puts_r+0x92>
 80028e4:	6823      	ldr	r3, [r4, #0]
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	6022      	str	r2, [r4, #0]
 80028ea:	7019      	strb	r1, [r3, #0]
 80028ec:	68a3      	ldr	r3, [r4, #8]
 80028ee:	7831      	ldrb	r1, [r6, #0]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	2900      	cmp	r1, #0
 80028f4:	d1ed      	bne.n	80028d2 <_puts_r+0x56>
 80028f6:	60a3      	str	r3, [r4, #8]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	da0f      	bge.n	800291c <_puts_r+0xa0>
 80028fc:	0022      	movs	r2, r4
 80028fe:	0028      	movs	r0, r5
 8002900:	310a      	adds	r1, #10
 8002902:	f000 f867 	bl	80029d4 <__swbuf_r>
 8002906:	3001      	adds	r0, #1
 8002908:	d0d6      	beq.n	80028b8 <_puts_r+0x3c>
 800290a:	250a      	movs	r5, #10
 800290c:	e7d6      	b.n	80028bc <_puts_r+0x40>
 800290e:	0022      	movs	r2, r4
 8002910:	0028      	movs	r0, r5
 8002912:	f000 f85f 	bl	80029d4 <__swbuf_r>
 8002916:	3001      	adds	r0, #1
 8002918:	d1e8      	bne.n	80028ec <_puts_r+0x70>
 800291a:	e7cd      	b.n	80028b8 <_puts_r+0x3c>
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	1c5a      	adds	r2, r3, #1
 8002920:	6022      	str	r2, [r4, #0]
 8002922:	220a      	movs	r2, #10
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	e7f0      	b.n	800290a <_puts_r+0x8e>

08002928 <puts>:
 8002928:	b510      	push	{r4, lr}
 800292a:	4b03      	ldr	r3, [pc, #12]	@ (8002938 <puts+0x10>)
 800292c:	0001      	movs	r1, r0
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	f7ff ffa4 	bl	800287c <_puts_r>
 8002934:	bd10      	pop	{r4, pc}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	20000018 	.word	0x20000018

0800293c <__sread>:
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	000c      	movs	r4, r1
 8002940:	250e      	movs	r5, #14
 8002942:	5f49      	ldrsh	r1, [r1, r5]
 8002944:	f000 f914 	bl	8002b70 <_read_r>
 8002948:	2800      	cmp	r0, #0
 800294a:	db03      	blt.n	8002954 <__sread+0x18>
 800294c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800294e:	181b      	adds	r3, r3, r0
 8002950:	6563      	str	r3, [r4, #84]	@ 0x54
 8002952:	bd70      	pop	{r4, r5, r6, pc}
 8002954:	89a3      	ldrh	r3, [r4, #12]
 8002956:	4a02      	ldr	r2, [pc, #8]	@ (8002960 <__sread+0x24>)
 8002958:	4013      	ands	r3, r2
 800295a:	81a3      	strh	r3, [r4, #12]
 800295c:	e7f9      	b.n	8002952 <__sread+0x16>
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	ffffefff 	.word	0xffffefff

08002964 <__swrite>:
 8002964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002966:	001f      	movs	r7, r3
 8002968:	898b      	ldrh	r3, [r1, #12]
 800296a:	0005      	movs	r5, r0
 800296c:	000c      	movs	r4, r1
 800296e:	0016      	movs	r6, r2
 8002970:	05db      	lsls	r3, r3, #23
 8002972:	d505      	bpl.n	8002980 <__swrite+0x1c>
 8002974:	230e      	movs	r3, #14
 8002976:	5ec9      	ldrsh	r1, [r1, r3]
 8002978:	2200      	movs	r2, #0
 800297a:	2302      	movs	r3, #2
 800297c:	f000 f8e4 	bl	8002b48 <_lseek_r>
 8002980:	89a3      	ldrh	r3, [r4, #12]
 8002982:	4a05      	ldr	r2, [pc, #20]	@ (8002998 <__swrite+0x34>)
 8002984:	0028      	movs	r0, r5
 8002986:	4013      	ands	r3, r2
 8002988:	81a3      	strh	r3, [r4, #12]
 800298a:	0032      	movs	r2, r6
 800298c:	230e      	movs	r3, #14
 800298e:	5ee1      	ldrsh	r1, [r4, r3]
 8002990:	003b      	movs	r3, r7
 8002992:	f000 f901 	bl	8002b98 <_write_r>
 8002996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002998:	ffffefff 	.word	0xffffefff

0800299c <__sseek>:
 800299c:	b570      	push	{r4, r5, r6, lr}
 800299e:	000c      	movs	r4, r1
 80029a0:	250e      	movs	r5, #14
 80029a2:	5f49      	ldrsh	r1, [r1, r5]
 80029a4:	f000 f8d0 	bl	8002b48 <_lseek_r>
 80029a8:	89a3      	ldrh	r3, [r4, #12]
 80029aa:	1c42      	adds	r2, r0, #1
 80029ac:	d103      	bne.n	80029b6 <__sseek+0x1a>
 80029ae:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <__sseek+0x28>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	81a3      	strh	r3, [r4, #12]
 80029b4:	bd70      	pop	{r4, r5, r6, pc}
 80029b6:	2280      	movs	r2, #128	@ 0x80
 80029b8:	0152      	lsls	r2, r2, #5
 80029ba:	4313      	orrs	r3, r2
 80029bc:	81a3      	strh	r3, [r4, #12]
 80029be:	6560      	str	r0, [r4, #84]	@ 0x54
 80029c0:	e7f8      	b.n	80029b4 <__sseek+0x18>
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	ffffefff 	.word	0xffffefff

080029c8 <__sclose>:
 80029c8:	b510      	push	{r4, lr}
 80029ca:	230e      	movs	r3, #14
 80029cc:	5ec9      	ldrsh	r1, [r1, r3]
 80029ce:	f000 f8a9 	bl	8002b24 <_close_r>
 80029d2:	bd10      	pop	{r4, pc}

080029d4 <__swbuf_r>:
 80029d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d6:	0006      	movs	r6, r0
 80029d8:	000d      	movs	r5, r1
 80029da:	0014      	movs	r4, r2
 80029dc:	2800      	cmp	r0, #0
 80029de:	d004      	beq.n	80029ea <__swbuf_r+0x16>
 80029e0:	6a03      	ldr	r3, [r0, #32]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <__swbuf_r+0x16>
 80029e6:	f7ff ff15 	bl	8002814 <__sinit>
 80029ea:	69a3      	ldr	r3, [r4, #24]
 80029ec:	60a3      	str	r3, [r4, #8]
 80029ee:	89a3      	ldrh	r3, [r4, #12]
 80029f0:	071b      	lsls	r3, r3, #28
 80029f2:	d502      	bpl.n	80029fa <__swbuf_r+0x26>
 80029f4:	6923      	ldr	r3, [r4, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <__swbuf_r+0x3a>
 80029fa:	0021      	movs	r1, r4
 80029fc:	0030      	movs	r0, r6
 80029fe:	f000 f82b 	bl	8002a58 <__swsetup_r>
 8002a02:	2800      	cmp	r0, #0
 8002a04:	d003      	beq.n	8002a0e <__swbuf_r+0x3a>
 8002a06:	2501      	movs	r5, #1
 8002a08:	426d      	negs	r5, r5
 8002a0a:	0028      	movs	r0, r5
 8002a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a0e:	6923      	ldr	r3, [r4, #16]
 8002a10:	6820      	ldr	r0, [r4, #0]
 8002a12:	b2ef      	uxtb	r7, r5
 8002a14:	1ac0      	subs	r0, r0, r3
 8002a16:	6963      	ldr	r3, [r4, #20]
 8002a18:	b2ed      	uxtb	r5, r5
 8002a1a:	4283      	cmp	r3, r0
 8002a1c:	dc05      	bgt.n	8002a2a <__swbuf_r+0x56>
 8002a1e:	0021      	movs	r1, r4
 8002a20:	0030      	movs	r0, r6
 8002a22:	f000 fa7d 	bl	8002f20 <_fflush_r>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	d1ed      	bne.n	8002a06 <__swbuf_r+0x32>
 8002a2a:	68a3      	ldr	r3, [r4, #8]
 8002a2c:	3001      	adds	r0, #1
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	60a3      	str	r3, [r4, #8]
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	1c5a      	adds	r2, r3, #1
 8002a36:	6022      	str	r2, [r4, #0]
 8002a38:	701f      	strb	r7, [r3, #0]
 8002a3a:	6963      	ldr	r3, [r4, #20]
 8002a3c:	4283      	cmp	r3, r0
 8002a3e:	d004      	beq.n	8002a4a <__swbuf_r+0x76>
 8002a40:	89a3      	ldrh	r3, [r4, #12]
 8002a42:	07db      	lsls	r3, r3, #31
 8002a44:	d5e1      	bpl.n	8002a0a <__swbuf_r+0x36>
 8002a46:	2d0a      	cmp	r5, #10
 8002a48:	d1df      	bne.n	8002a0a <__swbuf_r+0x36>
 8002a4a:	0021      	movs	r1, r4
 8002a4c:	0030      	movs	r0, r6
 8002a4e:	f000 fa67 	bl	8002f20 <_fflush_r>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	d0d9      	beq.n	8002a0a <__swbuf_r+0x36>
 8002a56:	e7d6      	b.n	8002a06 <__swbuf_r+0x32>

08002a58 <__swsetup_r>:
 8002a58:	4b2d      	ldr	r3, [pc, #180]	@ (8002b10 <__swsetup_r+0xb8>)
 8002a5a:	b570      	push	{r4, r5, r6, lr}
 8002a5c:	0005      	movs	r5, r0
 8002a5e:	6818      	ldr	r0, [r3, #0]
 8002a60:	000c      	movs	r4, r1
 8002a62:	2800      	cmp	r0, #0
 8002a64:	d004      	beq.n	8002a70 <__swsetup_r+0x18>
 8002a66:	6a03      	ldr	r3, [r0, #32]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <__swsetup_r+0x18>
 8002a6c:	f7ff fed2 	bl	8002814 <__sinit>
 8002a70:	230c      	movs	r3, #12
 8002a72:	5ee2      	ldrsh	r2, [r4, r3]
 8002a74:	0713      	lsls	r3, r2, #28
 8002a76:	d423      	bmi.n	8002ac0 <__swsetup_r+0x68>
 8002a78:	06d3      	lsls	r3, r2, #27
 8002a7a:	d407      	bmi.n	8002a8c <__swsetup_r+0x34>
 8002a7c:	2309      	movs	r3, #9
 8002a7e:	602b      	str	r3, [r5, #0]
 8002a80:	2340      	movs	r3, #64	@ 0x40
 8002a82:	2001      	movs	r0, #1
 8002a84:	4313      	orrs	r3, r2
 8002a86:	81a3      	strh	r3, [r4, #12]
 8002a88:	4240      	negs	r0, r0
 8002a8a:	e03a      	b.n	8002b02 <__swsetup_r+0xaa>
 8002a8c:	0752      	lsls	r2, r2, #29
 8002a8e:	d513      	bpl.n	8002ab8 <__swsetup_r+0x60>
 8002a90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a92:	2900      	cmp	r1, #0
 8002a94:	d008      	beq.n	8002aa8 <__swsetup_r+0x50>
 8002a96:	0023      	movs	r3, r4
 8002a98:	3344      	adds	r3, #68	@ 0x44
 8002a9a:	4299      	cmp	r1, r3
 8002a9c:	d002      	beq.n	8002aa4 <__swsetup_r+0x4c>
 8002a9e:	0028      	movs	r0, r5
 8002aa0:	f000 f8bc 	bl	8002c1c <_free_r>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	6363      	str	r3, [r4, #52]	@ 0x34
 8002aa8:	2224      	movs	r2, #36	@ 0x24
 8002aaa:	89a3      	ldrh	r3, [r4, #12]
 8002aac:	4393      	bics	r3, r2
 8002aae:	81a3      	strh	r3, [r4, #12]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	6063      	str	r3, [r4, #4]
 8002ab4:	6923      	ldr	r3, [r4, #16]
 8002ab6:	6023      	str	r3, [r4, #0]
 8002ab8:	2308      	movs	r3, #8
 8002aba:	89a2      	ldrh	r2, [r4, #12]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	81a3      	strh	r3, [r4, #12]
 8002ac0:	6923      	ldr	r3, [r4, #16]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10b      	bne.n	8002ade <__swsetup_r+0x86>
 8002ac6:	21a0      	movs	r1, #160	@ 0xa0
 8002ac8:	2280      	movs	r2, #128	@ 0x80
 8002aca:	89a3      	ldrh	r3, [r4, #12]
 8002acc:	0089      	lsls	r1, r1, #2
 8002ace:	0092      	lsls	r2, r2, #2
 8002ad0:	400b      	ands	r3, r1
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d003      	beq.n	8002ade <__swsetup_r+0x86>
 8002ad6:	0021      	movs	r1, r4
 8002ad8:	0028      	movs	r0, r5
 8002ada:	f000 fa77 	bl	8002fcc <__smakebuf_r>
 8002ade:	230c      	movs	r3, #12
 8002ae0:	5ee2      	ldrsh	r2, [r4, r3]
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	0013      	movs	r3, r2
 8002ae6:	400b      	ands	r3, r1
 8002ae8:	420a      	tst	r2, r1
 8002aea:	d00b      	beq.n	8002b04 <__swsetup_r+0xac>
 8002aec:	2300      	movs	r3, #0
 8002aee:	60a3      	str	r3, [r4, #8]
 8002af0:	6963      	ldr	r3, [r4, #20]
 8002af2:	425b      	negs	r3, r3
 8002af4:	61a3      	str	r3, [r4, #24]
 8002af6:	2000      	movs	r0, #0
 8002af8:	6923      	ldr	r3, [r4, #16]
 8002afa:	4283      	cmp	r3, r0
 8002afc:	d101      	bne.n	8002b02 <__swsetup_r+0xaa>
 8002afe:	0613      	lsls	r3, r2, #24
 8002b00:	d4be      	bmi.n	8002a80 <__swsetup_r+0x28>
 8002b02:	bd70      	pop	{r4, r5, r6, pc}
 8002b04:	0791      	lsls	r1, r2, #30
 8002b06:	d400      	bmi.n	8002b0a <__swsetup_r+0xb2>
 8002b08:	6963      	ldr	r3, [r4, #20]
 8002b0a:	60a3      	str	r3, [r4, #8]
 8002b0c:	e7f3      	b.n	8002af6 <__swsetup_r+0x9e>
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	20000018 	.word	0x20000018

08002b14 <memset>:
 8002b14:	0003      	movs	r3, r0
 8002b16:	1882      	adds	r2, r0, r2
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d100      	bne.n	8002b1e <memset+0xa>
 8002b1c:	4770      	bx	lr
 8002b1e:	7019      	strb	r1, [r3, #0]
 8002b20:	3301      	adds	r3, #1
 8002b22:	e7f9      	b.n	8002b18 <memset+0x4>

08002b24 <_close_r>:
 8002b24:	2300      	movs	r3, #0
 8002b26:	b570      	push	{r4, r5, r6, lr}
 8002b28:	4d06      	ldr	r5, [pc, #24]	@ (8002b44 <_close_r+0x20>)
 8002b2a:	0004      	movs	r4, r0
 8002b2c:	0008      	movs	r0, r1
 8002b2e:	602b      	str	r3, [r5, #0]
 8002b30:	f7fd fe4a 	bl	80007c8 <_close>
 8002b34:	1c43      	adds	r3, r0, #1
 8002b36:	d103      	bne.n	8002b40 <_close_r+0x1c>
 8002b38:	682b      	ldr	r3, [r5, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d000      	beq.n	8002b40 <_close_r+0x1c>
 8002b3e:	6023      	str	r3, [r4, #0]
 8002b40:	bd70      	pop	{r4, r5, r6, pc}
 8002b42:	46c0      	nop			@ (mov r8, r8)
 8002b44:	20000258 	.word	0x20000258

08002b48 <_lseek_r>:
 8002b48:	b570      	push	{r4, r5, r6, lr}
 8002b4a:	0004      	movs	r4, r0
 8002b4c:	0008      	movs	r0, r1
 8002b4e:	0011      	movs	r1, r2
 8002b50:	001a      	movs	r2, r3
 8002b52:	2300      	movs	r3, #0
 8002b54:	4d05      	ldr	r5, [pc, #20]	@ (8002b6c <_lseek_r+0x24>)
 8002b56:	602b      	str	r3, [r5, #0]
 8002b58:	f7fd fe57 	bl	800080a <_lseek>
 8002b5c:	1c43      	adds	r3, r0, #1
 8002b5e:	d103      	bne.n	8002b68 <_lseek_r+0x20>
 8002b60:	682b      	ldr	r3, [r5, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d000      	beq.n	8002b68 <_lseek_r+0x20>
 8002b66:	6023      	str	r3, [r4, #0]
 8002b68:	bd70      	pop	{r4, r5, r6, pc}
 8002b6a:	46c0      	nop			@ (mov r8, r8)
 8002b6c:	20000258 	.word	0x20000258

08002b70 <_read_r>:
 8002b70:	b570      	push	{r4, r5, r6, lr}
 8002b72:	0004      	movs	r4, r0
 8002b74:	0008      	movs	r0, r1
 8002b76:	0011      	movs	r1, r2
 8002b78:	001a      	movs	r2, r3
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	4d05      	ldr	r5, [pc, #20]	@ (8002b94 <_read_r+0x24>)
 8002b7e:	602b      	str	r3, [r5, #0]
 8002b80:	f7fd fe05 	bl	800078e <_read>
 8002b84:	1c43      	adds	r3, r0, #1
 8002b86:	d103      	bne.n	8002b90 <_read_r+0x20>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d000      	beq.n	8002b90 <_read_r+0x20>
 8002b8e:	6023      	str	r3, [r4, #0]
 8002b90:	bd70      	pop	{r4, r5, r6, pc}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	20000258 	.word	0x20000258

08002b98 <_write_r>:
 8002b98:	b570      	push	{r4, r5, r6, lr}
 8002b9a:	0004      	movs	r4, r0
 8002b9c:	0008      	movs	r0, r1
 8002b9e:	0011      	movs	r1, r2
 8002ba0:	001a      	movs	r2, r3
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	4d05      	ldr	r5, [pc, #20]	@ (8002bbc <_write_r+0x24>)
 8002ba6:	602b      	str	r3, [r5, #0]
 8002ba8:	f7fd fc20 	bl	80003ec <_write>
 8002bac:	1c43      	adds	r3, r0, #1
 8002bae:	d103      	bne.n	8002bb8 <_write_r+0x20>
 8002bb0:	682b      	ldr	r3, [r5, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d000      	beq.n	8002bb8 <_write_r+0x20>
 8002bb6:	6023      	str	r3, [r4, #0]
 8002bb8:	bd70      	pop	{r4, r5, r6, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	20000258 	.word	0x20000258

08002bc0 <__errno>:
 8002bc0:	4b01      	ldr	r3, [pc, #4]	@ (8002bc8 <__errno+0x8>)
 8002bc2:	6818      	ldr	r0, [r3, #0]
 8002bc4:	4770      	bx	lr
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	20000018 	.word	0x20000018

08002bcc <__libc_init_array>:
 8002bcc:	b570      	push	{r4, r5, r6, lr}
 8002bce:	2600      	movs	r6, #0
 8002bd0:	4c0c      	ldr	r4, [pc, #48]	@ (8002c04 <__libc_init_array+0x38>)
 8002bd2:	4d0d      	ldr	r5, [pc, #52]	@ (8002c08 <__libc_init_array+0x3c>)
 8002bd4:	1b64      	subs	r4, r4, r5
 8002bd6:	10a4      	asrs	r4, r4, #2
 8002bd8:	42a6      	cmp	r6, r4
 8002bda:	d109      	bne.n	8002bf0 <__libc_init_array+0x24>
 8002bdc:	2600      	movs	r6, #0
 8002bde:	f000 fa6d 	bl	80030bc <_init>
 8002be2:	4c0a      	ldr	r4, [pc, #40]	@ (8002c0c <__libc_init_array+0x40>)
 8002be4:	4d0a      	ldr	r5, [pc, #40]	@ (8002c10 <__libc_init_array+0x44>)
 8002be6:	1b64      	subs	r4, r4, r5
 8002be8:	10a4      	asrs	r4, r4, #2
 8002bea:	42a6      	cmp	r6, r4
 8002bec:	d105      	bne.n	8002bfa <__libc_init_array+0x2e>
 8002bee:	bd70      	pop	{r4, r5, r6, pc}
 8002bf0:	00b3      	lsls	r3, r6, #2
 8002bf2:	58eb      	ldr	r3, [r5, r3]
 8002bf4:	4798      	blx	r3
 8002bf6:	3601      	adds	r6, #1
 8002bf8:	e7ee      	b.n	8002bd8 <__libc_init_array+0xc>
 8002bfa:	00b3      	lsls	r3, r6, #2
 8002bfc:	58eb      	ldr	r3, [r5, r3]
 8002bfe:	4798      	blx	r3
 8002c00:	3601      	adds	r6, #1
 8002c02:	e7f2      	b.n	8002bea <__libc_init_array+0x1e>
 8002c04:	08003170 	.word	0x08003170
 8002c08:	08003170 	.word	0x08003170
 8002c0c:	08003174 	.word	0x08003174
 8002c10:	08003170 	.word	0x08003170

08002c14 <__retarget_lock_init_recursive>:
 8002c14:	4770      	bx	lr

08002c16 <__retarget_lock_acquire_recursive>:
 8002c16:	4770      	bx	lr

08002c18 <__retarget_lock_release_recursive>:
 8002c18:	4770      	bx	lr
	...

08002c1c <_free_r>:
 8002c1c:	b570      	push	{r4, r5, r6, lr}
 8002c1e:	0005      	movs	r5, r0
 8002c20:	1e0c      	subs	r4, r1, #0
 8002c22:	d010      	beq.n	8002c46 <_free_r+0x2a>
 8002c24:	3c04      	subs	r4, #4
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	da00      	bge.n	8002c2e <_free_r+0x12>
 8002c2c:	18e4      	adds	r4, r4, r3
 8002c2e:	0028      	movs	r0, r5
 8002c30:	f000 f8e0 	bl	8002df4 <__malloc_lock>
 8002c34:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <_free_r+0x90>)
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <_free_r+0x2c>
 8002c3c:	6063      	str	r3, [r4, #4]
 8002c3e:	6014      	str	r4, [r2, #0]
 8002c40:	0028      	movs	r0, r5
 8002c42:	f000 f8df 	bl	8002e04 <__malloc_unlock>
 8002c46:	bd70      	pop	{r4, r5, r6, pc}
 8002c48:	42a3      	cmp	r3, r4
 8002c4a:	d908      	bls.n	8002c5e <_free_r+0x42>
 8002c4c:	6820      	ldr	r0, [r4, #0]
 8002c4e:	1821      	adds	r1, r4, r0
 8002c50:	428b      	cmp	r3, r1
 8002c52:	d1f3      	bne.n	8002c3c <_free_r+0x20>
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	1809      	adds	r1, r1, r0
 8002c5a:	6021      	str	r1, [r4, #0]
 8002c5c:	e7ee      	b.n	8002c3c <_free_r+0x20>
 8002c5e:	001a      	movs	r2, r3
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <_free_r+0x4e>
 8002c66:	42a3      	cmp	r3, r4
 8002c68:	d9f9      	bls.n	8002c5e <_free_r+0x42>
 8002c6a:	6811      	ldr	r1, [r2, #0]
 8002c6c:	1850      	adds	r0, r2, r1
 8002c6e:	42a0      	cmp	r0, r4
 8002c70:	d10b      	bne.n	8002c8a <_free_r+0x6e>
 8002c72:	6820      	ldr	r0, [r4, #0]
 8002c74:	1809      	adds	r1, r1, r0
 8002c76:	1850      	adds	r0, r2, r1
 8002c78:	6011      	str	r1, [r2, #0]
 8002c7a:	4283      	cmp	r3, r0
 8002c7c:	d1e0      	bne.n	8002c40 <_free_r+0x24>
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	1841      	adds	r1, r0, r1
 8002c84:	6011      	str	r1, [r2, #0]
 8002c86:	6053      	str	r3, [r2, #4]
 8002c88:	e7da      	b.n	8002c40 <_free_r+0x24>
 8002c8a:	42a0      	cmp	r0, r4
 8002c8c:	d902      	bls.n	8002c94 <_free_r+0x78>
 8002c8e:	230c      	movs	r3, #12
 8002c90:	602b      	str	r3, [r5, #0]
 8002c92:	e7d5      	b.n	8002c40 <_free_r+0x24>
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	1821      	adds	r1, r4, r0
 8002c98:	428b      	cmp	r3, r1
 8002c9a:	d103      	bne.n	8002ca4 <_free_r+0x88>
 8002c9c:	6819      	ldr	r1, [r3, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	1809      	adds	r1, r1, r0
 8002ca2:	6021      	str	r1, [r4, #0]
 8002ca4:	6063      	str	r3, [r4, #4]
 8002ca6:	6054      	str	r4, [r2, #4]
 8002ca8:	e7ca      	b.n	8002c40 <_free_r+0x24>
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	20000264 	.word	0x20000264

08002cb0 <sbrk_aligned>:
 8002cb0:	b570      	push	{r4, r5, r6, lr}
 8002cb2:	4e0f      	ldr	r6, [pc, #60]	@ (8002cf0 <sbrk_aligned+0x40>)
 8002cb4:	000d      	movs	r5, r1
 8002cb6:	6831      	ldr	r1, [r6, #0]
 8002cb8:	0004      	movs	r4, r0
 8002cba:	2900      	cmp	r1, #0
 8002cbc:	d102      	bne.n	8002cc4 <sbrk_aligned+0x14>
 8002cbe:	f000 f9eb 	bl	8003098 <_sbrk_r>
 8002cc2:	6030      	str	r0, [r6, #0]
 8002cc4:	0029      	movs	r1, r5
 8002cc6:	0020      	movs	r0, r4
 8002cc8:	f000 f9e6 	bl	8003098 <_sbrk_r>
 8002ccc:	1c43      	adds	r3, r0, #1
 8002cce:	d103      	bne.n	8002cd8 <sbrk_aligned+0x28>
 8002cd0:	2501      	movs	r5, #1
 8002cd2:	426d      	negs	r5, r5
 8002cd4:	0028      	movs	r0, r5
 8002cd6:	bd70      	pop	{r4, r5, r6, pc}
 8002cd8:	2303      	movs	r3, #3
 8002cda:	1cc5      	adds	r5, r0, #3
 8002cdc:	439d      	bics	r5, r3
 8002cde:	42a8      	cmp	r0, r5
 8002ce0:	d0f8      	beq.n	8002cd4 <sbrk_aligned+0x24>
 8002ce2:	1a29      	subs	r1, r5, r0
 8002ce4:	0020      	movs	r0, r4
 8002ce6:	f000 f9d7 	bl	8003098 <_sbrk_r>
 8002cea:	3001      	adds	r0, #1
 8002cec:	d1f2      	bne.n	8002cd4 <sbrk_aligned+0x24>
 8002cee:	e7ef      	b.n	8002cd0 <sbrk_aligned+0x20>
 8002cf0:	20000260 	.word	0x20000260

08002cf4 <_malloc_r>:
 8002cf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	1ccb      	adds	r3, r1, #3
 8002cfa:	4393      	bics	r3, r2
 8002cfc:	3308      	adds	r3, #8
 8002cfe:	0005      	movs	r5, r0
 8002d00:	001f      	movs	r7, r3
 8002d02:	2b0c      	cmp	r3, #12
 8002d04:	d234      	bcs.n	8002d70 <_malloc_r+0x7c>
 8002d06:	270c      	movs	r7, #12
 8002d08:	42b9      	cmp	r1, r7
 8002d0a:	d833      	bhi.n	8002d74 <_malloc_r+0x80>
 8002d0c:	0028      	movs	r0, r5
 8002d0e:	f000 f871 	bl	8002df4 <__malloc_lock>
 8002d12:	4e37      	ldr	r6, [pc, #220]	@ (8002df0 <_malloc_r+0xfc>)
 8002d14:	6833      	ldr	r3, [r6, #0]
 8002d16:	001c      	movs	r4, r3
 8002d18:	2c00      	cmp	r4, #0
 8002d1a:	d12f      	bne.n	8002d7c <_malloc_r+0x88>
 8002d1c:	0039      	movs	r1, r7
 8002d1e:	0028      	movs	r0, r5
 8002d20:	f7ff ffc6 	bl	8002cb0 <sbrk_aligned>
 8002d24:	0004      	movs	r4, r0
 8002d26:	1c43      	adds	r3, r0, #1
 8002d28:	d15f      	bne.n	8002dea <_malloc_r+0xf6>
 8002d2a:	6834      	ldr	r4, [r6, #0]
 8002d2c:	9400      	str	r4, [sp, #0]
 8002d2e:	9b00      	ldr	r3, [sp, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d14a      	bne.n	8002dca <_malloc_r+0xd6>
 8002d34:	2c00      	cmp	r4, #0
 8002d36:	d052      	beq.n	8002dde <_malloc_r+0xea>
 8002d38:	6823      	ldr	r3, [r4, #0]
 8002d3a:	0028      	movs	r0, r5
 8002d3c:	18e3      	adds	r3, r4, r3
 8002d3e:	9900      	ldr	r1, [sp, #0]
 8002d40:	9301      	str	r3, [sp, #4]
 8002d42:	f000 f9a9 	bl	8003098 <_sbrk_r>
 8002d46:	9b01      	ldr	r3, [sp, #4]
 8002d48:	4283      	cmp	r3, r0
 8002d4a:	d148      	bne.n	8002dde <_malloc_r+0xea>
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	0028      	movs	r0, r5
 8002d50:	1aff      	subs	r7, r7, r3
 8002d52:	0039      	movs	r1, r7
 8002d54:	f7ff ffac 	bl	8002cb0 <sbrk_aligned>
 8002d58:	3001      	adds	r0, #1
 8002d5a:	d040      	beq.n	8002dde <_malloc_r+0xea>
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	19db      	adds	r3, r3, r7
 8002d60:	6023      	str	r3, [r4, #0]
 8002d62:	6833      	ldr	r3, [r6, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	2a00      	cmp	r2, #0
 8002d68:	d133      	bne.n	8002dd2 <_malloc_r+0xde>
 8002d6a:	9b00      	ldr	r3, [sp, #0]
 8002d6c:	6033      	str	r3, [r6, #0]
 8002d6e:	e019      	b.n	8002da4 <_malloc_r+0xb0>
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	dac9      	bge.n	8002d08 <_malloc_r+0x14>
 8002d74:	230c      	movs	r3, #12
 8002d76:	602b      	str	r3, [r5, #0]
 8002d78:	2000      	movs	r0, #0
 8002d7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002d7c:	6821      	ldr	r1, [r4, #0]
 8002d7e:	1bc9      	subs	r1, r1, r7
 8002d80:	d420      	bmi.n	8002dc4 <_malloc_r+0xd0>
 8002d82:	290b      	cmp	r1, #11
 8002d84:	d90a      	bls.n	8002d9c <_malloc_r+0xa8>
 8002d86:	19e2      	adds	r2, r4, r7
 8002d88:	6027      	str	r7, [r4, #0]
 8002d8a:	42a3      	cmp	r3, r4
 8002d8c:	d104      	bne.n	8002d98 <_malloc_r+0xa4>
 8002d8e:	6032      	str	r2, [r6, #0]
 8002d90:	6863      	ldr	r3, [r4, #4]
 8002d92:	6011      	str	r1, [r2, #0]
 8002d94:	6053      	str	r3, [r2, #4]
 8002d96:	e005      	b.n	8002da4 <_malloc_r+0xb0>
 8002d98:	605a      	str	r2, [r3, #4]
 8002d9a:	e7f9      	b.n	8002d90 <_malloc_r+0x9c>
 8002d9c:	6862      	ldr	r2, [r4, #4]
 8002d9e:	42a3      	cmp	r3, r4
 8002da0:	d10e      	bne.n	8002dc0 <_malloc_r+0xcc>
 8002da2:	6032      	str	r2, [r6, #0]
 8002da4:	0028      	movs	r0, r5
 8002da6:	f000 f82d 	bl	8002e04 <__malloc_unlock>
 8002daa:	0020      	movs	r0, r4
 8002dac:	2207      	movs	r2, #7
 8002dae:	300b      	adds	r0, #11
 8002db0:	1d23      	adds	r3, r4, #4
 8002db2:	4390      	bics	r0, r2
 8002db4:	1ac2      	subs	r2, r0, r3
 8002db6:	4298      	cmp	r0, r3
 8002db8:	d0df      	beq.n	8002d7a <_malloc_r+0x86>
 8002dba:	1a1b      	subs	r3, r3, r0
 8002dbc:	50a3      	str	r3, [r4, r2]
 8002dbe:	e7dc      	b.n	8002d7a <_malloc_r+0x86>
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	e7ef      	b.n	8002da4 <_malloc_r+0xb0>
 8002dc4:	0023      	movs	r3, r4
 8002dc6:	6864      	ldr	r4, [r4, #4]
 8002dc8:	e7a6      	b.n	8002d18 <_malloc_r+0x24>
 8002dca:	9c00      	ldr	r4, [sp, #0]
 8002dcc:	6863      	ldr	r3, [r4, #4]
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	e7ad      	b.n	8002d2e <_malloc_r+0x3a>
 8002dd2:	001a      	movs	r2, r3
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	42a3      	cmp	r3, r4
 8002dd8:	d1fb      	bne.n	8002dd2 <_malloc_r+0xde>
 8002dda:	2300      	movs	r3, #0
 8002ddc:	e7da      	b.n	8002d94 <_malloc_r+0xa0>
 8002dde:	230c      	movs	r3, #12
 8002de0:	0028      	movs	r0, r5
 8002de2:	602b      	str	r3, [r5, #0]
 8002de4:	f000 f80e 	bl	8002e04 <__malloc_unlock>
 8002de8:	e7c6      	b.n	8002d78 <_malloc_r+0x84>
 8002dea:	6007      	str	r7, [r0, #0]
 8002dec:	e7da      	b.n	8002da4 <_malloc_r+0xb0>
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	20000264 	.word	0x20000264

08002df4 <__malloc_lock>:
 8002df4:	b510      	push	{r4, lr}
 8002df6:	4802      	ldr	r0, [pc, #8]	@ (8002e00 <__malloc_lock+0xc>)
 8002df8:	f7ff ff0d 	bl	8002c16 <__retarget_lock_acquire_recursive>
 8002dfc:	bd10      	pop	{r4, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	2000025c 	.word	0x2000025c

08002e04 <__malloc_unlock>:
 8002e04:	b510      	push	{r4, lr}
 8002e06:	4802      	ldr	r0, [pc, #8]	@ (8002e10 <__malloc_unlock+0xc>)
 8002e08:	f7ff ff06 	bl	8002c18 <__retarget_lock_release_recursive>
 8002e0c:	bd10      	pop	{r4, pc}
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	2000025c 	.word	0x2000025c

08002e14 <__sflush_r>:
 8002e14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e16:	220c      	movs	r2, #12
 8002e18:	5e8b      	ldrsh	r3, [r1, r2]
 8002e1a:	0005      	movs	r5, r0
 8002e1c:	000c      	movs	r4, r1
 8002e1e:	071a      	lsls	r2, r3, #28
 8002e20:	d456      	bmi.n	8002ed0 <__sflush_r+0xbc>
 8002e22:	684a      	ldr	r2, [r1, #4]
 8002e24:	2a00      	cmp	r2, #0
 8002e26:	dc02      	bgt.n	8002e2e <__sflush_r+0x1a>
 8002e28:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8002e2a:	2a00      	cmp	r2, #0
 8002e2c:	dd4e      	ble.n	8002ecc <__sflush_r+0xb8>
 8002e2e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8002e30:	2f00      	cmp	r7, #0
 8002e32:	d04b      	beq.n	8002ecc <__sflush_r+0xb8>
 8002e34:	2200      	movs	r2, #0
 8002e36:	2080      	movs	r0, #128	@ 0x80
 8002e38:	682e      	ldr	r6, [r5, #0]
 8002e3a:	602a      	str	r2, [r5, #0]
 8002e3c:	001a      	movs	r2, r3
 8002e3e:	0140      	lsls	r0, r0, #5
 8002e40:	6a21      	ldr	r1, [r4, #32]
 8002e42:	4002      	ands	r2, r0
 8002e44:	4203      	tst	r3, r0
 8002e46:	d033      	beq.n	8002eb0 <__sflush_r+0x9c>
 8002e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e4a:	89a3      	ldrh	r3, [r4, #12]
 8002e4c:	075b      	lsls	r3, r3, #29
 8002e4e:	d506      	bpl.n	8002e5e <__sflush_r+0x4a>
 8002e50:	6863      	ldr	r3, [r4, #4]
 8002e52:	1ad2      	subs	r2, r2, r3
 8002e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <__sflush_r+0x4a>
 8002e5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e5c:	1ad2      	subs	r2, r2, r3
 8002e5e:	2300      	movs	r3, #0
 8002e60:	0028      	movs	r0, r5
 8002e62:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8002e64:	6a21      	ldr	r1, [r4, #32]
 8002e66:	47b8      	blx	r7
 8002e68:	89a2      	ldrh	r2, [r4, #12]
 8002e6a:	1c43      	adds	r3, r0, #1
 8002e6c:	d106      	bne.n	8002e7c <__sflush_r+0x68>
 8002e6e:	6829      	ldr	r1, [r5, #0]
 8002e70:	291d      	cmp	r1, #29
 8002e72:	d846      	bhi.n	8002f02 <__sflush_r+0xee>
 8002e74:	4b29      	ldr	r3, [pc, #164]	@ (8002f1c <__sflush_r+0x108>)
 8002e76:	410b      	asrs	r3, r1
 8002e78:	07db      	lsls	r3, r3, #31
 8002e7a:	d442      	bmi.n	8002f02 <__sflush_r+0xee>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	6063      	str	r3, [r4, #4]
 8002e80:	6923      	ldr	r3, [r4, #16]
 8002e82:	6023      	str	r3, [r4, #0]
 8002e84:	04d2      	lsls	r2, r2, #19
 8002e86:	d505      	bpl.n	8002e94 <__sflush_r+0x80>
 8002e88:	1c43      	adds	r3, r0, #1
 8002e8a:	d102      	bne.n	8002e92 <__sflush_r+0x7e>
 8002e8c:	682b      	ldr	r3, [r5, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d100      	bne.n	8002e94 <__sflush_r+0x80>
 8002e92:	6560      	str	r0, [r4, #84]	@ 0x54
 8002e94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e96:	602e      	str	r6, [r5, #0]
 8002e98:	2900      	cmp	r1, #0
 8002e9a:	d017      	beq.n	8002ecc <__sflush_r+0xb8>
 8002e9c:	0023      	movs	r3, r4
 8002e9e:	3344      	adds	r3, #68	@ 0x44
 8002ea0:	4299      	cmp	r1, r3
 8002ea2:	d002      	beq.n	8002eaa <__sflush_r+0x96>
 8002ea4:	0028      	movs	r0, r5
 8002ea6:	f7ff feb9 	bl	8002c1c <_free_r>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	6363      	str	r3, [r4, #52]	@ 0x34
 8002eae:	e00d      	b.n	8002ecc <__sflush_r+0xb8>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	0028      	movs	r0, r5
 8002eb4:	47b8      	blx	r7
 8002eb6:	0002      	movs	r2, r0
 8002eb8:	1c43      	adds	r3, r0, #1
 8002eba:	d1c6      	bne.n	8002e4a <__sflush_r+0x36>
 8002ebc:	682b      	ldr	r3, [r5, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0c3      	beq.n	8002e4a <__sflush_r+0x36>
 8002ec2:	2b1d      	cmp	r3, #29
 8002ec4:	d001      	beq.n	8002eca <__sflush_r+0xb6>
 8002ec6:	2b16      	cmp	r3, #22
 8002ec8:	d11a      	bne.n	8002f00 <__sflush_r+0xec>
 8002eca:	602e      	str	r6, [r5, #0]
 8002ecc:	2000      	movs	r0, #0
 8002ece:	e01e      	b.n	8002f0e <__sflush_r+0xfa>
 8002ed0:	690e      	ldr	r6, [r1, #16]
 8002ed2:	2e00      	cmp	r6, #0
 8002ed4:	d0fa      	beq.n	8002ecc <__sflush_r+0xb8>
 8002ed6:	680f      	ldr	r7, [r1, #0]
 8002ed8:	600e      	str	r6, [r1, #0]
 8002eda:	1bba      	subs	r2, r7, r6
 8002edc:	9201      	str	r2, [sp, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	079b      	lsls	r3, r3, #30
 8002ee2:	d100      	bne.n	8002ee6 <__sflush_r+0xd2>
 8002ee4:	694a      	ldr	r2, [r1, #20]
 8002ee6:	60a2      	str	r2, [r4, #8]
 8002ee8:	9b01      	ldr	r3, [sp, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	ddee      	ble.n	8002ecc <__sflush_r+0xb8>
 8002eee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ef0:	0032      	movs	r2, r6
 8002ef2:	001f      	movs	r7, r3
 8002ef4:	0028      	movs	r0, r5
 8002ef6:	9b01      	ldr	r3, [sp, #4]
 8002ef8:	6a21      	ldr	r1, [r4, #32]
 8002efa:	47b8      	blx	r7
 8002efc:	2800      	cmp	r0, #0
 8002efe:	dc07      	bgt.n	8002f10 <__sflush_r+0xfc>
 8002f00:	89a2      	ldrh	r2, [r4, #12]
 8002f02:	2340      	movs	r3, #64	@ 0x40
 8002f04:	2001      	movs	r0, #1
 8002f06:	4313      	orrs	r3, r2
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	81a3      	strh	r3, [r4, #12]
 8002f0c:	4240      	negs	r0, r0
 8002f0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f10:	9b01      	ldr	r3, [sp, #4]
 8002f12:	1836      	adds	r6, r6, r0
 8002f14:	1a1b      	subs	r3, r3, r0
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	e7e6      	b.n	8002ee8 <__sflush_r+0xd4>
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	dfbffffe 	.word	0xdfbffffe

08002f20 <_fflush_r>:
 8002f20:	690b      	ldr	r3, [r1, #16]
 8002f22:	b570      	push	{r4, r5, r6, lr}
 8002f24:	0005      	movs	r5, r0
 8002f26:	000c      	movs	r4, r1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d102      	bne.n	8002f32 <_fflush_r+0x12>
 8002f2c:	2500      	movs	r5, #0
 8002f2e:	0028      	movs	r0, r5
 8002f30:	bd70      	pop	{r4, r5, r6, pc}
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d004      	beq.n	8002f40 <_fflush_r+0x20>
 8002f36:	6a03      	ldr	r3, [r0, #32]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <_fflush_r+0x20>
 8002f3c:	f7ff fc6a 	bl	8002814 <__sinit>
 8002f40:	220c      	movs	r2, #12
 8002f42:	5ea3      	ldrsh	r3, [r4, r2]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f1      	beq.n	8002f2c <_fflush_r+0xc>
 8002f48:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f4a:	07d2      	lsls	r2, r2, #31
 8002f4c:	d404      	bmi.n	8002f58 <_fflush_r+0x38>
 8002f4e:	059b      	lsls	r3, r3, #22
 8002f50:	d402      	bmi.n	8002f58 <_fflush_r+0x38>
 8002f52:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f54:	f7ff fe5f 	bl	8002c16 <__retarget_lock_acquire_recursive>
 8002f58:	0028      	movs	r0, r5
 8002f5a:	0021      	movs	r1, r4
 8002f5c:	f7ff ff5a 	bl	8002e14 <__sflush_r>
 8002f60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f62:	0005      	movs	r5, r0
 8002f64:	07db      	lsls	r3, r3, #31
 8002f66:	d4e2      	bmi.n	8002f2e <_fflush_r+0xe>
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	059b      	lsls	r3, r3, #22
 8002f6c:	d4df      	bmi.n	8002f2e <_fflush_r+0xe>
 8002f6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f70:	f7ff fe52 	bl	8002c18 <__retarget_lock_release_recursive>
 8002f74:	e7db      	b.n	8002f2e <_fflush_r+0xe>
	...

08002f78 <__swhatbuf_r>:
 8002f78:	b570      	push	{r4, r5, r6, lr}
 8002f7a:	000e      	movs	r6, r1
 8002f7c:	001d      	movs	r5, r3
 8002f7e:	230e      	movs	r3, #14
 8002f80:	5ec9      	ldrsh	r1, [r1, r3]
 8002f82:	0014      	movs	r4, r2
 8002f84:	b096      	sub	sp, #88	@ 0x58
 8002f86:	2900      	cmp	r1, #0
 8002f88:	da0c      	bge.n	8002fa4 <__swhatbuf_r+0x2c>
 8002f8a:	89b2      	ldrh	r2, [r6, #12]
 8002f8c:	2380      	movs	r3, #128	@ 0x80
 8002f8e:	0011      	movs	r1, r2
 8002f90:	4019      	ands	r1, r3
 8002f92:	421a      	tst	r2, r3
 8002f94:	d114      	bne.n	8002fc0 <__swhatbuf_r+0x48>
 8002f96:	2380      	movs	r3, #128	@ 0x80
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	6029      	str	r1, [r5, #0]
 8002f9e:	6023      	str	r3, [r4, #0]
 8002fa0:	b016      	add	sp, #88	@ 0x58
 8002fa2:	bd70      	pop	{r4, r5, r6, pc}
 8002fa4:	466a      	mov	r2, sp
 8002fa6:	f000 f853 	bl	8003050 <_fstat_r>
 8002faa:	2800      	cmp	r0, #0
 8002fac:	dbed      	blt.n	8002f8a <__swhatbuf_r+0x12>
 8002fae:	23f0      	movs	r3, #240	@ 0xf0
 8002fb0:	9901      	ldr	r1, [sp, #4]
 8002fb2:	021b      	lsls	r3, r3, #8
 8002fb4:	4019      	ands	r1, r3
 8002fb6:	4b04      	ldr	r3, [pc, #16]	@ (8002fc8 <__swhatbuf_r+0x50>)
 8002fb8:	18c9      	adds	r1, r1, r3
 8002fba:	424b      	negs	r3, r1
 8002fbc:	4159      	adcs	r1, r3
 8002fbe:	e7ea      	b.n	8002f96 <__swhatbuf_r+0x1e>
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	2340      	movs	r3, #64	@ 0x40
 8002fc4:	e7e9      	b.n	8002f9a <__swhatbuf_r+0x22>
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	ffffe000 	.word	0xffffe000

08002fcc <__smakebuf_r>:
 8002fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fce:	2602      	movs	r6, #2
 8002fd0:	898b      	ldrh	r3, [r1, #12]
 8002fd2:	0005      	movs	r5, r0
 8002fd4:	000c      	movs	r4, r1
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	4233      	tst	r3, r6
 8002fda:	d007      	beq.n	8002fec <__smakebuf_r+0x20>
 8002fdc:	0023      	movs	r3, r4
 8002fde:	3347      	adds	r3, #71	@ 0x47
 8002fe0:	6023      	str	r3, [r4, #0]
 8002fe2:	6123      	str	r3, [r4, #16]
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	6163      	str	r3, [r4, #20]
 8002fe8:	b005      	add	sp, #20
 8002fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fec:	ab03      	add	r3, sp, #12
 8002fee:	aa02      	add	r2, sp, #8
 8002ff0:	f7ff ffc2 	bl	8002f78 <__swhatbuf_r>
 8002ff4:	9f02      	ldr	r7, [sp, #8]
 8002ff6:	9001      	str	r0, [sp, #4]
 8002ff8:	0039      	movs	r1, r7
 8002ffa:	0028      	movs	r0, r5
 8002ffc:	f7ff fe7a 	bl	8002cf4 <_malloc_r>
 8003000:	2800      	cmp	r0, #0
 8003002:	d108      	bne.n	8003016 <__smakebuf_r+0x4a>
 8003004:	220c      	movs	r2, #12
 8003006:	5ea3      	ldrsh	r3, [r4, r2]
 8003008:	059a      	lsls	r2, r3, #22
 800300a:	d4ed      	bmi.n	8002fe8 <__smakebuf_r+0x1c>
 800300c:	2203      	movs	r2, #3
 800300e:	4393      	bics	r3, r2
 8003010:	431e      	orrs	r6, r3
 8003012:	81a6      	strh	r6, [r4, #12]
 8003014:	e7e2      	b.n	8002fdc <__smakebuf_r+0x10>
 8003016:	2380      	movs	r3, #128	@ 0x80
 8003018:	89a2      	ldrh	r2, [r4, #12]
 800301a:	6020      	str	r0, [r4, #0]
 800301c:	4313      	orrs	r3, r2
 800301e:	81a3      	strh	r3, [r4, #12]
 8003020:	9b03      	ldr	r3, [sp, #12]
 8003022:	6120      	str	r0, [r4, #16]
 8003024:	6167      	str	r7, [r4, #20]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00c      	beq.n	8003044 <__smakebuf_r+0x78>
 800302a:	0028      	movs	r0, r5
 800302c:	230e      	movs	r3, #14
 800302e:	5ee1      	ldrsh	r1, [r4, r3]
 8003030:	f000 f820 	bl	8003074 <_isatty_r>
 8003034:	2800      	cmp	r0, #0
 8003036:	d005      	beq.n	8003044 <__smakebuf_r+0x78>
 8003038:	2303      	movs	r3, #3
 800303a:	89a2      	ldrh	r2, [r4, #12]
 800303c:	439a      	bics	r2, r3
 800303e:	3b02      	subs	r3, #2
 8003040:	4313      	orrs	r3, r2
 8003042:	81a3      	strh	r3, [r4, #12]
 8003044:	89a3      	ldrh	r3, [r4, #12]
 8003046:	9a01      	ldr	r2, [sp, #4]
 8003048:	4313      	orrs	r3, r2
 800304a:	81a3      	strh	r3, [r4, #12]
 800304c:	e7cc      	b.n	8002fe8 <__smakebuf_r+0x1c>
	...

08003050 <_fstat_r>:
 8003050:	2300      	movs	r3, #0
 8003052:	b570      	push	{r4, r5, r6, lr}
 8003054:	4d06      	ldr	r5, [pc, #24]	@ (8003070 <_fstat_r+0x20>)
 8003056:	0004      	movs	r4, r0
 8003058:	0008      	movs	r0, r1
 800305a:	0011      	movs	r1, r2
 800305c:	602b      	str	r3, [r5, #0]
 800305e:	f7fd fbbd 	bl	80007dc <_fstat>
 8003062:	1c43      	adds	r3, r0, #1
 8003064:	d103      	bne.n	800306e <_fstat_r+0x1e>
 8003066:	682b      	ldr	r3, [r5, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d000      	beq.n	800306e <_fstat_r+0x1e>
 800306c:	6023      	str	r3, [r4, #0]
 800306e:	bd70      	pop	{r4, r5, r6, pc}
 8003070:	20000258 	.word	0x20000258

08003074 <_isatty_r>:
 8003074:	2300      	movs	r3, #0
 8003076:	b570      	push	{r4, r5, r6, lr}
 8003078:	4d06      	ldr	r5, [pc, #24]	@ (8003094 <_isatty_r+0x20>)
 800307a:	0004      	movs	r4, r0
 800307c:	0008      	movs	r0, r1
 800307e:	602b      	str	r3, [r5, #0]
 8003080:	f7fd fbba 	bl	80007f8 <_isatty>
 8003084:	1c43      	adds	r3, r0, #1
 8003086:	d103      	bne.n	8003090 <_isatty_r+0x1c>
 8003088:	682b      	ldr	r3, [r5, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d000      	beq.n	8003090 <_isatty_r+0x1c>
 800308e:	6023      	str	r3, [r4, #0]
 8003090:	bd70      	pop	{r4, r5, r6, pc}
 8003092:	46c0      	nop			@ (mov r8, r8)
 8003094:	20000258 	.word	0x20000258

08003098 <_sbrk_r>:
 8003098:	2300      	movs	r3, #0
 800309a:	b570      	push	{r4, r5, r6, lr}
 800309c:	4d06      	ldr	r5, [pc, #24]	@ (80030b8 <_sbrk_r+0x20>)
 800309e:	0004      	movs	r4, r0
 80030a0:	0008      	movs	r0, r1
 80030a2:	602b      	str	r3, [r5, #0]
 80030a4:	f7fd fbbc 	bl	8000820 <_sbrk>
 80030a8:	1c43      	adds	r3, r0, #1
 80030aa:	d103      	bne.n	80030b4 <_sbrk_r+0x1c>
 80030ac:	682b      	ldr	r3, [r5, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d000      	beq.n	80030b4 <_sbrk_r+0x1c>
 80030b2:	6023      	str	r3, [r4, #0]
 80030b4:	bd70      	pop	{r4, r5, r6, pc}
 80030b6:	46c0      	nop			@ (mov r8, r8)
 80030b8:	20000258 	.word	0x20000258

080030bc <_init>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	46c0      	nop			@ (mov r8, r8)
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr

080030c8 <_fini>:
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ca:	46c0      	nop			@ (mov r8, r8)
 80030cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ce:	bc08      	pop	{r3}
 80030d0:	469e      	mov	lr, r3
 80030d2:	4770      	bx	lr

Disassembly of section .mysection:

0801800c <Blink>:
void LOCATE_FUNC Blink(uint32_t dlyticks){
 801800c:	b580      	push	{r7, lr}
 801800e:	b082      	sub	sp, #8
 8018010:	af00      	add	r7, sp, #0
 8018012:	6078      	str	r0, [r7, #4]
	printf("Blink in App1!\r\n\n");
 8018014:	4b08      	ldr	r3, [pc, #32]	@ (8018038 <Blink+0x2c>)
 8018016:	0018      	movs	r0, r3
 8018018:	f7ea fc86 	bl	8002928 <puts>
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 801801c:	23a0      	movs	r3, #160	@ 0xa0
 801801e:	05db      	lsls	r3, r3, #23
 8018020:	2120      	movs	r1, #32
 8018022:	0018      	movs	r0, r3
 8018024:	f7e8 ff25 	bl	8000e72 <HAL_GPIO_TogglePin>
	HAL_Delay(dlyticks);
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	0018      	movs	r0, r3
 801802c:	f7e8 fcc8 	bl	80009c0 <HAL_Delay>
}
 8018030:	46c0      	nop			@ (mov r8, r8)
 8018032:	46bd      	mov	sp, r7
 8018034:	b002      	add	sp, #8
 8018036:	bd80      	pop	{r7, pc}
 8018038:	080030d4 	.word	0x080030d4

0801803c <TurnOn>:
{
 801803c:	b580      	push	{r7, lr}
 801803e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8018040:	23a0      	movs	r3, #160	@ 0xa0
 8018042:	05db      	lsls	r3, r3, #23
 8018044:	2201      	movs	r2, #1
 8018046:	2120      	movs	r1, #32
 8018048:	0018      	movs	r0, r3
 801804a:	f7e8 fef5 	bl	8000e38 <HAL_GPIO_WritePin>
}
 801804e:	46c0      	nop			@ (mov r8, r8)
 8018050:	46bd      	mov	sp, r7
 8018052:	bd80      	pop	{r7, pc}

08018054 <TurnOff>:
{
 8018054:	b580      	push	{r7, lr}
 8018056:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8018058:	23a0      	movs	r3, #160	@ 0xa0
 801805a:	05db      	lsls	r3, r3, #23
 801805c:	2200      	movs	r2, #0
 801805e:	2120      	movs	r1, #32
 8018060:	0018      	movs	r0, r3
 8018062:	f7e8 fee9 	bl	8000e38 <HAL_GPIO_WritePin>
}
 8018066:	46c0      	nop			@ (mov r8, r8)
 8018068:	46bd      	mov	sp, r7
 801806a:	bd80      	pop	{r7, pc}
