TimeQuest Timing Analyzer report for Memory
Fri May 17 22:16:50 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Memory                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 325.1 MHz ; 195.01 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.076 ; -66.432       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -2.064 ; -363.777              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.022     ; 3.014      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.022     ; 3.014      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; 4.067  ; 4.067  ; Rise       ; clk             ;
;  address[0]    ; clk        ; 3.590  ; 3.590  ; Rise       ; clk             ;
;  address[1]    ; clk        ; 4.067  ; 4.067  ; Rise       ; clk             ;
;  address[2]    ; clk        ; 3.933  ; 3.933  ; Rise       ; clk             ;
;  address[3]    ; clk        ; 3.453  ; 3.453  ; Rise       ; clk             ;
;  address[4]    ; clk        ; 3.911  ; 3.911  ; Rise       ; clk             ;
; signalMemRead  ; clk        ; 4.215  ; 4.215  ; Rise       ; clk             ;
; signalMemWrite ; clk        ; -0.056 ; -0.056 ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 5.145  ; 5.145  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; -0.132 ; -0.132 ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; 4.287  ; 4.287  ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; 5.103  ; 5.103  ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; 4.020  ; 4.020  ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; 3.928  ; 3.928  ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; 3.750  ; 3.750  ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; 4.385  ; 4.385  ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; 3.948  ; 3.948  ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; 4.475  ; 4.475  ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; 3.979  ; 3.979  ; Rise       ; clk             ;
;  writeData[10] ; clk        ; 4.318  ; 4.318  ; Rise       ; clk             ;
;  writeData[11] ; clk        ; 3.616  ; 3.616  ; Rise       ; clk             ;
;  writeData[12] ; clk        ; 4.912  ; 4.912  ; Rise       ; clk             ;
;  writeData[13] ; clk        ; 4.473  ; 4.473  ; Rise       ; clk             ;
;  writeData[14] ; clk        ; 3.929  ; 3.929  ; Rise       ; clk             ;
;  writeData[15] ; clk        ; 4.463  ; 4.463  ; Rise       ; clk             ;
;  writeData[16] ; clk        ; 4.881  ; 4.881  ; Rise       ; clk             ;
;  writeData[17] ; clk        ; 4.177  ; 4.177  ; Rise       ; clk             ;
;  writeData[18] ; clk        ; 5.145  ; 5.145  ; Rise       ; clk             ;
;  writeData[19] ; clk        ; 3.921  ; 3.921  ; Rise       ; clk             ;
;  writeData[20] ; clk        ; 4.306  ; 4.306  ; Rise       ; clk             ;
;  writeData[21] ; clk        ; 4.161  ; 4.161  ; Rise       ; clk             ;
;  writeData[22] ; clk        ; 4.778  ; 4.778  ; Rise       ; clk             ;
;  writeData[23] ; clk        ; 4.018  ; 4.018  ; Rise       ; clk             ;
;  writeData[24] ; clk        ; 3.952  ; 3.952  ; Rise       ; clk             ;
;  writeData[25] ; clk        ; 4.484  ; 4.484  ; Rise       ; clk             ;
;  writeData[26] ; clk        ; 5.076  ; 5.076  ; Rise       ; clk             ;
;  writeData[27] ; clk        ; 4.304  ; 4.304  ; Rise       ; clk             ;
;  writeData[28] ; clk        ; 4.598  ; 4.598  ; Rise       ; clk             ;
;  writeData[29] ; clk        ; 4.697  ; 4.697  ; Rise       ; clk             ;
;  writeData[30] ; clk        ; 4.583  ; 4.583  ; Rise       ; clk             ;
;  writeData[31] ; clk        ; 4.671  ; 4.671  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; -3.127 ; -3.127 ; Rise       ; clk             ;
;  address[0]    ; clk        ; -3.146 ; -3.146 ; Rise       ; clk             ;
;  address[1]    ; clk        ; -3.741 ; -3.741 ; Rise       ; clk             ;
;  address[2]    ; clk        ; -3.509 ; -3.509 ; Rise       ; clk             ;
;  address[3]    ; clk        ; -3.127 ; -3.127 ; Rise       ; clk             ;
;  address[4]    ; clk        ; -3.460 ; -3.460 ; Rise       ; clk             ;
; signalMemRead  ; clk        ; -3.417 ; -3.417 ; Rise       ; clk             ;
; signalMemWrite ; clk        ; 0.370  ; 0.370  ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 0.579  ; 0.579  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; 0.579  ; 0.579  ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; -3.917 ; -3.917 ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; -4.381 ; -4.381 ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; -3.381 ; -3.381 ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; -3.463 ; -3.463 ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; -3.286 ; -3.286 ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; -3.978 ; -3.978 ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; -3.483 ; -3.483 ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; -3.997 ; -3.997 ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; -3.348 ; -3.348 ; Rise       ; clk             ;
;  writeData[10] ; clk        ; -3.946 ; -3.946 ; Rise       ; clk             ;
;  writeData[11] ; clk        ; -3.136 ; -3.136 ; Rise       ; clk             ;
;  writeData[12] ; clk        ; -4.316 ; -4.316 ; Rise       ; clk             ;
;  writeData[13] ; clk        ; -4.001 ; -4.001 ; Rise       ; clk             ;
;  writeData[14] ; clk        ; -3.462 ; -3.462 ; Rise       ; clk             ;
;  writeData[15] ; clk        ; -4.003 ; -4.003 ; Rise       ; clk             ;
;  writeData[16] ; clk        ; -4.406 ; -4.406 ; Rise       ; clk             ;
;  writeData[17] ; clk        ; -3.723 ; -3.723 ; Rise       ; clk             ;
;  writeData[18] ; clk        ; -4.400 ; -4.400 ; Rise       ; clk             ;
;  writeData[19] ; clk        ; -3.444 ; -3.444 ; Rise       ; clk             ;
;  writeData[20] ; clk        ; -3.833 ; -3.833 ; Rise       ; clk             ;
;  writeData[21] ; clk        ; -3.691 ; -3.691 ; Rise       ; clk             ;
;  writeData[22] ; clk        ; -4.026 ; -4.026 ; Rise       ; clk             ;
;  writeData[23] ; clk        ; -3.647 ; -3.647 ; Rise       ; clk             ;
;  writeData[24] ; clk        ; -3.479 ; -3.479 ; Rise       ; clk             ;
;  writeData[25] ; clk        ; -4.004 ; -4.004 ; Rise       ; clk             ;
;  writeData[26] ; clk        ; -4.002 ; -4.002 ; Rise       ; clk             ;
;  writeData[27] ; clk        ; -3.926 ; -3.926 ; Rise       ; clk             ;
;  writeData[28] ; clk        ; -4.227 ; -4.227 ; Rise       ; clk             ;
;  writeData[29] ; clk        ; -3.973 ; -3.973 ; Rise       ; clk             ;
;  writeData[30] ; clk        ; -4.201 ; -4.201 ; Rise       ; clk             ;
;  writeData[31] ; clk        ; -4.272 ; -4.272 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; memData[*]   ; clk        ; 13.881 ; 13.881 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 13.046 ; 13.046 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 11.547 ; 11.547 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 13.881 ; 13.881 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 12.979 ; 12.979 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 12.940 ; 12.940 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 12.626 ; 12.626 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 11.514 ; 11.514 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 12.168 ; 12.168 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 12.230 ; 12.230 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 12.670 ; 12.670 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 12.653 ; 12.653 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 12.511 ; 12.511 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 11.649 ; 11.649 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 11.841 ; 11.841 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 11.548 ; 11.548 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 12.104 ; 12.104 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 12.086 ; 12.086 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 12.139 ; 12.139 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 12.419 ; 12.419 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 12.149 ; 12.149 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 11.925 ; 11.925 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 12.390 ; 12.390 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 12.461 ; 12.461 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 11.232 ; 11.232 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 12.148 ; 12.148 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 11.830 ; 11.830 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 12.736 ; 12.736 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 12.424 ; 12.424 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 12.682 ; 12.682 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 12.671 ; 12.671 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 11.832 ; 11.832 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 12.376 ; 12.376 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; memData[*]   ; clk        ; 7.156 ; 7.156 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 8.910 ; 8.910 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 7.161 ; 7.161 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 9.371 ; 9.371 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 8.298 ; 8.298 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 8.821 ; 8.821 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 8.232 ; 8.232 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 7.450 ; 7.450 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 7.696 ; 7.696 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 7.979 ; 7.979 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 8.295 ; 8.295 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 8.268 ; 8.268 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 8.259 ; 8.259 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 7.175 ; 7.175 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 7.738 ; 7.738 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 7.421 ; 7.421 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 7.930 ; 7.930 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 7.959 ; 7.959 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 8.021 ; 8.021 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 7.998 ; 7.998 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 8.023 ; 8.023 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 7.752 ; 7.752 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 8.263 ; 8.263 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 8.020 ; 8.020 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 7.174 ; 7.174 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 7.710 ; 7.710 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 7.156 ; 7.156 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 8.017 ; 8.017 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 8.010 ; 8.010 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 8.253 ; 8.253 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 8.277 ; 8.277 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 7.707 ; 7.707 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 7.990 ; 7.990 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.460 ; -46.720       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -288.430              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a16~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a17~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a18~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a19~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a20~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a21~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a22~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a23~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a24~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a25~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a26~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a27~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a28~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a29~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a30~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a31~porta_memory_reg0 ; clk          ; clk         ; 0.000        ; -0.017     ; 2.442      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altsyncram:ram_rtl_0|altsyncram_bnd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; 1.783  ; 1.783  ; Rise       ; clk             ;
;  address[0]    ; clk        ; 1.629  ; 1.629  ; Rise       ; clk             ;
;  address[1]    ; clk        ; 1.783  ; 1.783  ; Rise       ; clk             ;
;  address[2]    ; clk        ; 1.780  ; 1.780  ; Rise       ; clk             ;
;  address[3]    ; clk        ; 1.545  ; 1.545  ; Rise       ; clk             ;
;  address[4]    ; clk        ; 1.768  ; 1.768  ; Rise       ; clk             ;
; signalMemRead  ; clk        ; 1.948  ; 1.948  ; Rise       ; clk             ;
; signalMemWrite ; clk        ; -0.595 ; -0.595 ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 2.311  ; 2.311  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; -0.604 ; -0.604 ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; 1.848  ; 1.848  ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; 2.260  ; 2.260  ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; 1.736  ; 1.736  ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; 1.767  ; 1.767  ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; 1.632  ; 1.632  ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; 2.005  ; 2.005  ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; 1.794  ; 1.794  ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; 1.975  ; 1.975  ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; 1.717  ; 1.717  ; Rise       ; clk             ;
;  writeData[10] ; clk        ; 1.876  ; 1.876  ; Rise       ; clk             ;
;  writeData[11] ; clk        ; 1.653  ; 1.653  ; Rise       ; clk             ;
;  writeData[12] ; clk        ; 2.240  ; 2.240  ; Rise       ; clk             ;
;  writeData[13] ; clk        ; 1.981  ; 1.981  ; Rise       ; clk             ;
;  writeData[14] ; clk        ; 1.773  ; 1.773  ; Rise       ; clk             ;
;  writeData[15] ; clk        ; 1.969  ; 1.969  ; Rise       ; clk             ;
;  writeData[16] ; clk        ; 2.221  ; 2.221  ; Rise       ; clk             ;
;  writeData[17] ; clk        ; 1.864  ; 1.864  ; Rise       ; clk             ;
;  writeData[18] ; clk        ; 2.311  ; 2.311  ; Rise       ; clk             ;
;  writeData[19] ; clk        ; 1.769  ; 1.769  ; Rise       ; clk             ;
;  writeData[20] ; clk        ; 1.978  ; 1.978  ; Rise       ; clk             ;
;  writeData[21] ; clk        ; 1.847  ; 1.847  ; Rise       ; clk             ;
;  writeData[22] ; clk        ; 2.143  ; 2.143  ; Rise       ; clk             ;
;  writeData[23] ; clk        ; 1.750  ; 1.750  ; Rise       ; clk             ;
;  writeData[24] ; clk        ; 1.793  ; 1.793  ; Rise       ; clk             ;
;  writeData[25] ; clk        ; 2.037  ; 2.037  ; Rise       ; clk             ;
;  writeData[26] ; clk        ; 2.256  ; 2.256  ; Rise       ; clk             ;
;  writeData[27] ; clk        ; 1.867  ; 1.867  ; Rise       ; clk             ;
;  writeData[28] ; clk        ; 2.029  ; 2.029  ; Rise       ; clk             ;
;  writeData[29] ; clk        ; 2.126  ; 2.126  ; Rise       ; clk             ;
;  writeData[30] ; clk        ; 2.016  ; 2.016  ; Rise       ; clk             ;
;  writeData[31] ; clk        ; 2.060  ; 2.060  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; -1.381 ; -1.381 ; Rise       ; clk             ;
;  address[0]    ; clk        ; -1.389 ; -1.389 ; Rise       ; clk             ;
;  address[1]    ; clk        ; -1.636 ; -1.636 ; Rise       ; clk             ;
;  address[2]    ; clk        ; -1.551 ; -1.551 ; Rise       ; clk             ;
;  address[3]    ; clk        ; -1.381 ; -1.381 ; Rise       ; clk             ;
;  address[4]    ; clk        ; -1.529 ; -1.529 ; Rise       ; clk             ;
; signalMemRead  ; clk        ; -1.513 ; -1.513 ; Rise       ; clk             ;
; signalMemWrite ; clk        ; 0.752  ; 0.752  ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 0.857  ; 0.857  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; 0.857  ; 0.857  ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; -1.696 ; -1.696 ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; -1.911 ; -1.911 ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; -1.531 ; -1.531 ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; -1.491 ; -1.491 ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; -1.758 ; -1.758 ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; -1.526 ; -1.526 ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; -1.698 ; -1.698 ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; -1.514 ; -1.514 ; Rise       ; clk             ;
;  writeData[10] ; clk        ; -1.727 ; -1.727 ; Rise       ; clk             ;
;  writeData[11] ; clk        ; -1.374 ; -1.374 ; Rise       ; clk             ;
;  writeData[12] ; clk        ; -1.883 ; -1.883 ; Rise       ; clk             ;
;  writeData[13] ; clk        ; -1.713 ; -1.713 ; Rise       ; clk             ;
;  writeData[14] ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  writeData[15] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
;  writeData[16] ; clk        ; -1.947 ; -1.947 ; Rise       ; clk             ;
;  writeData[17] ; clk        ; -1.601 ; -1.601 ; Rise       ; clk             ;
;  writeData[18] ; clk        ; -1.938 ; -1.938 ; Rise       ; clk             ;
;  writeData[19] ; clk        ; -1.497 ; -1.497 ; Rise       ; clk             ;
;  writeData[20] ; clk        ; -1.706 ; -1.706 ; Rise       ; clk             ;
;  writeData[21] ; clk        ; -1.581 ; -1.581 ; Rise       ; clk             ;
;  writeData[22] ; clk        ; -1.771 ; -1.771 ; Rise       ; clk             ;
;  writeData[23] ; clk        ; -1.596 ; -1.596 ; Rise       ; clk             ;
;  writeData[24] ; clk        ; -1.523 ; -1.523 ; Rise       ; clk             ;
;  writeData[25] ; clk        ; -1.764 ; -1.764 ; Rise       ; clk             ;
;  writeData[26] ; clk        ; -1.750 ; -1.750 ; Rise       ; clk             ;
;  writeData[27] ; clk        ; -1.718 ; -1.718 ; Rise       ; clk             ;
;  writeData[28] ; clk        ; -1.874 ; -1.874 ; Rise       ; clk             ;
;  writeData[29] ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  writeData[30] ; clk        ; -1.877 ; -1.877 ; Rise       ; clk             ;
;  writeData[31] ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; memData[*]   ; clk        ; 7.125 ; 7.125 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 6.733 ; 6.733 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 6.139 ; 6.139 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 7.125 ; 7.125 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 6.699 ; 6.699 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 6.667 ; 6.667 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 6.573 ; 6.573 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 6.155 ; 6.155 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 6.414 ; 6.414 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 6.576 ; 6.576 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 6.553 ; 6.553 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 6.482 ; 6.482 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 6.196 ; 6.196 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 6.258 ; 6.258 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 6.139 ; 6.139 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 6.392 ; 6.392 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 6.335 ; 6.335 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 6.381 ; 6.381 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 6.458 ; 6.458 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 6.385 ; 6.385 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 6.293 ; 6.293 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 6.471 ; 6.471 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 6.490 ; 6.490 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 6.047 ; 6.047 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 6.365 ; 6.365 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 6.246 ; 6.246 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 6.611 ; 6.611 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 6.487 ; 6.487 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 6.555 ; 6.555 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 6.560 ; 6.560 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 6.251 ; 6.251 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; memData[*]   ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 4.514 ; 4.514 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 4.319 ; 4.319 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 4.010 ; 4.010 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 4.088 ; 4.088 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 4.305 ; 4.305 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 4.264 ; 4.264 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 4.114 ; 4.114 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 3.980 ; 3.980 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 4.218 ; 4.218 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 4.176 ; 4.176 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 4.227 ; 4.227 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 4.202 ; 4.202 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 4.227 ; 4.227 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 4.313 ; 4.313 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 4.223 ; 4.223 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 4.100 ; 4.100 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 4.226 ; 4.226 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 4.214 ; 4.214 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 4.306 ; 4.306 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 4.093 ; 4.093 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 4.202 ; 4.202 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.076  ; 2.321 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -2.076  ; 2.321 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -66.432 ; 0.0   ; 0.0      ; 0.0     ; -363.777            ;
;  clk             ; -66.432 ; 0.000 ; N/A      ; N/A     ; -363.777            ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; 4.067  ; 4.067  ; Rise       ; clk             ;
;  address[0]    ; clk        ; 3.590  ; 3.590  ; Rise       ; clk             ;
;  address[1]    ; clk        ; 4.067  ; 4.067  ; Rise       ; clk             ;
;  address[2]    ; clk        ; 3.933  ; 3.933  ; Rise       ; clk             ;
;  address[3]    ; clk        ; 3.453  ; 3.453  ; Rise       ; clk             ;
;  address[4]    ; clk        ; 3.911  ; 3.911  ; Rise       ; clk             ;
; signalMemRead  ; clk        ; 4.215  ; 4.215  ; Rise       ; clk             ;
; signalMemWrite ; clk        ; -0.056 ; -0.056 ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 5.145  ; 5.145  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; -0.132 ; -0.132 ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; 4.287  ; 4.287  ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; 5.103  ; 5.103  ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; 4.020  ; 4.020  ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; 3.928  ; 3.928  ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; 3.750  ; 3.750  ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; 4.385  ; 4.385  ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; 3.948  ; 3.948  ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; 4.475  ; 4.475  ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; 3.979  ; 3.979  ; Rise       ; clk             ;
;  writeData[10] ; clk        ; 4.318  ; 4.318  ; Rise       ; clk             ;
;  writeData[11] ; clk        ; 3.616  ; 3.616  ; Rise       ; clk             ;
;  writeData[12] ; clk        ; 4.912  ; 4.912  ; Rise       ; clk             ;
;  writeData[13] ; clk        ; 4.473  ; 4.473  ; Rise       ; clk             ;
;  writeData[14] ; clk        ; 3.929  ; 3.929  ; Rise       ; clk             ;
;  writeData[15] ; clk        ; 4.463  ; 4.463  ; Rise       ; clk             ;
;  writeData[16] ; clk        ; 4.881  ; 4.881  ; Rise       ; clk             ;
;  writeData[17] ; clk        ; 4.177  ; 4.177  ; Rise       ; clk             ;
;  writeData[18] ; clk        ; 5.145  ; 5.145  ; Rise       ; clk             ;
;  writeData[19] ; clk        ; 3.921  ; 3.921  ; Rise       ; clk             ;
;  writeData[20] ; clk        ; 4.306  ; 4.306  ; Rise       ; clk             ;
;  writeData[21] ; clk        ; 4.161  ; 4.161  ; Rise       ; clk             ;
;  writeData[22] ; clk        ; 4.778  ; 4.778  ; Rise       ; clk             ;
;  writeData[23] ; clk        ; 4.018  ; 4.018  ; Rise       ; clk             ;
;  writeData[24] ; clk        ; 3.952  ; 3.952  ; Rise       ; clk             ;
;  writeData[25] ; clk        ; 4.484  ; 4.484  ; Rise       ; clk             ;
;  writeData[26] ; clk        ; 5.076  ; 5.076  ; Rise       ; clk             ;
;  writeData[27] ; clk        ; 4.304  ; 4.304  ; Rise       ; clk             ;
;  writeData[28] ; clk        ; 4.598  ; 4.598  ; Rise       ; clk             ;
;  writeData[29] ; clk        ; 4.697  ; 4.697  ; Rise       ; clk             ;
;  writeData[30] ; clk        ; 4.583  ; 4.583  ; Rise       ; clk             ;
;  writeData[31] ; clk        ; 4.671  ; 4.671  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clk        ; -1.381 ; -1.381 ; Rise       ; clk             ;
;  address[0]    ; clk        ; -1.389 ; -1.389 ; Rise       ; clk             ;
;  address[1]    ; clk        ; -1.636 ; -1.636 ; Rise       ; clk             ;
;  address[2]    ; clk        ; -1.551 ; -1.551 ; Rise       ; clk             ;
;  address[3]    ; clk        ; -1.381 ; -1.381 ; Rise       ; clk             ;
;  address[4]    ; clk        ; -1.529 ; -1.529 ; Rise       ; clk             ;
; signalMemRead  ; clk        ; -1.513 ; -1.513 ; Rise       ; clk             ;
; signalMemWrite ; clk        ; 0.752  ; 0.752  ; Rise       ; clk             ;
; writeData[*]   ; clk        ; 0.857  ; 0.857  ; Rise       ; clk             ;
;  writeData[0]  ; clk        ; 0.857  ; 0.857  ; Rise       ; clk             ;
;  writeData[1]  ; clk        ; -1.696 ; -1.696 ; Rise       ; clk             ;
;  writeData[2]  ; clk        ; -1.911 ; -1.911 ; Rise       ; clk             ;
;  writeData[3]  ; clk        ; -1.531 ; -1.531 ; Rise       ; clk             ;
;  writeData[4]  ; clk        ; -1.509 ; -1.509 ; Rise       ; clk             ;
;  writeData[5]  ; clk        ; -1.491 ; -1.491 ; Rise       ; clk             ;
;  writeData[6]  ; clk        ; -1.758 ; -1.758 ; Rise       ; clk             ;
;  writeData[7]  ; clk        ; -1.526 ; -1.526 ; Rise       ; clk             ;
;  writeData[8]  ; clk        ; -1.698 ; -1.698 ; Rise       ; clk             ;
;  writeData[9]  ; clk        ; -1.514 ; -1.514 ; Rise       ; clk             ;
;  writeData[10] ; clk        ; -1.727 ; -1.727 ; Rise       ; clk             ;
;  writeData[11] ; clk        ; -1.374 ; -1.374 ; Rise       ; clk             ;
;  writeData[12] ; clk        ; -1.883 ; -1.883 ; Rise       ; clk             ;
;  writeData[13] ; clk        ; -1.713 ; -1.713 ; Rise       ; clk             ;
;  writeData[14] ; clk        ; -1.505 ; -1.505 ; Rise       ; clk             ;
;  writeData[15] ; clk        ; -1.709 ; -1.709 ; Rise       ; clk             ;
;  writeData[16] ; clk        ; -1.947 ; -1.947 ; Rise       ; clk             ;
;  writeData[17] ; clk        ; -1.601 ; -1.601 ; Rise       ; clk             ;
;  writeData[18] ; clk        ; -1.938 ; -1.938 ; Rise       ; clk             ;
;  writeData[19] ; clk        ; -1.497 ; -1.497 ; Rise       ; clk             ;
;  writeData[20] ; clk        ; -1.706 ; -1.706 ; Rise       ; clk             ;
;  writeData[21] ; clk        ; -1.581 ; -1.581 ; Rise       ; clk             ;
;  writeData[22] ; clk        ; -1.771 ; -1.771 ; Rise       ; clk             ;
;  writeData[23] ; clk        ; -1.596 ; -1.596 ; Rise       ; clk             ;
;  writeData[24] ; clk        ; -1.523 ; -1.523 ; Rise       ; clk             ;
;  writeData[25] ; clk        ; -1.764 ; -1.764 ; Rise       ; clk             ;
;  writeData[26] ; clk        ; -1.750 ; -1.750 ; Rise       ; clk             ;
;  writeData[27] ; clk        ; -1.718 ; -1.718 ; Rise       ; clk             ;
;  writeData[28] ; clk        ; -1.874 ; -1.874 ; Rise       ; clk             ;
;  writeData[29] ; clk        ; -1.746 ; -1.746 ; Rise       ; clk             ;
;  writeData[30] ; clk        ; -1.877 ; -1.877 ; Rise       ; clk             ;
;  writeData[31] ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; memData[*]   ; clk        ; 13.881 ; 13.881 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 13.046 ; 13.046 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 11.547 ; 11.547 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 13.881 ; 13.881 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 12.979 ; 12.979 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 12.940 ; 12.940 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 12.626 ; 12.626 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 11.514 ; 11.514 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 12.168 ; 12.168 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 12.230 ; 12.230 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 12.670 ; 12.670 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 12.653 ; 12.653 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 12.511 ; 12.511 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 11.649 ; 11.649 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 11.841 ; 11.841 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 11.548 ; 11.548 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 12.104 ; 12.104 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 12.086 ; 12.086 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 12.139 ; 12.139 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 12.419 ; 12.419 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 12.149 ; 12.149 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 11.925 ; 11.925 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 12.390 ; 12.390 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 12.461 ; 12.461 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 11.232 ; 11.232 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 12.148 ; 12.148 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 11.830 ; 11.830 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 12.736 ; 12.736 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 12.424 ; 12.424 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 12.682 ; 12.682 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 12.671 ; 12.671 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 11.832 ; 11.832 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 12.376 ; 12.376 ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; memData[*]   ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
;  memData[0]  ; clk        ; 4.570 ; 4.570 ; Rise       ; clk             ;
;  memData[1]  ; clk        ; 3.892 ; 3.892 ; Rise       ; clk             ;
;  memData[2]  ; clk        ; 4.821 ; 4.821 ; Rise       ; clk             ;
;  memData[3]  ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  memData[4]  ; clk        ; 4.514 ; 4.514 ; Rise       ; clk             ;
;  memData[5]  ; clk        ; 4.319 ; 4.319 ; Rise       ; clk             ;
;  memData[6]  ; clk        ; 4.010 ; 4.010 ; Rise       ; clk             ;
;  memData[7]  ; clk        ; 4.088 ; 4.088 ; Rise       ; clk             ;
;  memData[8]  ; clk        ; 4.197 ; 4.197 ; Rise       ; clk             ;
;  memData[9]  ; clk        ; 4.334 ; 4.334 ; Rise       ; clk             ;
;  memData[10] ; clk        ; 4.305 ; 4.305 ; Rise       ; clk             ;
;  memData[11] ; clk        ; 4.264 ; 4.264 ; Rise       ; clk             ;
;  memData[12] ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  memData[13] ; clk        ; 4.114 ; 4.114 ; Rise       ; clk             ;
;  memData[14] ; clk        ; 3.980 ; 3.980 ; Rise       ; clk             ;
;  memData[15] ; clk        ; 4.218 ; 4.218 ; Rise       ; clk             ;
;  memData[16] ; clk        ; 4.176 ; 4.176 ; Rise       ; clk             ;
;  memData[17] ; clk        ; 4.227 ; 4.227 ; Rise       ; clk             ;
;  memData[18] ; clk        ; 4.202 ; 4.202 ; Rise       ; clk             ;
;  memData[19] ; clk        ; 4.227 ; 4.227 ; Rise       ; clk             ;
;  memData[20] ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  memData[21] ; clk        ; 4.313 ; 4.313 ; Rise       ; clk             ;
;  memData[22] ; clk        ; 4.223 ; 4.223 ; Rise       ; clk             ;
;  memData[23] ; clk        ; 3.906 ; 3.906 ; Rise       ; clk             ;
;  memData[24] ; clk        ; 4.100 ; 4.100 ; Rise       ; clk             ;
;  memData[25] ; clk        ; 3.885 ; 3.885 ; Rise       ; clk             ;
;  memData[26] ; clk        ; 4.226 ; 4.226 ; Rise       ; clk             ;
;  memData[27] ; clk        ; 4.214 ; 4.214 ; Rise       ; clk             ;
;  memData[28] ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  memData[29] ; clk        ; 4.306 ; 4.306 ; Rise       ; clk             ;
;  memData[30] ; clk        ; 4.093 ; 4.093 ; Rise       ; clk             ;
;  memData[31] ; clk        ; 4.202 ; 4.202 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 544   ; 544  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 17 22:16:49 2019
Info: Command: quartus_sta Memory -c Memory
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Memory.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.076       -66.432 clk 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -363.777 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -46.720 clk 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -288.430 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4555 megabytes
    Info: Processing ended: Fri May 17 22:16:50 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


