// Seed: 1099485336
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_1 = 1;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  wire  id_4,
    input  wand  id_5,
    output tri   id_6,
    input  tri0  id_7,
    output logic id_8
);
  final begin : LABEL_0
    id_8 <= id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  wire id_10;
endmodule
