// Seed: 1712435777
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3
);
  assign id_5[(1) : 1] = 1'b0;
  wand id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wor id_14,
    output uwire id_15,
    input tri1 id_16
);
  wire id_18;
  module_0(
      id_4, id_16, id_6, id_2
  );
endmodule
