$date
  Thu Jan  8 00:59:55 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module decoder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 4 # s[3:0] $end
$scope module uut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 4 & s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0001 #
0$
0%
b0001 &
#10000000
1"
b0010 #
1%
b0010 &
#20000000
1!
0"
b0100 #
1$
0%
b0100 &
#30000000
1"
b1000 #
1%
b1000 &
#40000000
