Type,Name,VMA,LMA,ALIGN,MaxSize,Attribute,BaseRegion,ExecutionView,LoadView,Condition,CompileOption
ACTION,. = ORIGIN(UROM);,,,,,,,,,,
ACTION,_zap1 = . ;,,,,,,,,,,
ACTION,_ftext_ram = . ;,,,,,,,,,,
ACTION, _edata_ram = . ;,,,,,,,,,,
ACTION, _fbss = . ;,,,,,,,,,,
ACTION, _end = . ;,,,,,,,,,,
SectionFrame,ROM_GFH,.,,,,RO,,UROM,UROM,,
SectionFrame,AUROM,.,,,,RO,,UROM,UROM,,
SectionFrame,ISPRAM0A,ORIGIN(ISPRAM0A),,,,RO,,ISPRAM0A,UROM,,
SectionFrame,ISPRAM0B,ORIGIN(ISPRAM0B),,,,RO,,ISPRAM0B,UROM,,
SectionFrame,ISPRAM0C,ORIGIN(ISPRAM0C),,,,RO,,ISPRAM0C,UROM,,
SectionFrame,ISPRAM0,ORIGIN(ISPRAM0),,,,RO,,ISPRAM0,UROM,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE,.,,ALIGN(64),,RO,,ISPRAM0,UROM,,
ACTION,. = Image$$DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE$$Base ;,,,,,,,,,,
ACTION,. &= 0x0003FFFF;,,,,,,,,
ACTION,. += ORIGIN(ISPRAM0A);,,,,,,,,,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_ADT_L_CODE,.,,ALIGN(64),,RO,,ISPRAM0A,UROM,,
ACTION,. = Image$$DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE$$Base ;,,,,,,,,,,
ACTION,. &= 0x0003FFFF;,,,,,,,,
ACTION,. += ORIGIN(ISPRAM0B);,,,,,,,,,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_ADT_T_CODE,.,,ALIGN(64),,RO,,ISPRAM0B,UROM,,
ACTION,. = Image$$DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE$$Base ;,,,,,,,,,,
ACTION,. &= 0x0003FFFF;,,,,,,,,
ACTION,. += ORIGIN(ISPRAM0C);,,,,,,,,,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_ADT_W_CODE,.,,ALIGN(64),,RO,,ISPRAM0C,UROM,,
ACTION,. = Image$$DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE$$Base ;,,,,,,,,,,
ACTION,. &= 0x0003FFFF;,,,,,,,,
ACTION, LinkerTemp1 = MAX(SIZEOF(DYNAMIC_SECTION_ISPRAM0_ADT_L_CODE),SIZEOF(DYNAMIC_SECTION_ISPRAM0_ADT_T_CODE));,,,,,,,,,,
ACTION, LinkerTemp2 = MAX(SIZEOF(DYNAMIC_SECTION_ISPRAM0_ADT_W_CODE),SIZEOF(DYNAMIC_SECTION_ISPRAM0_ADT_W2_CODE));,,,,,,,,,,
ACTION,. += ORIGIN(ISPRAM0B)+MAX(LinkerTemp1,LinkerTemp2);,,,,,,,,,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_UBIN_T_CODE,.,,ALIGN(64),,RO,,ISPRAM0B,UROM,,
ACTION,. = Image$$DYNAMIC_SECTION_ISPRAM0_UBIN_T_CODE$$Base ;,,,,,,,,,,
ACTION,. &= 0x0003FFFF;,,,,,,,,
ACTION,. += ORIGIN(ISPRAM0C);,,,,,,,,,,
SectionFrame,DYNAMIC_SECTION_ISPRAM0_UBIN_W_CODE,.,,ALIGN(64),,RO,,ISPRAM0C,UROM,,
SectionFrame,DSPRAM0,ORIGIN(DSPRAM0),,,,RW,DSPRAM0,DSPRAM0,UROM
SectionFrame,DSPRAM0_ZI,.,,,,ZI,DSPRAM0,DSPRAM0,UROM
SectionFrame,ISPRAM1,ORIGIN(ISPRAM1),,,,RO,,ISPRAM1,UROM
SectionFrame,DSPRAM1,ORIGIN(DSPRAM1),,,,RW,DSPRAM1,DSPRAM1,UROM
SectionFrame,DSPRAM1_ZI,.,,,,ZI,DSPRAM1,DSPRAM1,UROM
LinkerSymbol,ISPRAM0_PHYSICAL_BOUNDARY,[ISPRAM0_BASE],,,,EV::Base,,,
LinkerSymbol,ISPRAM0_PHYSICAL_BOUNDARY,[ISPRAM0_SIZE],,,,EV::Length,,,
LinkerSymbol,ISPRAM0A_PHYSICAL_BOUNDARY,ORIGIN(ISPRAM0A),,,,EV::Base,,,
LinkerSymbol,ISPRAM0A_PHYSICAL_BOUNDARY,[ISPRAM0_SIZE],,,,EV::Length,,,
LinkerSymbol,ISPRAM0B_PHYSICAL_BOUNDARY,ORIGIN(ISPRAM0B),,,,EV::Base,,,
LinkerSymbol,ISPRAM0B_PHYSICAL_BOUNDARY,[ISPRAM0_SIZE],,,,EV::Length,,,
LinkerSymbol,ISPRAM0C_PHYSICAL_BOUNDARY,ORIGIN(ISPRAM0C),,,,EV::Base,,,
LinkerSymbol,ISPRAM0C_PHYSICAL_BOUNDARY,[ISPRAM0_SIZE],,,,EV::Length,,,
LinkerSymbol,DSPRAM0_PHYSICAL_BOUNDARY,[DSPRAM0_BASE],,,,EV::Base,,,
LinkerSymbol,DSPRAM0_PHYSICAL_BOUNDARY,[DSPRAM0_SIZE],,,,EV::Length,,,
LinkerSymbol,ISPRAM1_PHYSICAL_BOUNDARY,[ISPRAM1_BASE],,,,EV::Base,,,
LinkerSymbol,ISPRAM1_PHYSICAL_BOUNDARY,[ISPRAM1_SIZE],,,,EV::Length,,,
LinkerSymbol,DSPRAM1_PHYSICAL_BOUNDARY,[DSPRAM1_BASE],,,,EV::Base,,,
LinkerSymbol,DSPRAM1_PHYSICAL_BOUNDARY,[DSPRAM1_SIZE],,,,EV::Length,,,
ACTION,. = LOADADDR(DSPRAM1_ZI);,,,,,,,,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(ROM);  /* 0x00000000 */,,,,,,,,
SectionFrame,ROM,.,,ALIGN(0x4000),,RO,,ROM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(UROM);,,,,,,,,
SectionFrame,UROM,.,,ALIGN(32),,RO,,UROM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. = ORIGIN(MCURO_HWRW);,,,,,,,,,,
LinkerSymbol,MCURO_HWRW,.,,,,EV::Base,,,,,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
SectionFrame,EXTSRAM_MCURO_HWRW,.,,,,RW,EXTSRAM_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,EXTSRAM_MCURO_HWRW_ZI,.,,,,ZI,EXTSRAM_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,MCURO_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURO_HWRW,MCURO_HWRW,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURO_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURO_HWRW,.,,ALIGN(32),,RW,CACHED_EXTSRAM_MCURO_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURO_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_MCURO_HWRW,VRAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(RAM);,,,,,,,,
ACTION,. = ALIGN(0X800000);,,,,,,,,,,(!__MD_LAYOUT_SHRINK__)
ACTION,. = ALIGN(0X400000);,,,,,,,,,,(__MD_LAYOUT_SHRINK__)
SectionFrame,EXTSRAM,.,,,,RW,EXTSRAM,RAM,UROM
SectionFrame,EXTSRAM_ZI,.,,,,ZI,EXTSRAM,RAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,RAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_RW,RAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM,.,,ALIGN(32),,RW,CACHED_EXTSRAM,VRAM,UROM,,(!GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM_ZI,.,,,,ZI,CACHED_EXTSRAM,VRAM,UROM,,(!GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,#.bss,.,,,,ZI,CACHED_EXTSRAM,VRAM,UROM,,(!GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM_WT,.,,ALIGN(32),,RW,CACHED_EXTSRAM_WT,VRAM,UROM,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM_WT_ZI,.,,,,ZI,CACHED_EXTSRAM_WT,VRAM,UROM,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM_NVRAM_LTABLE,.,,,,RW,,VRAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
ACTION,. += ORIGIN(IOCU2);,,,,,,,,,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM,ALIGN(0X100000),,ALIGN(32),,RW,CACHED_EXTSRAM,IOCU2,UROM,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,CACHED_EXTSRAM_ZI,.,,,,ZI,CACHED_EXTSRAM,IOCU2,UROM,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
SectionFrame,#.bss,.,,,,ZI,CACHED_EXTSRAM,IOCU2,UROM,,(GEN93_MDMCU_SYSTEM_IMPROVEMENT_FOR_LOW_POWER)
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(MCURW_HWRW);,,,,,,,,
SectionFrame,EXTSRAM_MCURW_HWRW,ALIGN(0X10000),,,,RW,EXTSRAM_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,EXTSRAM_MCURW_HWRW_ZI,.,,,,ZI,EXTSRAM_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,MCURW_HWRW,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_MCURW_HWRW,MCURW_HWRW,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_MCURW_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURW_HWRW,.,,ALIGN(32),,RW,CACHED_EXTSRAM_MCURW_HWRW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_MCURW_HWRW,VRAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(DSP_TXRX);,,,,,,,,
SectionFrame,EXTSRAM_DSP_TX,ALIGN(0X20000),,,[TX_SIZE],ZI,,DSP_TXRX,UROM,
SectionFrame,EXTSRAM_DSP_RX,ADDR(EXTSRAM_DSP_TX)+[TX_SIZE],,ALIGN([RX_SIZE]),[RX_SIZE],ZI,,DSP_TXRX,UROM,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(IOCU2);,,,,,,,,
SectionFrame,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,ALIGN(0X10000),,,,RW,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,IOCU2,UROM
SectionFrame,CACHED_EXTSRAM_IOCU2_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_IOCU2_MCURW_HWRW,IOCU2,UROM,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(IOCU3);,,,,,,,,
SectionFrame,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,ALIGN(0X10000),,,,RW,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,IOCU3,UROM
SectionFrame,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW_ZI,.,,,,ZI,CACHED_EXTSRAM_IOCU3_READ_ALLOC_MCURW_HWRW,IOCU3,UROM,
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(L2C_LOCK);,,,,,,,,
SectionFrame,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,ALIGN(0X10000),,ALIGN(0x8000),,RW,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,L2C_LOCK,UROM
SectionFrame,CACHED_EXTSRAM_L2CACHE_LOCK_DATA_ZI,.,,,,ZI,CACHED_EXTSRAM_L2CACHE_LOCK_DATA,L2C_LOCK,UROM
SectionFrame,DYNAMIC_SECTION_L2CACHE_LOCK_0,.,,,,RW,DYNAMIC_SECTION_L2CACHE_LOCK_0,L2C_LOCK,UROM
SectionFrame,DYNAMIC_SECTION_L2CACHE_LOCK_0_ZI,.,,,,ZI,DYNAMIC_SECTION_L2CACHE_LOCK_0,L2C_LOCK,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(CORE0);,,,,,,,,
SectionFrame,EXTSRAM_CORE0,ALIGN(0X100000),,,,RW,EXTSRAM_CORE0,CORE0,UROM
SectionFrame,EXTSRAM_CORE0_ZI,.,,,,ZI,EXTSRAM_CORE0,CORE0,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,CORE0,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE0_RW,CORE0,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE0_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE0,.,,ALIGN(32),,RW,CACHED_EXTSRAM_CORE0,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE0_ZI,.,,,,ZI,CACHED_EXTSRAM_CORE0,VRAM,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(CORE1);,,,,,,,,
SectionFrame,EXTSRAM_CORE1,ALIGN(0X100000),,,,RW,EXTSRAM_CORE1,CORE1,UROM
SectionFrame,EXTSRAM_CORE1_ZI,.,,,,ZI,EXTSRAM_CORE1,CORE1,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,CORE1,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_NONCACHEABLE_CORE1_RW,CORE1,UROM
ACTION,. &= 0x0FFFFFFF;,,,,,,,,
ACTION,. += ORIGIN(VRAM);,,,,,,,,
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,.,,ALIGN(32),,RW,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,VRAM,UROM
SectionFrame,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_ZI,.,,,,ZI,DYNAMIC_CACHEABLE_EXTSRAM_DEFAULT_CACHEABLE_CORE1_RW,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE1,.,,ALIGN(32),,RW,CACHED_EXTSRAM_CORE1,VRAM,UROM
SectionFrame,CACHED_EXTSRAM_CORE1_ZI,.,,,,ZI,CACHED_EXTSRAM_CORE1,VRAM,UROM
ACTION,. = LOADADDR(CACHED_EXTSRAM_CORE1_ZI);,,,,,,,,,,(__AMMS_DRDI__)
ACTION,. &= 0x0FFFFFFF;,,,,,,,,,,(__AMMS_DRDI__)
ACTION,. += ORIGIN(SECURE_RO);,,,,,,,,,,(__AMMS_DRDI__)
SectionFrame,ROM_SIGNATURE_SECTION,.,,,,RW,,SECURE_RO,UROM,,(__AMMS_DRDI__)
ACTION,. = Image$$CACHED_EXTSRAM_CORE1$$ZI$$Limit;,,,,,,,,,,(__AMMS_DRDI__)
ACTION,. &= 0x0FFFFFFF;,,,,,,,,,,(__AMMS_DRDI__)
ACTION,. += ORIGIN(DRDI);,,,,,,,,,,(__AMMS_DRDI__)
SectionFrame,dummy_DRDI,.,,,,RO,,DRDI,UROM,,(__AMMS_DRDI__)
ACTION,. = ALIGN(0X200000);,,,,,,,,,,(__AMMS_DRDI__)
LinkerSymbol,DRDI,.,,,,EV::Base,,,,,
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_2G_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,ALIGN(CACHELINESIZE),,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GFDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,ALIGN(CACHELINESIZE),,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_3GTDD_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,ALIGN(CACHELINESIZE),,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_MMRF_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,ALIGN(CACHELINESIZE),,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_C2K_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,ALIGN(CACHELINESIZE),,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_01,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_02,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_03,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_04,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_05,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_06,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_07,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_08,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_09,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_10,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_11,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_12,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_13,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_14,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
OVERLAY,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_15,.,,,,RW,CACHED_EXTSRAM_MCURO_HWRW_DRDI_LTE_00,DRDI,UROM,,(__AMMS_DRDI__)
LinkerSymbol,DRDI,.,,,,EV::Limit,,,,,
LinkerSymbol,DRDI,(Image$$DRDI$$Limit - Image$$DRDI$$Base),,,,EV::Length,,,,
LinkerSymbol,EXECUTION_VIEW_END,.,,,,EV::ZILimit,,,,
SectionFrame,EXTSRAM_FS_ZI,ORIGIN(EXTSRAM_FS),,,,ZI,,EXTSRAM_FS,UROM,
SectionFrame,EXTSRAM_L1DSP_ZI,ORIGIN(L1DSP),,,,ZI,,L1DSP,UROM,
ACTION,. = LOADADDR(EXTSRAM_L1DSP_ZI);,,,,,,,,,,!__AMMS_DRDI__
ACTION,. &= 0x0FFFFFFF;,,,,,,,,,,!__AMMS_DRDI__
ACTION,. += ORIGIN(SECURE_RO);,,,,,,,,,,!__AMMS_DRDI__
SectionFrame,ROM_SIGNATURE_SECTION,.,,,,RW,,SECURE_RO,UROM,,!__AMMS_DRDI__
ACTION,. &= 0x0FFFFFFF;,,,,,,,,,,
ACTION,. = LOADADDR(EXTSRAM_L1DSP_ZI);,,,,,,,,,,__AMMS_DRDI__
ACTION,. = LOADADDR(ROM_SIGNATURE_SECTION);,,,,,,,,,,!(__AMMS_DRDI__)
LinkerSymbol,LOAD_VIEW_END,.,,,,EV::ZILimit,,,,
LinkerSymbol,ISPRAM,LENGTH(ISPRAM0),,,,EV::Length,,,,
LinkerSymbol,DSPRAM,LENGTH(DSPRAM0),,,,EV::Length,,,,
LinkerSymbol,KTEST,ADDR(EXTSRAM_MCURW_HWRW)-12,,,,EV::Base,,,,
LinkerSymbol,DUMMY_END,[EXTSRAM_END],,,,EV::Base,,,,
ACTION,"ASSERT( INTERRUPT_VECTOR$$Base >= GENERAL_EXCEPTION$$End, please reduce the size of input section GENERAL_EXCEPTION(VECTOR_ROUTINE))",,,,,,,,,
ACTION,"ASSERT( (SDATA0$$ZI$$Limit - SDATA0$$ZI$$Base + SDATA0$$Limit - SDATA0$$Base) <= 0x10000,  small data of core0 exceed 64 KB)",,,,,,,,,
ACTION,"ASSERT( (SDATA1$$ZI$$Limit - SDATA1$$ZI$$Base + SDATA1$$Limit - SDATA1$$Base) <= 0x10000,  small data of core1 exceed 64 KB)",,,,,,,,,
ACTION,"ASSERT( L2CACHE_LOCK$$Length <= 0x8000, ""only 32 KB for L2CACHE_LOCK"")",,,,,,,,,
ACTION,"ASSERT( DYNAMIC_SECTION_L2CACHE_LOCK_0$$Length <= 0x18000, ""only 96 KB for DYNAMIC_SECTION_L2CACHE_LOCK_3GW"")",,,,,,,,,
ACTION,"ASSERT( DYNAMIC_SECTION_L2CACHE_LOCK_X$$Length <= 0x18000, ""only 96 KB for DYNAMIC_SECTION_L2CACHE_LOCK_3GW_IDLE"")",,,,,,,,,
ACTION,"ASSERT( (Image$$EXECUTION_VIEW_END$$ZI$$Limit& 0x0fffffff) <= 0x4600000, ""only 70 MB for general mcu memory (no ramdisk & dsp)"")",,,,,,,,,(__MD_LAYOUT_SHRINK__)
ACTION,"ASSERT( (Image$$EXECUTION_VIEW_END$$ZI$$Limit& 0x0fffffff) <= 0x6000000, ""only 96 MB for general mcu memory (no ramdisk & dsp)"")",,,,,,,,,(!__MD_LAYOUT_SHRINK__ && __FS_RAMDISK__ && !MT6763)
ACTION,"ASSERT( (Image$$EXECUTION_VIEW_END$$ZI$$Limit& 0x0fffffff) <= 0x7000000, ""only 112 MB for general mcu memory (no ramdisk & dsp)"")",,,,,,,,,(!__MD_LAYOUT_SHRINK__ && !__FS_RAMDISK__ && !MT6763)
ACTION,"ASSERT( (Image$$EXECUTION_VIEW_END$$ZI$$Limit& 0x0fffffff) <= 0xD800000, ""only 216 MB for general mcu memory (no ramdisk & dsp)"")",,,,,,,,,(MT6763)
