<rdf:RDF xmlns:api="http://www.elsevier.com/xml/svapi/rdf/dtd/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0037344419"><dc:identifier>https://api.elsevier.com/content/abstract/eid/2-s2.0-0037344419</dc:identifier><api:scopusId>0037344419</api:scopusId><api:eid>2-s2.0-0037344419</api:eid><api:pui>36361009</api:pui><prism:doi>10.1109/JSSC.2002.808300</prism:doi><dc:title>Design and performance testing of a 2.29-GB/s Rijndael processor</dc:title><prism:issn>00189200</prism:issn><prism:contentType>Abstract</prism:contentType><prism:aggregationType>Journal</prism:aggregationType><api:srctype>j</api:srctype><api:subtype>ar</api:subtype><api:subtypeDescription>Article</api:subtypeDescription><api:citedbyCount>142</api:citedbyCount><prism:publicationName>IEEE Journal of Solid-State Circuits</prism:publicationName><api:sourceId>17278</api:sourceId><prism:volume>38</prism:volume><prism:issueIdentifier>3</prism:issueIdentifier><prism:startingPage>569</prism:startingPage><prism:endingPage>572</prism:endingPage><prism:pageRange>569-572</prism:pageRange><prism:coverDate>2003-03-01</prism:coverDate><prism:copyrightYear>2003</prism:copyrightYear><dc:creator><rdf:Seq><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/16048506000"><api:authid>16048506000</api:authid><api:surname>Verbauwhede</api:surname><api:givenName>Ingrid</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60027550"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/7003736389"><api:authid>7003736389</api:authid><api:surname>Schaumont</api:surname><api:givenName>Patrick</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60027550"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/36806812300"><api:authid>36806812300</api:authid><api:surname>Kuo</api:surname><api:givenName>Henry</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/100468782"/></api:Author></rdf:li></rdf:Seq></dc:creator><dc:subject rdf:resource="http://data.elsevier.com/vocabulary/ASJC/2208"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0003753233"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0012615812"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84949233954"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/35248861095"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84944896938"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0036290665"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/17044429822"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0035425820"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84947234902"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84946832086"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0005498910"/><prism:keyword>Advanced encryption standard (AES)</prism:keyword><prism:keyword>Application-specific integrated circuit (ASIC)</prism:keyword><prism:keyword>Processor</prism:keyword><prism:keyword>Rijndael</prism:keyword><prism:keyword>Secret key cryptography</prism:keyword><prism:keyword>Very-large-scale integration (VLSI)</prism:keyword><api:scopusPage rdf:resource="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0037344419&amp;origin=inward"/></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60027550"><api:afid>60027550</api:afid><skos:prefLabel>University of California, Los Angeles</skos:prefLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/100468782"><api:afid>100468782</api:afid><skos:prefLabel>Atmel</skos:prefLabel></rdf:Description><rdf:Description rdf:about="http://data.elsevier.com/vocabulary/ASJC/2208"><api:code>2208</api:code><api:abbrev>ENGI</api:abbrev><skos:prefLabel>Electrical and Electronic Engineering</skos:prefLabel><skos:altLabel>Engineering</skos:altLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0003753233"><api:scopusId>0003753233</api:scopusId><prism:publicationName>The Design of Rijndael: AES-The Advanced Encryption Standard</prism:publicationName><prism:publicationYear>2002</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0012615812"><api:scopusId>0012615812</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84949233954"><api:scopusId>84949233954</api:scopusId><dc:title>Single-chip FPGA implementation of the advanced encryption standard algorithm</dc:title><prism:publicationName>Proc. 11th Int. Conf. Field-Programmable Logic and Applications (FPL 2001), LNCS 2147, 2001</prism:publicationName><prism:startingPage>152</prism:startingPage><prism:endingPage>161</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/35248861095"><api:scopusId>35248861095</api:scopusId><dc:title>Architectural optimization for a 1.82 Gb/s VLSI implementation of the AES Rijndael algorithm</dc:title><prism:publicationName>Proc. 3rd Int. Workshop Cryptographic Hardware and Embedded Systems (CHES 2001), LNCS 2162, Paris, France, May 2001</prism:publicationName><prism:startingPage>51</prism:startingPage><prism:endingPage>64</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84944896938"><api:scopusId>84944896938</api:scopusId><dc:title>An ASIC implementation of the AES S-boxes</dc:title><prism:publicationName>Proc. RSA Conf. 2002, San Jose, CA, Feb. 2002</prism:publicationName><prism:startingPage>67</prism:startingPage><prism:endingPage>78</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0036290665"><api:scopusId>0036290665</api:scopusId><dc:title>Evaluation of different Rijndael implementations for high-end servers</dc:title><prism:publicationName>Proc. IEEE Int. Symp. Circuits and Systems</prism:publicationName><prism:publicationYear>2002</prism:publicationYear><prism:volume>2</prism:volume><prism:startingPage>348</prism:startingPage><prism:endingPage>351</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/17044429822"><api:scopusId>17044429822</api:scopusId><dc:title>AES candidates: A survey of implementations</dc:title></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0035425820"><api:scopusId>0035425820</api:scopusId><dc:title>An FPGA-based performance evaluation of the AES block cipher candidate algorithms finalists</dc:title><prism:publicationName>IEEE Trans. VLSI Syst.</prism:publicationName><prism:publicationYear>2001</prism:publicationYear><prism:volume>9</prism:volume><prism:startingPage>545</prism:startingPage><prism:endingPage>557</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84947234902"><api:scopusId>84947234902</api:scopusId><dc:title>Experimental testing of the Gigabit IPSec-compliant implementations of Rijndael and triple DES using SLAAC-IV FPGA accelerator board</dc:title><prism:publicationName>Proc. Information Security Conf., LNCS 2200, Malaga, Spain, 2001</prism:publicationName><prism:startingPage>220</prism:startingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84946832086"><api:scopusId>84946832086</api:scopusId><dc:title>A compact Rijndael hardware architecture with S-box optimization</dc:title><prism:publicationName>Proc. ASIACRYPT 2001, LNCS 2248, 2001</prism:publicationName><prism:startingPage>239</prism:startingPage><prism:endingPage>254</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0005498910"><api:scopusId>0005498910</api:scopusId><dc:title>Hardware evaluation of the AES finalists</dc:title><prism:publicationName>Proc. 3rd AES Candidate Conf., New York, Apr. 2000</prism:publicationName><prism:startingPage>279</prism:startingPage><prism:endingPage>285</prism:endingPage></rdf:Description></rdf:RDF>