// Seed: 1410364749
module module_0 ();
  assign id_1 = 1'b0 - id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2
);
  wire id_4;
  module_0();
  integer id_5;
  assign id_0 = 1;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_2),
      .id_1(id_5 < id_1),
      .id_2(id_4),
      .id_3(1 == 1),
      .id_4(1'b0),
      .id_5((id_2)),
      .id_6(1'h0),
      .id_7(1)
  );
  wire id_7;
  module_0();
endprogram
