{
  "id": "level_17_hard",
  "baseId": "level_17",
  "variant": "hard",
  "availableGates": [
    "transistor",
    "not",
    "and",
    "or",
    "nand",
    "nor",
    "xor",
    "mux2to1",
    "srLatch",
    "dFlipFlop"
  ],
  "inputs": 1,
  "targetSequence": [
    {
      "in": [
        0
      ],
      "out": [
        0,
        0
      ],
      "desc": "Initial: 00, CLK=0"
    },
    {
      "in": [
        1
      ],
      "out": [
        0,
        1
      ],
      "desc": "CLK↑: 00→01 (parallel update)"
    },
    {
      "in": [
        0
      ],
      "out": [
        0,
        1
      ],
      "desc": "CLK=0: Hold 01"
    },
    {
      "in": [
        1
      ],
      "out": [
        1,
        0
      ],
      "desc": "CLK↑: 01→10 (parallel update)"
    },
    {
      "in": [
        0
      ],
      "out": [
        1,
        0
      ],
      "desc": "CLK=0: Hold 10"
    },
    {
      "in": [
        1
      ],
      "out": [
        1,
        1
      ],
      "desc": "CLK↑: 10→11 (parallel update)"
    },
    {
      "in": [
        0
      ],
      "out": [
        1,
        1
      ],
      "desc": "CLK=0: Hold 11"
    },
    {
      "in": [
        1
      ],
      "out": [
        0,
        0
      ],
      "desc": "CLK↑: 11→00 (wrap)"
    }
  ],
  "maxGates": 4,
  "xpReward": 190,
  "hint": "Both D-FFs get the system clock directly. D0 = NOT Q0 (always toggle). D1 = Q1 XOR Q0 (toggle Q1 only when Q0=1). Use XOR and NOT gates with two D-FFs.",
  "title": "Synchronous 2-Bit Counter",
  "objective": "Glitch-free parallel counting",
  "description": "Build a synchronous 2-bit counter where all flip-flops update on the same clock edge. No ripple delay!",
  "physicsVisual": "sync_counter"
}