ISim log file
Running: D:\Test\Test\Testtest_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Test/Test/Testtest_isim_beh.wdb 
ISim P.49d (signature 0x8ef4fb42)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is ×Ó°º, on host LENOVO-PC.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.4\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.4\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/r1/, width 1 of formal port Enable is not equal to width 32 of actual constant.
WARNING: File "D:/Test/Test/Test.v" Line 23.  For instance uut/r1/, width 32 of formal port in is not equal to width 1 of actual signal value.
WARNING: File "D:/Test/Test/Test.v" Line 24.  For instance uut/r1/, width 32 of formal port out is not equal to width 1 of actual signal value1.
WARNING:  For instance uut/r2/, width 1 of formal port Enable is not equal to width 32 of actual constant.
WARNING: File "D:/Test/Test/Test.v" Line 24.  For instance uut/r2/, width 32 of formal port in is not equal to width 1 of actual signal value1.
WARNING: File "D:/Test/Test/Test.v" Line 25.  For instance uut/r2/, width 32 of formal port out is not equal to width 1 of actual signal value2.
WARNING:  For instance uut/r3/, width 1 of formal port Enable is not equal to width 32 of actual constant.
WARNING: File "D:/Test/Test/Test.v" Line 25.  For instance uut/r3/, width 32 of formal port in is not equal to width 1 of actual signal value2.
WARNING: File "D:/Test/Test/Test.v" Line 26.  For instance uut/r3/, width 32 of formal port out is not equal to width 1 of actual signal value3.
WARNING:  For instance uut/r4/, width 1 of formal port Enable is not equal to width 32 of actual constant.
WARNING: File "D:/Test/Test/Test.v" Line 26.  For instance uut/r4/, width 32 of formal port in is not equal to width 1 of actual signal value3.
WARNING: File "D:/Test/Test/Test.v" Line 27.  For instance uut/r4/, width 32 of formal port out is not equal to width 1 of actual signal value4.
WARNING:  For instance uut/r5/, width 1 of formal port Enable is not equal to width 32 of actual constant.
WARNING: File "D:/Test/Test/Test.v" Line 27.  For instance uut/r5/, width 32 of formal port in is not equal to width 1 of actual signal value4.
WARNING: File "D:/Test/Test/Test.v" Line 28.  For instance uut/r5/, width 32 of formal port out is not equal to width 1 of actual signal value5.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
