verilog xil_defaultlib --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_AXILiteS_s_axi.v" \
"../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_fcmp_32bkb.v" \
"../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v" \
"../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v" \
"../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_pool2D.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
