

================================================================
== Vitis HLS Report for 'MUL_MOD_1'
================================================================
* Date:           Mon Jan 13 00:09:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [Arithmetic.cpp:62]   --->   Operation 14 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input2_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %input2_val" [Arithmetic.cpp:62]   --->   Operation 15 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [Arithmetic.cpp:62]   --->   Operation 16 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_low = trunc i19 %input2_val_read" [Arithmetic.cpp:62]   --->   Operation 17 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read" [Arithmetic.cpp:62]   --->   Operation 18 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69]   --->   Operation 19 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 20 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 21 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input2_high = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %input2_val_read, i32 16, i32 18" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 22 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i3 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 23 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 24 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_1" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 25 'mul' 'temp2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (5.58ns)   --->   "%temp4 = mul i30 %zext_ln20, i30 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69]   --->   Operation 26 'mul' 'temp4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 28 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:69]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (5.58ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69]   --->   Operation 30 'mul' 'temp1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_1" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 31 'mul' 'temp2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (5.58ns)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18_1" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 32 'mul' 'temp3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_1" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 33 'mul' 'temp2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%zext_ln30 = zext i30 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 34 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 35 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 36 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 37 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 37 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 38 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:64]   --->   Operation 38 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%input2_low_1 = trunc i20 %m" [Arithmetic.cpp:64]   --->   Operation 39 'trunc' 'input2_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i30.i32, i30 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:69]   --->   Operation 40 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i62 %sum1" [Arithmetic.cpp:28->Arithmetic.cpp:69]   --->   Operation 41 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 42 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:69]   --->   Operation 43 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (3.46ns)   --->   "%res_mult = add i63 %zext_ln28, i63 %zext_ln28_1" [Arithmetic.cpp:32->Arithmetic.cpp:69]   --->   Operation 44 'add' 'res_mult' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%input1_low_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %res_mult, i32 30, i32 45" [Arithmetic.cpp:73]   --->   Operation 45 'partselect' 'input1_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%input1_high_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 46 'partselect' 'input1_high_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%input2_high_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 47 'partselect' 'input2_high_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i16 %input1_low_1" [Arithmetic.cpp:17->Arithmetic.cpp:75]   --->   Operation 48 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i16 %input1_high_1" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 49 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %input2_low_1" [Arithmetic.cpp:19->Arithmetic.cpp:75]   --->   Operation 50 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i4 %input2_high_1" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 51 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i16 %sext_ln20_1" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 52 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (5.58ns)   --->   "%temp1_1 = mul i32 %zext_ln17_2, i32 %zext_ln19_1" [Arithmetic.cpp:22->Arithmetic.cpp:75]   --->   Operation 53 'mul' 'temp1_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (5.58ns)   --->   "%temp2_1 = mul i32 %zext_ln17_2, i32 %zext_ln20_1" [Arithmetic.cpp:23->Arithmetic.cpp:75]   --->   Operation 54 'mul' 'temp2_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (5.58ns)   --->   "%temp3_1 = mul i32 %zext_ln18_2, i32 %zext_ln19_1" [Arithmetic.cpp:24->Arithmetic.cpp:75]   --->   Operation 55 'mul' 'temp3_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (5.58ns)   --->   "%temp4_1 = mul i32 %zext_ln18_2, i32 %zext_ln20_1" [Arithmetic.cpp:25->Arithmetic.cpp:75]   --->   Operation 56 'mul' 'temp4_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_1" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 57 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %temp2_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 58 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 59 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln30_3 = add i32 %temp2_1, i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 60 'add' 'add_ln30_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln30_1 = add i33 %zext_ln30_2, i33 %zext_ln30_3" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 61 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_1" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_3, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 63 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.10ns)   --->   "%add_ln74 = add i48 %trunc_ln3, i48 %tmp" [Arithmetic.cpp:74]   --->   Operation 64 'add' 'add_ln74' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln74, i32 32, i32 47" [Arithmetic.cpp:80]   --->   Operation 65 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 66 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:89]   --->   Operation 66 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%input2_low_2 = trunc i31 %mod" [Arithmetic.cpp:62]   --->   Operation 67 'trunc' 'input2_low_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%sum1_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_1, i32 %temp1_1" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 68 'bitconcatenate' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%sum2_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_1, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 69 'bitconcatenate' 'sum2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i49 %sum2_1" [Arithmetic.cpp:28->Arithmetic.cpp:75]   --->   Operation 70 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_2, i64 %sum1_1" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 71 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 72 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%input2_high_2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 73 'partselect' 'input2_high_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i15 %input2_high_2" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 74 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_4, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 75 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 76 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 77 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i16 %input2_low_2" [Arithmetic.cpp:19->Arithmetic.cpp:81]   --->   Operation 78 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (5.58ns)   --->   "%temp1_2 = mul i32 %zext_ln17_3, i32 %zext_ln19_2" [Arithmetic.cpp:22->Arithmetic.cpp:81]   --->   Operation 79 'mul' 'temp1_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_4, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 80 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln4" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 81 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i16 %trunc_ln4" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 82 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (5.58ns)   --->   "%temp3_2 = mul i32 %zext_ln19_2, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 83 'mul' 'temp3_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (5.58ns)   --->   "%temp4_2 = mul i31 %zext_ln20_2, i31 %zext_ln24_1" [Arithmetic.cpp:25->Arithmetic.cpp:81]   --->   Operation 84 'mul' 'temp4_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_4, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 85 'mul' 'temp2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%zext_ln30_4 = zext i31 %temp2_2" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 86 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %temp3_2" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 87 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 88 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 89 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.30>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i63 %res_mult" [Arithmetic.cpp:68]   --->   Operation 90 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%sum1_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_2, i32 %temp1_2" [Arithmetic.cpp:29->Arithmetic.cpp:81]   --->   Operation 91 'bitconcatenate' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i63 %sum1_2" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 92 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%sum2_2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_2, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 93 'bitconcatenate' 'sum2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i49 %sum2_2" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 94 'zext' 'zext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %zext_ln68, i64 %zext_ln28_3" [Arithmetic.cpp:32->Arithmetic.cpp:81]   --->   Operation 95 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 96 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln85 = sub i64 %res_shift, i64 %zext_ln28_4" [Arithmetic.cpp:85]   --->   Operation 96 'sub' 'sub_ln85' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.21>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [Arithmetic.cpp:62]   --->   Operation 97 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %mod" [Arithmetic.cpp:89]   --->   Operation 98 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.52ns)   --->   "%sub_ln89 = sub i64 %sub_ln85, i64 %zext_ln89" [Arithmetic.cpp:89]   --->   Operation 99 'sub' 'sub_ln89' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln90_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:90]   --->   Operation 100 'bitconcatenate' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %zext_ln90_cast" [Arithmetic.cpp:90]   --->   Operation 101 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (3.52ns)   --->   "%sub_ln90 = sub i64 %sub_ln85, i64 %zext_ln90" [Arithmetic.cpp:90]   --->   Operation 102 'sub' 'sub_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln89, i32 63" [Arithmetic.cpp:92]   --->   Operation 103 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln90, i32 63" [Arithmetic.cpp:92]   --->   Operation 104 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92 = trunc i64 %sub_ln85" [Arithmetic.cpp:92]   --->   Operation 105 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92_1 = trunc i64 %sub_ln89" [Arithmetic.cpp:92]   --->   Operation 106 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92_2 = trunc i64 %sub_ln90" [Arithmetic.cpp:92]   --->   Operation 107 'trunc' 'trunc_ln92_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln92 = select i1 %tmp_2, i32 %trunc_ln92_1, i32 %trunc_ln92_2" [Arithmetic.cpp:92]   --->   Operation 108 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %tmp_1, i32 %trunc_ln92, i32 %select_ln92" [Arithmetic.cpp:92]   --->   Operation 109 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln94 = ret i32 %select_ln92_1" [Arithmetic.cpp:94]   --->   Operation 110 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 01111111100000]
input2_val_read     (read          ) [ 00000000000000]
input1_val_read     (read          ) [ 00000000000000]
input2_low          (trunc         ) [ 01100000000000]
input1_low          (trunc         ) [ 01100000000000]
zext_ln17_1         (zext          ) [ 01110000000000]
input1_high         (partselect    ) [ 01100000000000]
zext_ln18           (zext          ) [ 00000000000000]
input2_high         (partselect    ) [ 00000000000000]
sext_ln20           (sext          ) [ 00000000000000]
zext_ln20           (zext          ) [ 01110000000000]
temp4               (mul           ) [ 01111100000000]
zext_ln17           (zext          ) [ 00000000000000]
zext_ln18_1         (zext          ) [ 00000000000000]
zext_ln19           (zext          ) [ 00000000000000]
temp1               (mul           ) [ 01011100000000]
temp3               (mul           ) [ 01010000000000]
temp2               (mul           ) [ 00000000000000]
zext_ln30           (zext          ) [ 01001000000000]
zext_ln30_1         (zext          ) [ 01001000000000]
add_ln30            (add           ) [ 01000100000000]
m                   (mux           ) [ 00000000000000]
input2_low_1        (trunc         ) [ 01000010000000]
sum1                (bitconcatenate) [ 00000000000000]
zext_ln28           (zext          ) [ 00000000000000]
sum2                (bitconcatenate) [ 00000000000000]
zext_ln28_1         (zext          ) [ 00000000000000]
res_mult            (add           ) [ 01000011111110]
input1_low_1        (partselect    ) [ 01000010000000]
input1_high_1       (partselect    ) [ 01000010000000]
input2_high_1       (partselect    ) [ 01000010000000]
zext_ln17_2         (zext          ) [ 00000000000000]
zext_ln18_2         (zext          ) [ 00000000000000]
zext_ln19_1         (zext          ) [ 00000000000000]
sext_ln20_1         (sext          ) [ 00000000000000]
zext_ln20_1         (zext          ) [ 00000000000000]
temp1_1             (mul           ) [ 01000001100000]
temp2_1             (mul           ) [ 01000001000000]
temp3_1             (mul           ) [ 01000001000000]
temp4_1             (mul           ) [ 01000001100000]
trunc_ln29          (trunc         ) [ 01000001000000]
zext_ln30_2         (zext          ) [ 00000000000000]
zext_ln30_3         (zext          ) [ 00000000000000]
add_ln30_3          (add           ) [ 00000000000000]
add_ln30_1          (add           ) [ 01000000100000]
tmp                 (bitconcatenate) [ 00000000000000]
trunc_ln3           (bitconcatenate) [ 00000000000000]
add_ln74            (add           ) [ 00000000000000]
res_mult_shift_part (partselect    ) [ 01000000110000]
mod                 (mux           ) [ 01000000011111]
input2_low_2        (trunc         ) [ 01000000010000]
sum1_1              (bitconcatenate) [ 00000000000000]
sum2_1              (bitconcatenate) [ 00000000000000]
zext_ln28_2         (zext          ) [ 00000000000000]
res_mult_shift      (add           ) [ 00000000000000]
zext_ln17_4         (zext          ) [ 01000000011000]
input2_high_2       (partselect    ) [ 00000000000000]
zext_ln20_2         (zext          ) [ 01000000011000]
trunc_ln4           (partselect    ) [ 01000000010000]
zext_ln17_3         (zext          ) [ 00000000000000]
zext_ln19_2         (zext          ) [ 00000000000000]
temp1_2             (mul           ) [ 01000000001110]
zext_ln24           (zext          ) [ 00000000000000]
zext_ln24_1         (zext          ) [ 00000000000000]
temp3_2             (mul           ) [ 01000000001000]
temp4_2             (mul           ) [ 01000000001110]
temp2_2             (mul           ) [ 00000000000000]
zext_ln30_4         (zext          ) [ 01000000000100]
zext_ln30_5         (zext          ) [ 01000000000100]
add_ln30_2          (add           ) [ 01000000000010]
zext_ln68           (zext          ) [ 00000000000000]
sum1_2              (bitconcatenate) [ 00000000000000]
zext_ln28_3         (zext          ) [ 00000000000000]
sum2_2              (bitconcatenate) [ 00000000000000]
zext_ln28_4         (zext          ) [ 00000000000000]
res_shift           (sub           ) [ 00000000000000]
sub_ln85            (sub           ) [ 01000000000001]
specpipeline_ln62   (specpipeline  ) [ 00000000000000]
zext_ln89           (zext          ) [ 00000000000000]
sub_ln89            (sub           ) [ 00000000000000]
zext_ln90_cast      (bitconcatenate) [ 00000000000000]
zext_ln90           (zext          ) [ 00000000000000]
sub_ln90            (sub           ) [ 00000000000000]
tmp_1               (bitselect     ) [ 00000000000000]
tmp_2               (bitselect     ) [ 00000000000000]
trunc_ln92          (trunc         ) [ 00000000000000]
trunc_ln92_1        (trunc         ) [ 00000000000000]
trunc_ln92_2        (trunc         ) [ 00000000000000]
select_ln92         (select        ) [ 00000000000000]
select_ln92_1       (select        ) [ 00000000000000]
ret_ln94            (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="MOD_INDEX_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input2_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="19" slack="0"/>
<pin id="102" dir="0" index="1" bw="19" slack="0"/>
<pin id="103" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input1_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input2_low_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="19" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input1_low_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln17_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input1_high_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln18_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input2_high_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="19" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="0" index="3" bw="6" slack="0"/>
<pin id="143" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="temp4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln17_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln18_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln19_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="temp1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="temp3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln30_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="m_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="20" slack="0"/>
<pin id="188" dir="0" index="1" bw="17" slack="0"/>
<pin id="189" dir="0" index="2" bw="20" slack="0"/>
<pin id="190" dir="0" index="3" bw="20" slack="0"/>
<pin id="191" dir="0" index="4" bw="2" slack="4"/>
<pin id="192" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="input2_low_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="62" slack="0"/>
<pin id="203" dir="0" index="1" bw="30" slack="4"/>
<pin id="204" dir="0" index="2" bw="32" slack="3"/>
<pin id="205" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln28_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="62" slack="0"/>
<pin id="209" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sum2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="49" slack="0"/>
<pin id="213" dir="0" index="1" bw="33" slack="1"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln28_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="49" slack="0"/>
<pin id="220" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="res_mult_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="62" slack="0"/>
<pin id="224" dir="0" index="1" bw="49" slack="0"/>
<pin id="225" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input1_low_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="63" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_1/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input1_high_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="63" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_1/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input2_high_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="20" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_1/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln17_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln18_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln19_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln20_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln20_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="temp1_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_1/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="temp2_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2_1/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="temp3_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_1/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="temp4_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_1/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln29_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln30_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln30_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln30_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln30_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="48" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="1"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="48" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln74_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="48" slack="0"/>
<pin id="334" dir="0" index="1" bw="48" slack="0"/>
<pin id="335" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="res_mult_shift_part_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="48" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mod_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="31" slack="0"/>
<pin id="351" dir="0" index="2" bw="31" slack="0"/>
<pin id="352" dir="0" index="3" bw="31" slack="0"/>
<pin id="353" dir="0" index="4" bw="2" slack="7"/>
<pin id="354" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="mod/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="input2_low_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_2/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sum1_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="0" index="2" bw="32" slack="2"/>
<pin id="367" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_1/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sum2_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="49" slack="0"/>
<pin id="371" dir="0" index="1" bw="33" slack="1"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_1/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln28_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="49" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="res_mult_shift_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="49" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln17_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="input2_high_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="31" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_2/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln20_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="0" index="3" bw="7" slack="0"/>
<pin id="408" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln17_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="2"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln19_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="temp1_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_2/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln24_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln24_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="temp3_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_2/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="temp4_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="1"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="1" index="2" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_2/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln30_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln68_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="63" slack="7"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/12 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sum1_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="0"/>
<pin id="450" dir="0" index="1" bw="31" slack="3"/>
<pin id="451" dir="0" index="2" bw="32" slack="3"/>
<pin id="452" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_2/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln28_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="63" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sum2_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="49" slack="0"/>
<pin id="460" dir="0" index="1" bw="33" slack="1"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_2/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln28_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="49" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="res_shift_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="63" slack="0"/>
<pin id="471" dir="0" index="1" bw="63" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln85_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="49" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/12 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln89_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="5"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/13 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln89_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="1"/>
<pin id="486" dir="0" index="1" bw="31" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/13 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln90_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="31" slack="5"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln90_cast/13 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln90_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln90_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="0" index="2" bw="7" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln92_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln92_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln92_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_2/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln92_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="32" slack="0"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln92_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/13 "/>
</bind>
</comp>

<comp id="548" class="1007" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2/1 zext_ln30/3 add_ln30/3 "/>
</bind>
</comp>

<comp id="556" class="1007" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="0"/>
<pin id="560" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2_2/8 zext_ln30_4/10 add_ln30_2/10 "/>
</bind>
</comp>

<comp id="564" class="1005" name="MOD_INDEX_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="4"/>
<pin id="566" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="input2_low_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low "/>
</bind>
</comp>

<comp id="575" class="1005" name="input1_low_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low "/>
</bind>
</comp>

<comp id="580" class="1005" name="zext_ln17_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="30" slack="1"/>
<pin id="582" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="input1_high_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln20_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="30" slack="1"/>
<pin id="592" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="595" class="1005" name="temp4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="30" slack="4"/>
<pin id="597" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="temp4 "/>
</bind>
</comp>

<comp id="600" class="1005" name="temp1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="3"/>
<pin id="602" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="temp3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln30_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="33" slack="1"/>
<pin id="612" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln30_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="33" slack="1"/>
<pin id="617" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="620" class="1005" name="input2_low_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="res_mult_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="63" slack="7"/>
<pin id="627" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="630" class="1005" name="input1_low_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_1 "/>
</bind>
</comp>

<comp id="635" class="1005" name="input1_high_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="input2_high_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input2_high_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="temp1_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="temp2_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="temp3_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="temp4_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp4_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="trunc_ln29_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln30_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="33" slack="1"/>
<pin id="675" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="res_mult_shift_part_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="1"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="684" class="1005" name="mod_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="31" slack="5"/>
<pin id="686" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="690" class="1005" name="input2_low_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input2_low_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln17_4_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="31" slack="1"/>
<pin id="697" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_4 "/>
</bind>
</comp>

<comp id="700" class="1005" name="zext_ln20_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="1"/>
<pin id="702" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="temp1_2_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="3"/>
<pin id="714" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1_2 "/>
</bind>
</comp>

<comp id="717" class="1005" name="temp3_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="temp4_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="31" slack="3"/>
<pin id="724" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="temp4_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln30_5_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="33" slack="1"/>
<pin id="729" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_5 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln30_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="33" slack="1"/>
<pin id="734" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="sub_ln85_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="106" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="100" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="134" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="162" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="165" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="186" pin="5"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="222" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="186" pin="5"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="258" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="264" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="258" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="270" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="261" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="264" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="261" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="270" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="305" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="308" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="318" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="362"><net_src comp="348" pin="5"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="363" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="348" pin="5"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="389" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="380" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="435"><net_src comp="416" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="428" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="448" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="445" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="454" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="465" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="484" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="500" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="527"><net_src comp="484" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="500" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="513" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="524" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="528" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="505" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="521" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="532" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="152" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="120" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="183" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="386" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="399" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="442" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="94" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="573"><net_src comp="112" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="578"><net_src comp="116" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="583"><net_src comp="120" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="588"><net_src comp="124" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="593"><net_src comp="152" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="598"><net_src comp="156" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="603"><net_src comp="171" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="608"><net_src comp="177" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="613"><net_src comp="183" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="618"><net_src comp="548" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="623"><net_src comp="197" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="628"><net_src comp="222" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="633"><net_src comp="228" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="638"><net_src comp="238" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="643"><net_src comp="248" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="648"><net_src comp="274" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="654"><net_src comp="280" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="660"><net_src comp="286" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="666"><net_src comp="292" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="671"><net_src comp="298" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="676"><net_src comp="312" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="681"><net_src comp="338" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="687"><net_src comp="348" pin="5"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="693"><net_src comp="359" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="698"><net_src comp="386" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="703"><net_src comp="399" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="709"><net_src comp="403" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="715"><net_src comp="419" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="720"><net_src comp="431" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="725"><net_src comp="437" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="730"><net_src comp="442" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="735"><net_src comp="556" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="740"><net_src comp="475" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="521" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MUL_MOD.1 : input1_val | {1 }
	Port: MUL_MOD.1 : input2_val | {1 }
	Port: MUL_MOD.1 : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln17_1 : 1
		zext_ln18 : 1
		sext_ln20 : 1
		zext_ln20 : 2
		temp2 : 3
		temp4 : 3
	State 2
		temp1 : 1
		temp3 : 1
	State 3
		zext_ln30 : 1
		add_ln30 : 2
	State 4
	State 5
		input2_low_1 : 1
		zext_ln28 : 1
		zext_ln28_1 : 1
		res_mult : 2
		input1_low_1 : 3
		input1_high_1 : 3
		input2_high_1 : 1
	State 6
		zext_ln20_1 : 1
		temp1_1 : 1
		temp2_1 : 2
		temp3_1 : 1
		temp4_1 : 2
		trunc_ln29 : 3
	State 7
		add_ln30_1 : 1
		trunc_ln3 : 1
		add_ln74 : 2
		res_mult_shift_part : 3
	State 8
		input2_low_2 : 1
		zext_ln28_2 : 1
		res_mult_shift : 2
		input2_high_2 : 1
		zext_ln20_2 : 2
		temp2_2 : 3
		trunc_ln4 : 3
	State 9
		temp1_2 : 1
		temp3_2 : 1
		temp4_2 : 1
	State 10
		zext_ln30_4 : 1
		add_ln30_2 : 2
	State 11
	State 12
		zext_ln28_3 : 1
		zext_ln28_4 : 1
		res_shift : 2
		sub_ln85 : 3
	State 13
		sub_ln89 : 1
		zext_ln90 : 1
		sub_ln90 : 2
		tmp_1 : 2
		tmp_2 : 3
		trunc_ln92_1 : 2
		trunc_ln92_2 : 3
		select_ln92 : 4
		select_ln92_1 : 5
		ret_ln94 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       res_mult_fu_222       |    0    |    0    |    69   |
|          |      add_ln30_3_fu_308      |    0    |    0    |    39   |
|    add   |      add_ln30_1_fu_312      |    0    |    0    |    39   |
|          |       add_ln74_fu_332       |    0    |    0    |    55   |
|          |    res_mult_shift_fu_380    |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       res_shift_fu_469      |    0    |    0    |    63   |
|    sub   |       sub_ln85_fu_475       |    0    |    0    |    64   |
|          |       sub_ln89_fu_484       |    0    |    0    |    71   |
|          |       sub_ln90_fu_500       |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |         temp4_fu_156        |    1    |    0    |    6    |
|          |         temp1_fu_171        |    1    |    0    |    6    |
|          |         temp3_fu_177        |    1    |    0    |    6    |
|          |        temp1_1_fu_274       |    1    |    0    |    6    |
|    mul   |        temp2_1_fu_280       |    1    |    0    |    6    |
|          |        temp3_1_fu_286       |    1    |    0    |    6    |
|          |        temp4_1_fu_292       |    1    |    0    |    6    |
|          |        temp1_2_fu_419       |    1    |    0    |    6    |
|          |        temp3_2_fu_431       |    1    |    0    |    6    |
|          |        temp4_2_fu_437       |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln92_fu_532     |    0    |    0    |    32   |
|          |     select_ln92_1_fu_540    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |           m_fu_186          |    0    |    0    |    14   |
|          |          mod_fu_348         |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_548         |    1    |    0    |    0    |
|          |          grp_fu_556         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_94  |    0    |    0    |    0    |
|   read   | input2_val_read_read_fu_100 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_106 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input2_low_fu_112      |    0    |    0    |    0    |
|          |      input1_low_fu_116      |    0    |    0    |    0    |
|          |     input2_low_1_fu_197     |    0    |    0    |    0    |
|   trunc  |      trunc_ln29_fu_298      |    0    |    0    |    0    |
|          |     input2_low_2_fu_359     |    0    |    0    |    0    |
|          |      trunc_ln92_fu_521      |    0    |    0    |    0    |
|          |     trunc_ln92_1_fu_524     |    0    |    0    |    0    |
|          |     trunc_ln92_2_fu_528     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln17_1_fu_120     |    0    |    0    |    0    |
|          |       zext_ln18_fu_134      |    0    |    0    |    0    |
|          |       zext_ln20_fu_152      |    0    |    0    |    0    |
|          |       zext_ln17_fu_162      |    0    |    0    |    0    |
|          |      zext_ln18_1_fu_165     |    0    |    0    |    0    |
|          |       zext_ln19_fu_168      |    0    |    0    |    0    |
|          |      zext_ln30_1_fu_183     |    0    |    0    |    0    |
|          |       zext_ln28_fu_207      |    0    |    0    |    0    |
|          |      zext_ln28_1_fu_218     |    0    |    0    |    0    |
|          |      zext_ln17_2_fu_258     |    0    |    0    |    0    |
|          |      zext_ln18_2_fu_261     |    0    |    0    |    0    |
|          |      zext_ln19_1_fu_264     |    0    |    0    |    0    |
|          |      zext_ln20_1_fu_270     |    0    |    0    |    0    |
|   zext   |      zext_ln30_2_fu_302     |    0    |    0    |    0    |
|          |      zext_ln30_3_fu_305     |    0    |    0    |    0    |
|          |      zext_ln28_2_fu_376     |    0    |    0    |    0    |
|          |      zext_ln17_4_fu_386     |    0    |    0    |    0    |
|          |      zext_ln20_2_fu_399     |    0    |    0    |    0    |
|          |      zext_ln17_3_fu_413     |    0    |    0    |    0    |
|          |      zext_ln19_2_fu_416     |    0    |    0    |    0    |
|          |       zext_ln24_fu_425      |    0    |    0    |    0    |
|          |      zext_ln24_1_fu_428     |    0    |    0    |    0    |
|          |      zext_ln30_5_fu_442     |    0    |    0    |    0    |
|          |       zext_ln68_fu_445      |    0    |    0    |    0    |
|          |      zext_ln28_3_fu_454     |    0    |    0    |    0    |
|          |      zext_ln28_4_fu_465     |    0    |    0    |    0    |
|          |       zext_ln89_fu_481      |    0    |    0    |    0    |
|          |       zext_ln90_fu_496      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input1_high_fu_124     |    0    |    0    |    0    |
|          |      input2_high_fu_138     |    0    |    0    |    0    |
|          |     input1_low_1_fu_228     |    0    |    0    |    0    |
|partselect|     input1_high_1_fu_238    |    0    |    0    |    0    |
|          |     input2_high_1_fu_248    |    0    |    0    |    0    |
|          |  res_mult_shift_part_fu_338 |    0    |    0    |    0    |
|          |     input2_high_2_fu_389    |    0    |    0    |    0    |
|          |       trunc_ln4_fu_403      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln20_fu_148      |    0    |    0    |    0    |
|          |      sext_ln20_1_fu_267     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         sum1_fu_201         |    0    |    0    |    0    |
|          |         sum2_fu_211         |    0    |    0    |    0    |
|          |          tmp_fu_318         |    0    |    0    |    0    |
|          |       trunc_ln3_fu_324      |    0    |    0    |    0    |
|bitconcatenate|        sum1_1_fu_363        |    0    |    0    |    0    |
|          |        sum2_1_fu_369        |    0    |    0    |    0    |
|          |        sum1_2_fu_448        |    0    |    0    |    0    |
|          |        sum2_2_fu_458        |    0    |    0    |    0    |
|          |    zext_ln90_cast_fu_489    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_1_fu_505        |    0    |    0    |    0    |
|          |         tmp_2_fu_513        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    12   |    0    |   694   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_564  |    2   |
|     add_ln30_1_reg_673    |   33   |
|     add_ln30_2_reg_732    |   33   |
|      add_ln30_reg_615     |   33   |
|   input1_high_1_reg_635   |   16   |
|    input1_high_reg_585    |   16   |
|    input1_low_1_reg_630   |   16   |
|     input1_low_reg_575    |   16   |
|   input2_high_1_reg_640   |    4   |
|    input2_low_1_reg_620   |   16   |
|    input2_low_2_reg_690   |   16   |
|     input2_low_reg_570    |   16   |
|        mod_reg_684        |   31   |
|      res_mult_reg_625     |   63   |
|res_mult_shift_part_reg_678|   16   |
|      sub_ln85_reg_737     |   64   |
|      temp1_1_reg_645      |   32   |
|      temp1_2_reg_712      |   32   |
|       temp1_reg_600       |   32   |
|      temp2_1_reg_651      |   32   |
|      temp3_1_reg_657      |   32   |
|      temp3_2_reg_717      |   32   |
|       temp3_reg_605       |   32   |
|      temp4_1_reg_663      |   32   |
|      temp4_2_reg_722      |   31   |
|       temp4_reg_595       |   30   |
|     trunc_ln29_reg_668    |   16   |
|     trunc_ln4_reg_706     |   16   |
|    zext_ln17_1_reg_580    |   30   |
|    zext_ln17_4_reg_695    |   31   |
|    zext_ln20_2_reg_700    |   31   |
|     zext_ln20_reg_590     |   30   |
|    zext_ln30_1_reg_610    |   33   |
|    zext_ln30_5_reg_727    |   33   |
+---------------------------+--------+
|           Total           |   928  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_548 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_548 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_556 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_556 |  p1  |   3  |  15  |   45   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   153  ||  6.5906 ||    46   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   46   |
|  Register |    -   |    -   |   928  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    6   |   928  |   740  |
+-----------+--------+--------+--------+--------+
