<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1096" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1096{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1096{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1096{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1096{left:69px;bottom:1084px;}
#t5_1096{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_1096{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_1096{left:69px;bottom:1045px;}
#t8_1096{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t9_1096{left:432px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-1.36px;}
#ta_1096{left:95px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_1096{left:69px;bottom:1005px;}
#tc_1096{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#td_1096{left:458px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#te_1096{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tf_1096{left:95px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_1096{left:69px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#th_1096{left:69px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1096{left:691px;bottom:933px;}
#tj_1096{left:704px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tk_1096{left:779px;bottom:933px;}
#tl_1096{left:792px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tm_1096{left:69px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tn_1096{left:69px;bottom:900px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#to_1096{left:188px;bottom:900px;}
#tp_1096{left:201px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tq_1096{left:69px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_1096{left:69px;bottom:866px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_1096{left:241px;bottom:866px;}
#tt_1096{left:254px;bottom:866px;letter-spacing:-0.15px;}
#tu_1096{left:69px;bottom:808px;letter-spacing:0.13px;}
#tv_1096{left:151px;bottom:808px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_1096{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tx_1096{left:69px;bottom:757px;}
#ty_1096{left:95px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_1096{left:69px;bottom:734px;}
#t10_1096{left:95px;bottom:738px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t11_1096{left:69px;bottom:711px;}
#t12_1096{left:95px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_1096{left:69px;bottom:689px;}
#t14_1096{left:95px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_1096{left:95px;bottom:675px;letter-spacing:-0.15px;}
#t16_1096{left:69px;bottom:649px;}
#t17_1096{left:95px;bottom:652px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t18_1096{left:95px;bottom:635px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t19_1096{left:69px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1a_1096{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_1096{left:69px;bottom:568px;}
#t1c_1096{left:95px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_1096{left:95px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_1096{left:69px;bottom:528px;}
#t1f_1096{left:95px;bottom:532px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#t1g_1096{left:95px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_1096{left:69px;bottom:488px;}
#t1i_1096{left:95px;bottom:492px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_1096{left:95px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t1k_1096{left:95px;bottom:451px;}
#t1l_1096{left:121px;bottom:451px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1m_1096{left:95px;bottom:426px;}
#t1n_1096{left:121px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1o_1096{left:95px;bottom:402px;}
#t1p_1096{left:121px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1q_1096{left:95px;bottom:377px;}
#t1r_1096{left:121px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1s_1096{left:95px;bottom:353px;}
#t1t_1096{left:121px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1u_1096{left:95px;bottom:328px;}
#t1v_1096{left:121px;bottom:328px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1w_1096{left:95px;bottom:304px;}
#t1x_1096{left:121px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1y_1096{left:95px;bottom:279px;}
#t1z_1096{left:121px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t20_1096{left:121px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t21_1096{left:95px;bottom:238px;}
#t22_1096{left:121px;bottom:238px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t23_1096{left:121px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t24_1096{left:95px;bottom:197px;}
#t25_1096{left:121px;bottom:197px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t26_1096{left:121px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t27_1096{left:95px;bottom:156px;}
#t28_1096{left:121px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t29_1096{left:95px;bottom:131px;}
#t2a_1096{left:121px;bottom:131px;letter-spacing:-0.16px;word-spacing:-0.47px;}

.s1_1096{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1096{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1096{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1096{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1096{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_1096{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1096" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1096Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1096" style="-webkit-user-select: none;"><object width="935" height="1210" data="1096/1096.svg" type="image/svg+xml" id="pdf1096" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1096" class="t s1_1096">30-8 </span><span id="t2_1096" class="t s1_1096">Vol. 3C </span>
<span id="t3_1096" class="t s2_1096">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1096" class="t s3_1096">• </span><span id="t5_1096" class="t s4_1096">A memory access does not cause an APIC-access VM exit until after the accessed flags are set in the paging </span>
<span id="t6_1096" class="t s4_1096">structures (including EPT paging structures, if enabled). </span>
<span id="t7_1096" class="t s3_1096">• </span><span id="t8_1096" class="t s4_1096">A write access does not cause an APIC-access VM </span><span id="t9_1096" class="t s4_1096">exit until after the dirty flags are set in the appropriate paging </span>
<span id="ta_1096" class="t s4_1096">structure and EPT paging structure (if enabled). </span>
<span id="tb_1096" class="t s3_1096">• </span><span id="tc_1096" class="t s4_1096">With respect to all other events, any APIC-access VM </span><span id="td_1096" class="t s4_1096">exit due to a memory access has the same priority as any </span>
<span id="te_1096" class="t s4_1096">page fault or EPT violation that the access could cause. (This item applies to other events that the access may </span>
<span id="tf_1096" class="t s4_1096">generate as well as events that may be generated by other accesses by the same operation.) </span>
<span id="tg_1096" class="t s4_1096">These principles imply, among other things, that an APIC-access VM exit may occur during the execution of a </span>
<span id="th_1096" class="t s4_1096">repeated string instruction (including INS and OUTS). Suppose, for example, that the first </span><span id="ti_1096" class="t s5_1096">n </span><span id="tj_1096" class="t s4_1096">iterations (</span><span id="tk_1096" class="t s5_1096">n </span><span id="tl_1096" class="t s4_1096">may be </span>
<span id="tm_1096" class="t s4_1096">0) of such an instruction do not access the APIC-access page and that the next iteration does access that page. As </span>
<span id="tn_1096" class="t s4_1096">a result, the first </span><span id="to_1096" class="t s5_1096">n </span><span id="tp_1096" class="t s4_1096">iterations may complete and be followed by an APIC-access VM exit. The instruction pointer </span>
<span id="tq_1096" class="t s4_1096">saved in the VMCS references the repeated string instruction and the values of the general-purpose registers </span>
<span id="tr_1096" class="t s4_1096">reflect the completion of </span><span id="ts_1096" class="t s5_1096">n </span><span id="tt_1096" class="t s4_1096">iterations. </span>
<span id="tu_1096" class="t s6_1096">30.4.2 </span><span id="tv_1096" class="t s6_1096">Virtualizing Reads from the APIC-Access Page </span>
<span id="tw_1096" class="t s4_1096">A read access from the APIC-access page causes an APIC-access VM exit if any of the following are true: </span>
<span id="tx_1096" class="t s3_1096">• </span><span id="ty_1096" class="t s4_1096">The “use TPR shadow” VM-execution control is 0. </span>
<span id="tz_1096" class="t s3_1096">• </span><span id="t10_1096" class="t s4_1096">The access is for an instruction fetch. </span>
<span id="t11_1096" class="t s3_1096">• </span><span id="t12_1096" class="t s4_1096">The access is more than 32 bits in size. </span>
<span id="t13_1096" class="t s3_1096">• </span><span id="t14_1096" class="t s4_1096">The access is part of an operation for which the processor has already virtualized a write to the APIC-access </span>
<span id="t15_1096" class="t s4_1096">page. </span>
<span id="t16_1096" class="t s3_1096">• </span><span id="t17_1096" class="t s4_1096">The access is not entirely contained within the low 4 bytes of a naturally aligned 16-byte region. That is, bits </span>
<span id="t18_1096" class="t s4_1096">3:2 of the access’s address are 0, and the same is true of the address of the highest byte accessed. </span>
<span id="t19_1096" class="t s4_1096">If none of the above are true, whether a read access is virtualized depends on the setting of the “APIC-register </span>
<span id="t1a_1096" class="t s4_1096">virtualization” and “virtual-interrupt delivery” VM-execution controls: </span>
<span id="t1b_1096" class="t s3_1096">• </span><span id="t1c_1096" class="t s4_1096">A read access is virtualized if its page offset is 080H (task priority) regardless of the settings of the “APIC- </span>
<span id="t1d_1096" class="t s4_1096">register virtualization” and “virtual-interrupt delivery” VM-execution controls. </span>
<span id="t1e_1096" class="t s3_1096">• </span><span id="t1f_1096" class="t s4_1096">If the “virtual-interrupt delivery” VM-execution control is 1, a read access is virtualized if its page offset is 0B0H </span>
<span id="t1g_1096" class="t s4_1096">(end of interrupt) or 300H (interrupt command — low). </span>
<span id="t1h_1096" class="t s3_1096">• </span><span id="t1i_1096" class="t s4_1096">If “APIC-register virtualization” is 1, a read access is virtualized if it is entirely within one the following ranges </span>
<span id="t1j_1096" class="t s4_1096">of offsets: </span>
<span id="t1k_1096" class="t s4_1096">— </span><span id="t1l_1096" class="t s4_1096">020H–023H (local APIC ID); </span>
<span id="t1m_1096" class="t s4_1096">— </span><span id="t1n_1096" class="t s4_1096">030H–033H (local APIC version); </span>
<span id="t1o_1096" class="t s4_1096">— </span><span id="t1p_1096" class="t s4_1096">080H–083H (task priority); </span>
<span id="t1q_1096" class="t s4_1096">— </span><span id="t1r_1096" class="t s4_1096">0B0H–0B3H (end of interrupt); </span>
<span id="t1s_1096" class="t s4_1096">— </span><span id="t1t_1096" class="t s4_1096">0D0H–0D3H (logical destination); </span>
<span id="t1u_1096" class="t s4_1096">— </span><span id="t1v_1096" class="t s4_1096">0E0H–0E3H (destination format); </span>
<span id="t1w_1096" class="t s4_1096">— </span><span id="t1x_1096" class="t s4_1096">0F0H–0F3H (spurious-interrupt vector); </span>
<span id="t1y_1096" class="t s4_1096">— </span><span id="t1z_1096" class="t s4_1096">100H–103H, 110H–113H, 120H–123H, 130H–133H, 140H–143H, 150H–153H, 160H–163H, or 170H– </span>
<span id="t20_1096" class="t s4_1096">173H (in-service); </span>
<span id="t21_1096" class="t s4_1096">— </span><span id="t22_1096" class="t s4_1096">180H–183H, 190H–193H, 1A0H–1A3H, 1B0H–1B3H, 1C0H–1C3H, 1D0H–1D3H, 1E0H–1E3H, or 1F0H– </span>
<span id="t23_1096" class="t s4_1096">1F3H (trigger mode); </span>
<span id="t24_1096" class="t s4_1096">— </span><span id="t25_1096" class="t s4_1096">200H–203H, 210H–213H, 220H–223H, 230H–233H, 240H–243H, 250H–253H, 260H–263H, or 270H– </span>
<span id="t26_1096" class="t s4_1096">273H (interrupt request); </span>
<span id="t27_1096" class="t s4_1096">— </span><span id="t28_1096" class="t s4_1096">280H–283H (error status); </span>
<span id="t29_1096" class="t s4_1096">— </span><span id="t2a_1096" class="t s4_1096">300H–303H or 310H–313H (interrupt command); </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
