$date
	Mon Sep 23 01:52:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module jkff $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 ' q_n $end
$var wire 1 % reset $end
$var wire 2 ( temp [1:0] $end
$var wire 1 ! q $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
x'
0&
0%
0$
0#
0"
x!
$end
#5
1'
0!
1"
#10
1&
b1 (
0"
1#
#15
0&
b0 (
0'
1!
1"
#20
1&
b1 (
1'
0!
0"
1%
#25
1"
#30
0"
0%
#35
0&
b0 (
0'
1!
1"
#40
0"
#45
1&
b1 (
1'
0!
1"
#50
0&
b0 (
0"
1$
0#
#55
1"
#60
0"
0$
#65
1"
#70
1&
b1 (
0"
1$
1#
#75
b10 (
0'
1!
1"
#80
0"
