FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 23;
0"NC";
1"S7_7511_D24";
2"S7_7511_D25";
3"S7_7511_D23";
4"S7_7511_D28";
5"S7_7511_D35";
6"S7_7511_D31";
7"S7_7511_D34";
8"S7_7511_D27";
9"S7_7511_D9";
10"S7_7511_D10";
11"S7_7511_D11";
12"S7_7511_D12";
13"S7_7511_D13";
14"S7_7511_D14";
15"S7_7511_D15";
16"S7_7511_D19";
17"S7_7511_D20";
18"S7_7511_D21";
19"S7_7511_D22";
20"S7_7511_D29";
21"S7_7511_D30";
22"S7_7511_D26";
23"S7_7511_D32";
24"S7_7511_D33";
25"S7_7511_D8";
26"S7_FPGA_7511_CEC_CLK";
27"S7_7511_D18";
28"S7_7511_D17";
29"S7_7511_D16";
30"S7_7511_CLK";
31"S7_7511_D7";
32"S7_7511_D6";
33"S7_7511_D5";
34"S7_7511_D4";
35"S7_7511_D3";
36"S7_7511_D2";
37"S7_7511_D1";
38"S7_7511_D0";
39"S7_7511_VSYNC";
40"S7_7511_SPDIF_OUT";
41"S7_7511_SPDIF";
42"S7_FPGA_7511_INT";
43"S7_7511_HSYNC";
44"S7_7511_DE";
45"S7_FPGA_7511_SDA";
46"S7_FPGA_7511_SCL";
47"S7_SFP_SOUT_N";
48"S7_SFP_SOUT_P";
49"S7_SFP_SIN_N";
50"S7_SFP_SIN_P";
%"XC7S50FGGA484"
"5","(-5800,4050)","0","ic","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,1250,625,-100"
CDS_LIB"ic"
VALUE"XC7S50FGGA484";
"G13"5;
"G15"7;
"D19"24;
"E19"23;
"A20"6;
"B20"21;
"E18"20;
"E17"4;
"A19"8;
"A18"22;
"B19"2;
"C19"1;
"C18"3;
"D18"19;
"A17"18;
"A16"17;
"A14"16;
"B14"15;
"E16"14;
"E15"13;
"C17"12;
"D16"11;
"B16"10;
"B15"9;
"C16"25;
"C15"26;
"C12"27;
"D12"28;
"D15"29;
"D14"30;
"C11"31;
"C10"32;
"A13"33;
"B13"34;
"A12"35;
"A11"36;
"C13"37;
"D13"38;
"F15"39;
"G14"40;
"E12"41;
"F12"42;
"F14"43;
"F13"44;
"D11"45;
"E11"46;
"F10"47;
"G10"48;
"F11"49;
"G11"50;
END.
