
autoidx 423

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:6.1-124.10"
module \vscale_arbiter

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $1\core_hresp_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $1\core_hready_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $1\core_hrdata_1[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $1\core_hresp_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $1\core_hready_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $1\core_hrdata_0[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $0\core_hresp_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $0\core_hready_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $0\core_hrdata_1[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $0\core_hresp_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $0\core_hready_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $0\core_hrdata_0[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 32 $1\dmem_hwdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 2 $1\dmem_htrans[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 4 $1\dmem_hprot[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $1\dmem_hmastlock[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $1\dmem_hburst[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $1\dmem_hsize[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $1\dmem_hwrite[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 34 $1\dmem_haddr[33:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 32 $0\dmem_hwdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 2 $0\dmem_htrans[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 4 $0\dmem_hprot[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $0\dmem_hmastlock[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $0\dmem_hburst[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $0\dmem_hsize[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $0\dmem_hwrite[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 34 $0\dmem_haddr[33:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  wire width 2 $0\prev_core[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  wire width 2 $0\cur_core[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:47.21-47.30"
  wire width 2 \prev_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:46.21-46.29"
  wire width 2 \cur_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:42.59-42.68"
  wire width 2 input 36 \next_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:41.57-41.67"
  wire input 35 \dmem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:40.73-40.84"
  wire input 34 \dmem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:39.59-39.70"
  wire width 32 input 33 \dmem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:38.59-38.70"
  wire width 32 output 32 \dmem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:37.56-37.67"
  wire width 2 output 31 \dmem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:36.57-36.67"
  wire width 4 output 30 \dmem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:35.73-35.87"
  wire output 29 \dmem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:34.56-34.67"
  wire width 3 output 28 \dmem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:33.57-33.67"
  wire width 3 output 27 \dmem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:32.73-32.84"
  wire output 26 \dmem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:31.58-31.68"
  wire width 34 output 25 \dmem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:30.57-30.69"
  wire output 24 \core_hresp_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:29.57-29.69"
  wire output 23 \core_hresp_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:28.73-28.86"
  wire output 22 \core_hready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:27.73-27.86"
  wire output 21 \core_hready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:26.59-26.72"
  wire width 32 output 20 \core_hrdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:25.59-25.72"
  wire width 32 output 19 \core_hrdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:24.59-24.72"
  wire width 32 input 18 \core_hwdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:23.59-23.72"
  wire width 32 input 17 \core_hwdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:22.56-22.69"
  wire width 2 input 16 \core_htrans_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:21.56-21.69"
  wire width 2 input 15 \core_htrans_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:20.57-20.69"
  wire width 4 input 14 \core_hprot_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:19.57-19.69"
  wire width 4 input 13 \core_hprot_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:18.73-18.89"
  wire input 12 \core_hmastlock_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:17.73-17.89"
  wire input 11 \core_hmastlock_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:16.56-16.69"
  wire width 3 input 10 \core_hburst_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:15.56-15.69"
  wire width 3 input 9 \core_hburst_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:14.57-14.69"
  wire width 3 input 8 \core_hsize_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:13.57-13.69"
  wire width 3 input 7 \core_hsize_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:12.73-12.86"
  wire input 6 \core_hwrite_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:11.73-11.86"
  wire input 5 \core_hwrite_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:10.58-10.70"
  wire width 32 input 4 \core_haddr_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:9.58-9.70"
  wire width 32 input 3 \core_haddr_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:8.73-8.78"
  wire input 2 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:7.73-7.76"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\core_hrdata_0[31:0] $1\core_hrdata_0[31:0]
    assign $0\core_hready_0[0:0] $1\core_hready_0[0:0]
    assign $0\core_hresp_0[0:0] $1\core_hresp_0[0:0]
    assign $0\core_hrdata_1[31:0] $1\core_hrdata_1[31:0]
    assign $0\core_hready_1[0:0] $1\core_hready_1[0:0]
    assign $0\core_hresp_1[0:0] $1\core_hresp_1[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:97.9-122.16"
    switch { 30'000000000000000000000000000000 \cur_core }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\core_hready_0[0:0] \dmem_hready
        assign $1\core_hrdata_0[31:0] \dmem_hrdata
        assign $1\core_hresp_0[0:0] 1'0
        assign $1\core_hready_1[0:0] 1'0
        assign $1\core_hrdata_1[31:0] \dmem_hrdata
        assign $1\core_hresp_1[0:0] \dmem_hresp
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\core_hready_1[0:0] \dmem_hready
        assign $1\core_hrdata_1[31:0] \dmem_hrdata
        assign $1\core_hresp_1[0:0] 1'0
        assign $1\core_hready_0[0:0] 1'0
        assign $1\core_hrdata_0[31:0] \dmem_hrdata
        assign $1\core_hresp_0[0:0] \dmem_hresp
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\core_hready_0[0:0] 1'0
        assign $1\core_hrdata_0[31:0] 0
        assign $1\core_hresp_0[0:0] 1'0
        assign $1\core_hready_1[0:0] 1'0
        assign $1\core_hrdata_1[31:0] 0
        assign $1\core_hresp_1[0:0] 1'0
    end
    sync always
      update \core_hrdata_0 $0\core_hrdata_0[31:0]
      update \core_hready_0 $0\core_hready_0[0:0]
      update \core_hresp_0 $0\core_hresp_0[0:0]
      update \core_hrdata_1 $0\core_hrdata_1[31:0]
      update \core_hready_1 $0\core_hready_1[0:0]
      update \core_hresp_1 $0\core_hresp_1[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\dmem_haddr[33:0] $1\dmem_haddr[33:0]
    assign $0\dmem_hwrite[0:0] $1\dmem_hwrite[0:0]
    assign $0\dmem_hsize[2:0] $1\dmem_hsize[2:0]
    assign $0\dmem_hburst[2:0] $1\dmem_hburst[2:0]
    assign $0\dmem_hmastlock[0:0] $1\dmem_hmastlock[0:0]
    assign $0\dmem_hprot[3:0] $1\dmem_hprot[3:0]
    assign $0\dmem_htrans[1:0] $1\dmem_htrans[1:0]
    assign $0\dmem_hwdata[31:0] $1\dmem_hwdata[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:57.9-85.16"
    switch { 30'000000000000000000000000000000 \cur_core }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\dmem_haddr[33:0] { \cur_core \core_haddr_0 }
        assign $1\dmem_hwrite[0:0] \core_hwrite_0
        assign $1\dmem_hsize[2:0] \core_hsize_0
        assign $1\dmem_hburst[2:0] \core_hburst_0
        assign $1\dmem_hmastlock[0:0] \core_hmastlock_0
        assign $1\dmem_hprot[3:0] \core_hprot_0
        assign $1\dmem_htrans[1:0] \core_htrans_0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\dmem_haddr[33:0] { \cur_core \core_haddr_1 }
        assign $1\dmem_hwrite[0:0] \core_hwrite_1
        assign $1\dmem_hsize[2:0] \core_hsize_1
        assign $1\dmem_hburst[2:0] \core_hburst_1
        assign $1\dmem_hmastlock[0:0] \core_hmastlock_1
        assign $1\dmem_hprot[3:0] \core_hprot_1
        assign $1\dmem_htrans[1:0] \core_htrans_1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\dmem_haddr[33:0] 34'0000000000000000000000000000000000
        assign $1\dmem_hwrite[0:0] 1'0
        assign $1\dmem_hsize[2:0] 3'000
        assign $1\dmem_hburst[2:0] 3'000
        assign $1\dmem_hmastlock[0:0] 1'0
        assign $1\dmem_hprot[3:0] 4'0000
        assign $1\dmem_htrans[1:0] 2'00
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:88.9-92.16"
    switch { 30'000000000000000000000000000000 \prev_core }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 0
        assign { } { }
        assign $1\dmem_hwdata[31:0] \core_hwdata_0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 1
        assign { } { }
        assign $1\dmem_hwdata[31:0] \core_hwdata_1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\dmem_hwdata[31:0] 0
    end
    sync always
      update \dmem_haddr $0\dmem_haddr[33:0]
      update \dmem_hwrite $0\dmem_hwrite[0:0]
      update \dmem_hsize $0\dmem_hsize[2:0]
      update \dmem_hburst $0\dmem_hburst[2:0]
      update \dmem_hmastlock $0\dmem_hmastlock[0:0]
      update \dmem_hprot $0\dmem_hprot[3:0]
      update \dmem_htrans $0\dmem_htrans[1:0]
      update \dmem_hwdata $0\dmem_hwdata[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356
    assign { } { }
    assign { } { }
    assign $0\cur_core[1:0] \next_core
    assign $0\prev_core[1:0] \cur_core
    sync posedge \clk
      update \cur_core $0\cur_core[1:0]
      update \prev_core $0\prev_core[1:0]
  end
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:4.1-21.10"
module \vscale_src_b_mux

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $1\alu_src_b[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $0\alu_src_b[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:8.48-8.57"
  wire width 32 output 4 \alu_src_b

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:7.48-7.56"
  wire width 32 input 3 \rs2_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:6.48-6.51"
  wire width 32 input 2 \imm

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:5.39-5.48"
  wire width 2 input 1 \src_b_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355
    assign { } { }
    assign $0\alu_src_b[31:0] $1\alu_src_b[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:13.7-18.14"
    switch \src_b_sel
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\alu_src_b[31:0] \rs2_data
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\alu_src_b[31:0] \imm
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\alu_src_b[31:0] 4
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\alu_src_b[31:0] 0
    end
    sync always
      update \alu_src_b $0\alu_src_b[31:0]
  end
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:7.1-380.10"
module \vscale_pipeline

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  wire width 32 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  wire width 32 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  wire width 32 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $1\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $0\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $1\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $0\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  wire $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  wire $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 3 $0\dmem_type_WB[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $0\store_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $0\csr_rdata_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $0\alu_out_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $0\PC_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $0\PC_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $0\inst_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  wire width 32 $0\PC_IF[31:0]

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:37.39-37.47"
  wire width 3 \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:36.47-36.51"
  wire width 32 \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:35.47-35.51"
  wire width 32 \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:53.43-53.51"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:52.43-52.51"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:51.43-51.55"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:50.35-50.43"
  wire width 3 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:49.43-49.47"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:48.43-48.47"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:140.49-140.55"
  wire \halted

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:139.43-139.46"
  wire width 32 \epc

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:138.49-138.53"
  wire \eret

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:137.43-137.53"
  wire width 32 \handler_PC

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:136.38-136.55"
  wire width 4 \exception_code_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:135.49-135.61"
  wire \exception_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:134.49-134.58"
  wire \retire_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:133.43-133.52"
  wire width 32 \csr_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:132.43-132.52"
  wire width 32 \csr_wdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:131.49-131.67"
  wire \illegal_csr_access

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:130.40-130.43"
  wire width 2 \prv

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:129.49-129.60"
  wire \csr_imm_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:128.36-128.43"
  wire width 3 \csr_cmd

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:127.36-127.44"
  wire width 12 \csr_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:124.35-124.47"
  wire width 3 \dmem_type_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:123.33-123.46"
  wire width 2 \wb_src_sel_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:122.49-122.58"
  wire \wr_reg_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:121.35-121.47"
  wire width 5 \reg_to_wr_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:120.43-120.53"
  wire width 32 \wb_data_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:119.43-119.55"
  wire width 32 \load_data_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:118.43-118.57"
  wire width 32 \bypass_data_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:117.49-117.57"
  wire \stall_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:116.49-116.56"
  wire \kill_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:114.43-114.56"
  wire width 32 \store_data_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:113.43-113.55"
  wire width 32 \csr_rdata_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:112.43-112.53"
  wire width 32 \alu_out_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:111.43-111.48"
  wire width 32 \PC_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:109.43-109.57"
  wire width 32 \md_resp_result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:108.49-108.62"
  wire \md_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:107.38-107.47"
  wire width 2 \md_req_op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:106.33-106.47"
  wire width 2 \md_req_out_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:105.49-105.67"
  wire \md_req_in_2_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:104.49-104.67"
  wire \md_req_in_1_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:103.49-103.61"
  wire \md_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:102.49-102.61"
  wire \md_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:100.35-100.44"
  wire width 3 \dmem_type

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:99.49-99.59"
  wire \bypass_rs2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:98.49-98.59"
  wire \bypass_rs1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:97.49-97.57"
  wire \cmp_true

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:96.43-96.50"
  wire width 32 \alu_out

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:95.43-95.52"
  wire width 32 \alu_src_b

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:94.43-94.52"
  wire width 32 \alu_src_a

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:93.37-93.43"
  wire width 4 \alu_op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:92.43-92.60"
  wire width 32 \rs2_data_bypassed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:91.43-91.51"
  wire width 32 \rs2_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:90.35-90.43"
  wire width 5 \rs2_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:89.43-89.60"
  wire width 32 \rs1_data_bypassed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:88.43-88.51"
  wire width 32 \rs1_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:87.35-87.43"
  wire width 5 \rs1_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:86.34-86.43"
  wire width 2 \src_b_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:85.34-85.43"
  wire width 2 \src_a_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:84.43-84.46"
  wire width 32 \imm

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:83.35-83.43"
  wire width 2 \imm_type

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:82.49-82.57"
  wire \stall_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:81.49-81.56"
  wire \kill_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:79.40-79.47"
  wire width 32 \inst_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:78.43-78.48"
  wire width 32 \PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:75.49-75.57"
  wire \stall_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:74.49-74.56"
  wire \kill_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:72.43-72.48"
  wire width 32 \PC_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:69.43-69.49"
  wire width 32 \PC_PIF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:68.33-68.43"
  wire width 3 \PC_src_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:31.40-31.58"
  wire width 64 output 24 \htif_pcr_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:30.53-30.72"
  wire input 23 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:29.53-29.72"
  wire output 22 \htif_pcr_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:28.40-28.57"
  wire width 64 input 21 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:27.40-27.57"
  wire width 12 input 20 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:26.53-26.68"
  wire input 19 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:25.53-25.71"
  wire output 18 \htif_pcr_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:24.53-24.71"
  wire input 17 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:23.53-23.63"
  wire input 16 \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:22.53-22.66"
  wire input 15 \dmem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:21.47-21.57"
  wire width 32 input 14 \dmem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:20.47-20.65"
  wire width 32 output 13 \dmem_wdata_delayed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:19.47-19.56"
  wire width 32 output 12 \dmem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:18.39-18.48"
  wire width 3 output 11 \dmem_size

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:17.53-17.61"
  wire output 10 \dmem_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:16.53-16.60"
  wire output 9 \dmem_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:15.53-15.62"
  wire input 8 \dmem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:14.53-14.66"
  wire input 7 \imem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:13.47-13.57"
  wire width 32 input 6 \imem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:12.47-12.56"
  wire width 32 output 5 \imem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:11.53-11.62"
  wire input 4 \imem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:10.53-10.58"
  wire input 3 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:9.39-9.46"
  wire width 2 input 2 \core_id

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:8.53-8.56"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
    connect \B 65535
    connect \A $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
    connect \B 255
    connect \A $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
    connect \B { $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    connect \A $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
    connect \B 65535
    connect \A $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
    connect \B { $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    connect \A $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
    connect \B 255
    connect \A $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  cell $shr $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B { \alu_out_WB [1:0] 3'000 }
    connect \A \dmem_rdata
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:352.20-378.25"
  cell \vscale_csr_file \csr
    connect \htif_pcr_resp_data \htif_pcr_resp_data
    connect \htif_pcr_resp_ready \htif_pcr_resp_ready
    connect \htif_pcr_resp_valid \htif_pcr_resp_valid
    connect \htif_pcr_req_data \htif_pcr_req_data
    connect \htif_pcr_req_addr \htif_pcr_req_addr
    connect \htif_pcr_req_rw \htif_pcr_req_rw
    connect \htif_pcr_req_ready \htif_pcr_req_ready
    connect \htif_pcr_req_valid \htif_pcr_req_valid
    connect \htif_reset \htif_reset
    connect \handler_PC \handler_PC
    connect \eret \eret
    connect \epc \epc
    connect \exception_PC \PC_WB
    connect \exception_load_addr \alu_out_WB
    connect \exception_code \exception_code_WB
    connect \exception \exception_WB
    connect \retire \retire_WB
    connect \rdata \csr_rdata
    connect \illegal_access \illegal_csr_access
    connect \prv \prv
    connect \wdata \csr_wdata
    connect \cmd \csr_cmd
    connect \addr \csr_addr
    connect \reset \reset
    connect \clk \clk
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
    connect \S \csr_imm_sel
    connect \B $extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
    connect \A \rs1_data_bypassed
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $pos $extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
    connect \A \inst_DX [19:15]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
    connect \B $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
    connect \A \reset
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
    connect \B $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
    connect \A \stall_WB
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:285.19-298.23"
  cell \vscale_mul_div \md
    connect \resp_result \md_resp_result
    connect \resp_valid \md_resp_valid
    connect \req_in_2 \rs2_data_bypassed
    connect \req_in_1 \rs1_data_bypassed
    connect \req_op \md_req_op
    connect \req_out_sel \md_req_out_sel
    connect \req_in_2_signed \md_req_in_2_signed
    connect \req_in_1_signed \md_req_in_1_signed
    connect \req_ready \md_req_ready
    connect \req_valid \md_req_valid
    connect \reset \reset
    connect \clk \clk
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:278.15-283.20"
  cell \vscale_alu \alu
    connect \out \alu_out
    connect \in2 \alu_src_b
    connect \in1 \alu_src_a
    connect \op \alu_op
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
    connect \S \bypass_rs2
    connect \B \bypass_data_WB
    connect \A \rs2_data
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
    connect \S \bypass_rs1
    connect \B \bypass_data_WB
    connect \A \rs1_data
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:268.21-273.32"
  cell \vscale_src_b_mux \src_b_mux
    connect \alu_src_b \alu_src_b
    connect \rs2_data \rs2_data_bypassed
    connect \imm \imm
    connect \src_b_sel \src_b_sel
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:261.21-266.32"
  cell \vscale_src_a_mux \src_a_mux
    connect \alu_src_a \alu_src_a
    connect \rs1_data \rs1_data_bypassed
    connect \PC_DX \PC_DX
    connect \src_a_sel \src_a_sel
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:255.19-259.28"
  cell \vscale_imm_gen \imm_gen
    connect \imm \imm
    connect \imm_type \imm_type
    connect \inst \inst_DX
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:244.19-253.28"
  cell \vscale_regfile \regfile
    connect \wd \wb_data_WB
    connect \wa \reg_to_wr_WB
    connect \wen \wr_reg_WB
    connect \rd2 \rs2_data
    connect \ra2 \rs2_addr
    connect \rd1 \rs1_data
    connect \ra1 \rs1_addr
    connect \clk \clk
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
    connect \A \stall_IF
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:190.18-199.25"
  cell \vscale_PC_mux \PCmux
    connect \PC_PIF \PC_PIF
    connect \epc \epc
    connect \handler_PC \handler_PC
    connect \PC_DX \PC_DX
    connect \PC_IF \PC_IF
    connect \rs1_data \rs1_data_bypassed
    connect \inst_DX \inst_DX
    connect \PC_src_sel \PC_src_sel
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:142.16-187.22"
  cell \vscale_ctrl \ctrl
    connect \halted \halted
    connect \eret \eret
    connect \prv \prv
    connect \illegal_csr_access \illegal_csr_access
    connect \csr_imm_sel \csr_imm_sel
    connect \csr_cmd \csr_cmd
    connect \retire_WB \retire_WB
    connect \exception_code_WB \exception_code_WB
    connect \exception_WB \exception_WB
    connect \kill_WB \kill_WB
    connect \stall_WB \stall_WB
    connect \kill_DX \kill_DX
    connect \stall_DX \stall_DX
    connect \kill_IF \kill_IF
    connect \stall_IF \stall_IF
    connect \wb_src_sel_WB \wb_src_sel_WB
    connect \reg_to_wr_WB \reg_to_wr_WB
    connect \wr_reg_WB \wr_reg_WB
    connect \md_resp_valid \md_resp_valid
    connect \md_req_out_sel \md_req_out_sel
    connect \md_req_in_2_signed \md_req_in_2_signed
    connect \md_req_in_1_signed \md_req_in_1_signed
    connect \md_req_op \md_req_op
    connect \md_req_ready \md_req_ready
    connect \md_req_valid \md_req_valid
    connect \dmem_type \dmem_type
    connect \dmem_size \dmem_size
    connect \dmem_wen \dmem_wen
    connect \dmem_en \dmem_en
    connect \alu_op \alu_op
    connect \bypass_rs2 \bypass_rs2
    connect \bypass_rs1 \bypass_rs1
    connect \src_b_sel \src_b_sel
    connect \src_a_sel \src_a_sel
    connect \imm_type \imm_type
    connect \PC_src_sel \PC_src_sel
    connect \cmp_true \cmp_true
    connect \dmem_badmem_e \dmem_badmem_e
    connect \dmem_wait \dmem_wait
    connect \imem_badmem_e \imem_badmem_e
    connect \imem_wait \imem_wait
    connect \inst_DX \inst_DX
    connect \reset \reset
    connect \clk \clk
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351 \alu_out_WB
    assign $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352 \store_data_WB
    assign $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353 \dmem_type_WB
    assign $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350 $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    assign $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349 $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:39.10-43.17"
    switch \dmem_type_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [7:0] }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \store_data_WB [15:0] \store_data_WB [15:0] }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 \store_data_WB
    end
    sync always
      update \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result $0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349
      update \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result 32'x
      update \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr 32'x
      update \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data 32'x
      update \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type 3'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334 \alu_out_WB
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335 \dmem_rdata
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336 \dmem_type_WB
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 { $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 { $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333 $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    assign $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332 $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:58.10-64.17"
    switch \dmem_type_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    end
    sync always
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result 32'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr 32'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data 32'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type 3'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data 32'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend 32'x
      update \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend 32'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328
    assign { } { }
    assign $0\wb_data_WB[31:0] $1\wb_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:334.7-340.14"
    switch \wb_src_sel_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\wb_data_WB[31:0] \bypass_data_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\wb_data_WB[31:0] \load_data_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\wb_data_WB[31:0] \bypass_data_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\wb_data_WB[31:0] \bypass_data_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\wb_data_WB[31:0] \bypass_data_WB
    end
    sync always
      update \wb_data_WB $0\wb_data_WB[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327
    assign { } { }
    assign $0\bypass_data_WB[31:0] $1\bypass_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:324.7-328.14"
    switch \wb_src_sel_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\bypass_data_WB[31:0] \csr_rdata_WB
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\bypass_data_WB[31:0] \md_resp_result
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\bypass_data_WB[31:0] \alu_out_WB
    end
    sync always
      update \bypass_data_WB $0\bypass_data_WB[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322
    assign $0\PC_WB[31:0] \PC_WB
    assign $0\alu_out_WB[31:0] \alu_out_WB
    assign $0\csr_rdata_WB[31:0] \csr_rdata_WB
    assign $0\store_data_WB[31:0] \store_data_WB
    assign $0\dmem_type_WB[2:0] \dmem_type_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.7-319.10"
    switch $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
      case 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.11-313.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.16-319.10"
        switch $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
          case 1'1
            assign $0\PC_WB[31:0] \PC_DX
            assign $0\store_data_WB[31:0] \rs2_data_bypassed
            assign $0\alu_out_WB[31:0] \alu_out
            assign $0\csr_rdata_WB[31:0] \csr_rdata
            assign $0\dmem_type_WB[2:0] \dmem_type
          case 
        end
    end
    sync posedge \clk
      update \PC_WB $0\PC_WB[31:0]
      update \alu_out_WB $0\alu_out_WB[31:0]
      update \csr_rdata_WB $0\csr_rdata_WB[31:0]
      update \store_data_WB $0\store_data_WB[31:0]
      update \dmem_type_WB $0\dmem_type_WB[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318
    assign $0\inst_DX[31:0] \inst_DX
    assign $0\PC_DX[31:0] \PC_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:222.7-238.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:222.11-222.16"
      case 1'1
        assign $0\PC_DX[31:0] 0
        assign $0\inst_DX[31:0] 19
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.11-225.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.16-238.10"
        switch $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:226.10-237.13"
            switch \kill_IF
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:226.14-226.21"
              case 1'1
                assign $0\PC_DX[31:0] 120
                assign $0\inst_DX[31:0] 19
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:229.14-229.18"
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:230.13-236.16"
                switch \halted
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:230.16-230.22"
                  case 1'1
                    assign $0\PC_DX[31:0] 120
                    assign $0\inst_DX[31:0] 19
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:233.17-233.21"
                  case 
                    assign $0\PC_DX[31:0] \PC_IF
                    assign $0\inst_DX[31:0] \imem_rdata
                end
            end
          case 
        end
    end
    sync posedge \clk
      update \inst_DX $0\inst_DX[31:0]
      update \PC_DX $0\PC_DX[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316
    assign $0\PC_IF[31:0] \PC_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:206.7-216.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:206.11-206.16"
      case 1'1
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:207.9-213.16"
        switch \core_id
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
          case 2'00
            assign $0\PC_IF[31:0] 4
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
          case 2'01
            assign $0\PC_IF[31:0] 24
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
          case 2'10
            assign $0\PC_IF[31:0] 44
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
          case 2'11
            assign $0\PC_IF[31:0] 64
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
          case 
            assign $0\PC_IF[31:0] 0
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.11-214.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.16-216.10"
        switch $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
          case 1'1
            assign $0\PC_IF[31:0] \PC_PIF
          case 
        end
    end
    sync posedge \clk
      update \PC_IF $0\PC_IF[31:0]
  end

  connect \imem_addr \PC_PIF
  connect \halted 1'0
  connect \rs1_addr \inst_DX [19:15]
  connect \rs2_addr \inst_DX [24:20]
  connect \rs1_data_bypassed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
  connect \rs2_data_bypassed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
  connect \cmp_true \alu_out [0]
  connect \dmem_addr \alu_out
  connect \load_data_WB \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result
  connect \dmem_wdata_delayed \store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result
  connect \csr_addr \inst_DX [31:20]
  connect \csr_wdata $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:4.1-20.10"
module \vscale_imm_gen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $1\imm[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $0\imm[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:7.45-7.48"
  wire width 32 output 3 \imm

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:6.37-6.45"
  wire width 2 input 2 \imm_type

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:5.45-5.49"
  wire width 32 input 1 \inst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311
    assign { } { }
    assign $0\imm[31:0] $1\imm[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:11.7-17.14"
    switch \imm_type
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\imm[31:0] { \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:20] }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\imm[31:0] { \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:25] \inst [11:7] }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\imm[31:0] { \inst [31:12] 12'000000000000 }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\imm[31:0] { \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [19:12] \inst [20] \inst [30:21] 1'0 }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\imm[31:0] { \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:20] }
    end
    sync always
      update \imm $0\imm[31:0]
  end
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:5.1-355.10"
module \vscale_csr_file

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  wire width 64 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  wire width 64 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  wire width 64 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  wire width 64 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $0\from_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $0\to_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $0\mscratch[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $0\mtime_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $0\mtimecmp[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $0\mtvec[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $0\instret_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $0\time_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $0\cycle_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $1\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $1\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $0\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $0\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $1\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $0\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  wire width 32 $0\mbadaddr[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire $0\mint[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire width 4 $0\mecode[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  wire width 32 $0\mepc[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $0\msie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $0\mtie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $0\msip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $0\mtip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  wire width 6 $0\priv_stack[5:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $3\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $2\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $2\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $1\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $1\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $0\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $0\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire $0\htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire width 64 $0\htif_resp_data[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $1\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire width 4 $0\interrupt_code[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $0\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  wire width 32 $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  wire width 32 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $3\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $2\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $1\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $0\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  wire $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  wire width 32 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  wire width 32 $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:90.47-90.57"
  wire width 32 \padded_prv

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:87.53-87.62"
  wire \code_imem

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:85.42-85.56"
  wire width 4 \interrupt_code

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:84.53-84.68"
  wire \interrupt_taken

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:83.53-83.63"
  wire \minterrupt

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:82.53-82.63"
  wire \uinterrupt

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:81.47-81.61"
  wire width 32 \wdata_internal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:80.53-80.60"
  wire \defined

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:79.53-79.67"
  wire \illegal_region

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:78.53-78.65"
  wire \wen_internal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:77.53-77.63"
  wire \system_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:76.53-76.62"
  wire \system_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:75.53-75.61"
  wire \host_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:73.53-73.67"
  wire \mtimer_expired

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:71.47-71.56"
  wire width 32 \from_host

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:70.47-70.54"
  wire width 32 \to_host

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:68.47-68.53"
  wire width 32 \mcause

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:67.47-67.50"
  wire width 32 \mip

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:66.47-66.50"
  wire width 32 \mie

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:65.47-65.54"
  wire width 32 \mtdeleg

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:64.47-64.54"
  wire width 32 \mstatus

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:63.47-63.54"
  wire width 32 \mhartid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:62.47-62.53"
  wire width 32 \mimpid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:61.47-61.53"
  wire width 32 \mcpuid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:59.53-59.55"
  wire \ie

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:57.47-57.55"
  wire width 32 \mbadaddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:56.53-56.57"
  wire \mint

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:55.42-55.48"
  wire width 4 \mecode

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:54.47-54.51"
  wire width 32 \mepc

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:53.47-53.55"
  wire width 32 \mscratch

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:52.37-52.47"
  wire width 64 \mtime_full

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:51.47-51.55"
  wire width 32 \mtimecmp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:50.53-50.57"
  wire \msip

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:49.53-49.57"
  wire \mtip

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:48.53-48.57"
  wire \msie

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:47.53-47.57"
  wire \mtie

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:46.47-46.52"
  wire width 32 \mtvec

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:45.53-45.63"
  wire width 6 \priv_stack

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:44.37-44.49"
  wire width 64 \instret_full

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:43.37-43.46"
  wire width 64 \time_full

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:42.37-42.47"
  wire width 64 \cycle_full

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:40.53-40.68"
  wire \next_htif_state

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:39.53-39.62"
  wire \htif_fire

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:38.53-38.63"
  wire \htif_state

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:37.40-37.54"
  wire width 64 \htif_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:36.40-36.50"
  wire width 64 \htif_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:30.40-30.58"
  wire width 64 output 25 \htif_pcr_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:29.53-29.72"
  wire input 24 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:28.53-28.72"
  wire output 23 \htif_pcr_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:27.40-27.57"
  wire width 64 input 22 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:26.40-26.57"
  wire width 12 input 21 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:25.53-25.68"
  wire input 20 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:24.53-24.71"
  wire output 19 \htif_pcr_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:23.53-23.71"
  wire input 18 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:22.53-22.63"
  wire input 17 \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:21.47-21.50"
  wire width 32 output 16 \epc

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:20.47-20.57"
  wire width 32 output 15 \handler_PC

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:19.47-19.59"
  wire width 32 input 14 \exception_PC

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:18.47-18.66"
  wire width 32 input 13 \exception_load_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:17.53-17.57"
  wire input 12 \eret

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:16.42-16.56"
  wire width 4 input 11 \exception_code

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:15.53-15.62"
  wire input 10 \exception

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:14.53-14.59"
  wire input 9 \retire

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:13.47-13.52"
  wire width 32 output 8 \rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:12.53-12.67"
  wire output 7 \illegal_access

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:11.44-11.47"
  wire width 2 output 6 \prv

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:10.47-10.52"
  wire width 32 input 5 \wdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:9.40-9.43"
  wire width 3 input 4 \cmd

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:8.40-8.44"
  wire width 12 input 3 \addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:7.53-7.58"
  wire input 2 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:6.53-6.56"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
    connect \A \system_wen
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
    connect \A \htif_fire
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
    connect \B 12'011110000000
    connect \A \htif_pcr_req_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
    connect \B 32'11111111111111111111111111111100
    connect \A \wdata_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
    connect \B 1
    connect \A \mtime_full
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
    connect \B 1
    connect \A \instret_full
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
    connect \B 1
    connect \A \time_full
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
    connect \B 1
    connect \A \cycle_full
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
    connect \B 12'001101000011
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
    connect \S \code_imem
    connect \B \exception_PC
    connect \A \exception_load_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
    connect \B 0
    connect \A \exception_code
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
    connect \B 0
    connect \A \exception_code
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
    connect \B 12'001101000010
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
    connect \B 32'11111111111111111111111111111100
    connect \A \wdata_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
    connect \B 12'001101000001
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
    connect \B 32'11111111111111111111111111111100
    connect \A \exception_PC
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
    connect \B \interrupt_taken
    connect \A \exception
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
    connect \B 12'001100000100
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
    connect \B 12'001101000100
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
    connect \B 12'001100100001
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
    connect \B \mtime_full [31:0]
    connect \A \mtimecmp
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
    connect \A \wen_internal
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 12
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
    connect \B 12'001100000000
    connect \A \addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
    connect \B 1
    connect \A \htif_state
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
    connect \B 0
    connect \A \htif_state
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
    connect \B \minterrupt
    connect \A \ie
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
    connect \B \minterrupt
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
    connect \B \uinterrupt
    connect \A \ie
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
    connect \B \mtimer_expired
    connect \A \mtie
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
    connect \B $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
    connect \A \rdata
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
    connect \A \wdata
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
    connect \B \wdata
    connect \A \rdata
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
    connect \A \illegal_region
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
    connect \A \system_en
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
    connect \A \defined
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
    connect \B $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
    connect \A \system_en
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  cell $gt $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
    connect \B \prv
    connect \A \addr [9:8]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
    connect \A \system_wen
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
    connect \B 2'11
    connect \A \addr [11:10]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
    connect \B \system_wen
    connect \A \host_wen
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
    connect \B \cmd [0]
    connect \A \cmd [1]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
    connect \B \htif_pcr_req_rw
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
    connect \B \htif_pcr_req_valid
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
    connect \B 0
    connect \A \htif_state
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
    connect \B $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
    connect \A \mtvec
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  cell $shl $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
    connect \B 5
    connect \A \padded_prv
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301
    assign $0\cycle_full[63:0] \cycle_full
    assign $0\time_full[63:0] \time_full
    assign $0\instret_full[63:0] \instret_full
    assign $0\mtvec[31:0] \mtvec
    assign $0\mtimecmp[31:0] \mtimecmp
    assign $0\mtime_full[63:0] \mtime_full
    assign $0\mscratch[31:0] \mscratch
    assign $0\to_host[31:0] \to_host
    assign $0\from_host[31:0] \from_host
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:299.7-350.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:299.11-299.16"
      case 1'1
        assign $0\cycle_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $0\time_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $0\instret_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $0\mtime_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $0\to_host[31:0] 0
        assign $0\from_host[31:0] 0
        assign $0\mtvec[31:0] 256
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:307.11-307.15"
      case 
        assign $0\cycle_full[63:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
        assign $0\time_full[63:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
        assign $0\mtime_full[63:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:310.10-311.45"
        switch \retire
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:310.14-310.20"
          case 1'1
            assign $0\instret_full[63:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:313.10-346.13"
        switch \wen_internal
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:313.14-313.26"
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:314.13-345.20"
            switch \addr
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110000000000
                assign $0\cycle_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110000000001
                assign $0\time_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110000000010
                assign $0\instret_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110010000000
                assign $0\cycle_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110010000001
                assign $0\time_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'110010000010
                assign $0\instret_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'001100000001
                assign $0\mtvec[31:0] $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'001100100001
                assign $0\mtimecmp[31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'011100000001
                assign $0\mtime_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'011101000001
                assign $0\mtime_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'001101000000
                assign $0\mscratch[31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100100000000
                assign $0\cycle_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100100000001
                assign $0\time_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100100000010
                assign $0\instret_full[63:0] [31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100110000000
                assign $0\cycle_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100110000001
                assign $0\time_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'100110000010
                assign $0\instret_full[63:0] [63:32] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'011110000000
                assign $0\to_host[31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 12'011110000001
                assign $0\from_host[31:0] \wdata_internal
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 
            end
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.10-349.13"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
          case 1'1
            assign $0\to_host[31:0] 0
          case 
        end
    end
    sync posedge \clk
      update \cycle_full $0\cycle_full[63:0]
      update \time_full $0\time_full[63:0]
      update \instret_full $0\instret_full[63:0]
      update \mtvec $0\mtvec[31:0]
      update \mtimecmp $0\mtimecmp[31:0]
      update \mtime_full $0\mtime_full[63:0]
      update \mscratch $0\mscratch[31:0]
      update \to_host $0\to_host[31:0]
      update \from_host $0\from_host[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300
    assign { } { }
    assign { } { }
    assign $0\rdata[31:0] $1\rdata[31:0]
    assign $0\defined[0:0] $1\defined[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:262.7-294.14"
    switch \addr
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110000000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \cycle_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110000000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \time_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110000000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \instret_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110010000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \cycle_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110010000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \time_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'110010000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \instret_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'111100000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mcpuid
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'111100000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mimpid
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'111100010000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mhartid
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001100000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mstatus
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001100000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mtvec
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001100000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mtdeleg
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001100000100
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mie
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001100100001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mtimecmp
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011100000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mtime_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011101000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mtime_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001101000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mscratch
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001101000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mepc
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001101000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mcause
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001101000011
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mbadaddr
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'001101000100
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \mip
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100100000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \cycle_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100100000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \time_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100100000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \instret_full [31:0]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100110000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \cycle_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100110000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \time_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'100110000010
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \instret_full [63:32]
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011110000000
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \to_host
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011110000001
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] \from_host
        assign $1\defined[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 
        assign { } { }
        assign { } { }
        assign $1\rdata[31:0] 0
        assign $1\defined[0:0] 1'0
    end
    sync always
      update \rdata $0\rdata[31:0]
      update \defined $0\defined[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299
    assign { } { }
    assign $0\htif_rdata[63:0] $1\htif_rdata[63:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:254.7-258.14"
    switch \htif_pcr_req_addr
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011110000000
        assign { } { }
        assign $1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \to_host }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 12'011110000001
        assign { } { }
        assign $1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \from_host }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\htif_rdata[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    end
    sync always
      update \htif_rdata $0\htif_rdata[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295
    assign $0\mbadaddr[31:0] \mbadaddr
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:247.7-248.70"
    switch \exception
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:247.11-247.20"
      case 1'1
        assign $0\mbadaddr[31:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.7-250.36"
    switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
      case 1'1
        assign $0\mbadaddr[31:0] \wdata_internal
      case 
    end
    sync posedge \clk
      update \mbadaddr $0\mbadaddr[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289
    assign $0\mecode[3:0] \mecode
    assign $0\mint[0:0] \mint
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:225.7-239.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:225.11-225.16"
      case 1'1
        assign $0\mecode[3:0] 4'0000
        assign $0\mint[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.11-228.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.16-239.10"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
          case 1'1
            assign $0\mecode[3:0] \wdata_internal [3:0]
            assign $0\mint[0:0] \wdata_internal [31]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:231.11-231.15"
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:232.10-238.13"
            switch \interrupt_taken
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:232.14-232.29"
              case 1'1
                assign $0\mecode[3:0] \interrupt_code
                assign $0\mint[0:0] 1'1
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:235.14-235.18"
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:235.19-238.13"
                switch \exception
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:235.23-235.32"
                  case 1'1
                    assign $0\mecode[3:0] \exception_code
                    assign $0\mint[0:0] 1'0
                  case 
                end
            end
        end
    end
    sync posedge \clk
      update \mecode $0\mecode[3:0]
      update \mint $0\mint[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283
    assign $0\mepc[31:0] \mepc
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.7-219.50"
    switch $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
      case 1'1
        assign $0\mepc[31:0] $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.7-221.52"
    switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
      case 1'1
        assign $0\mepc[31:0] $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
      case 
    end
    sync posedge \clk
      update \mepc $0\mepc[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280
    assign $0\mtie[0:0] \mtie
    assign $0\msie[0:0] \msie
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:207.7-213.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:207.11-207.16"
      case 1'1
        assign $0\mtie[0:0] 1'0
        assign $0\msie[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.11-210.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.16-213.10"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
          case 1'1
            assign $0\mtie[0:0] \wdata_internal [7]
            assign $0\msie[0:0] \wdata_internal [3]
          case 
        end
    end
    sync posedge \clk
      update \mtie $0\mtie[0:0]
      update \msie $0\msie[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275
    assign $0\mtip[0:0] \mtip
    assign $0\msip[0:0] \msip
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:189.7-201.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:189.11-189.16"
      case 1'1
        assign $0\mtip[0:0] 1'0
        assign $0\msip[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:192.11-192.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:193.10-194.22"
        switch \mtimer_expired
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:193.14-193.28"
          case 1'1
            assign $0\mtip[0:0] 1'1
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.10-196.22"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
          case 1'1
            assign $0\mtip[0:0] 1'0
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.10-200.13"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
          case 1'1
            assign $0\mtip[0:0] \wdata_internal [7]
            assign $0\msip[0:0] \wdata_internal [3]
          case 
        end
    end
    sync posedge \clk
      update \mtip $0\mtip[0:0]
      update \msip $0\msip[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271
    assign $0\priv_stack[5:0] \priv_stack
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:167.7-176.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:167.11-167.16"
      case 1'1
        assign $0\priv_stack[5:0] 6'000110
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.11-169.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.16-176.10"
        switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
          case 1'1
            assign $0\priv_stack[5:0] \wdata_internal [5:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:171.11-171.15"
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:171.16-176.10"
            switch \exception
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:171.20-171.29"
              case 1'1
                assign $0\priv_stack[5:0] { \priv_stack [2:0] 3'110 }
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:174.11-174.15"
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:174.16-176.10"
                switch \eret
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:174.20-174.24"
                  case 1'1
                    assign $0\priv_stack[5:0] { 3'001 \priv_stack [5:3] }
                  case 
                end
            end
        end
    end
    sync posedge \clk
      update \priv_stack $0\priv_stack[5:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\htif_fire[0:0] $1\htif_fire[0:0]
    assign $0\next_htif_state[0:0] $1\next_htif_state[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:143.7-155.14"
    switch { 31'0000000000000000000000000000000 \htif_state }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 0
        assign { } { }
        assign { } { }
        assign $1\htif_fire[0:0] $2\htif_fire[0:0]
        assign $1\next_htif_state[0:0] $2\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:145.12-148.15"
        switch \htif_pcr_req_valid
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:145.16-145.34"
          case 1'1
            assign { } { }
            assign { } { }
            assign $2\htif_fire[0:0] 1'1
            assign $2\next_htif_state[0:0] 1'1
          case 
            assign $2\htif_fire[0:0] 1'0
            assign $2\next_htif_state[0:0] \htif_state
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 1
        assign $1\htif_fire[0:0] 1'0
        assign { } { }
        assign $1\next_htif_state[0:0] $3\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:151.12-153.15"
        switch \htif_pcr_resp_ready
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:151.16-151.35"
          case 1'1
            assign { } { }
            assign $3\next_htif_state[0:0] 1'0
          case 
            assign $3\next_htif_state[0:0] \htif_state
        end
      case 
        assign $1\htif_fire[0:0] 1'0
        assign $1\next_htif_state[0:0] \htif_state
    end
    sync always
      update \htif_fire $0\htif_fire[0:0]
      update \next_htif_state $0\next_htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267
    assign $0\htif_resp_data[63:0] \htif_resp_data
    assign $0\htif_state[0:0] \htif_state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:132.7-135.39"
    switch \htif_reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:132.11-132.21"
      case 1'1
        assign $0\htif_state[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:134.7-134.11"
      case 
        assign $0\htif_state[0:0] \next_htif_state
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:136.7-137.38"
    switch \htif_fire
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:136.11-136.20"
      case 1'1
        assign $0\htif_resp_data[63:0] \htif_rdata
      case 
    end
    sync posedge \clk
      update \htif_resp_data $0\htif_resp_data[63:0]
      update \htif_state $0\htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263
    assign { } { }
    assign { } { }
    assign $0\interrupt_code[3:0] 4'0001
    assign $0\interrupt_taken[0:0] $1\interrupt_taken[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:124.7-128.14"
    switch { 30'000000000000000000000000000000 \prv }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 0
        assign { } { }
        assign $1\interrupt_taken[0:0] $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 3
        assign { } { }
        assign $1\interrupt_taken[0:0] $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\interrupt_taken[0:0] 1'1
    end
    sync always
      update \interrupt_taken $0\interrupt_taken[0:0]
      update \interrupt_code $0\interrupt_code[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258
    assign { } { }
    assign { } { }
    assign $0\wdata_internal[31:0] $1\wdata_internal[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:108.7-116.10"
    switch \host_wen
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:108.11-108.19"
      case 1'1
        assign { } { }
        assign $1\wdata_internal[31:0] \htif_pcr_req_data [31:0]
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:110.11-110.15"
      case 
        assign { } { }
        assign $1\wdata_internal[31:0] $2\wdata_internal[31:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:110.16-116.10"
        switch \system_wen
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:110.20-110.30"
          case 1'1
            assign { } { }
            assign $2\wdata_internal[31:0] $3\wdata_internal[31:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:111.10-115.17"
            switch { 29'00000000000000000000000000000 \cmd }
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 6
                assign { } { }
                assign $3\wdata_internal[31:0] $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 7
                assign { } { }
                assign $3\wdata_internal[31:0] $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:0.0-0.0"
              case 
                assign { } { }
                assign $3\wdata_internal[31:0] \wdata
            end
          case 
            assign $2\wdata_internal[31:0] 305419896
        end
    end
    sync always
      update \wdata_internal $0\wdata_internal[31:0]
  end

  connect \padded_prv { 30'000000000000000000000000000000 \prv }
  connect \handler_PC $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
  connect \prv \priv_stack [2:1]
  connect \ie \priv_stack [0]
  connect \host_wen $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
  connect \system_en \cmd [2]
  connect \system_wen $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
  connect \wen_internal $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
  connect \illegal_region $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
  connect \illegal_access $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
  connect \uinterrupt 1'0
  connect \minterrupt $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
  connect \htif_pcr_req_ready $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
  connect \htif_pcr_resp_valid $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
  connect \htif_pcr_resp_data \htif_resp_data
  connect \mcpuid 1048832
  connect \mimpid 32768
  connect \mhartid 0
  connect \epc \mepc
  connect \mstatus { 26'00000000000000000000000000 \priv_stack }
  connect \mtdeleg 0
  connect \mtimer_expired $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
  connect \mip { 24'000000000000000000000000 \mtip 3'000 \msip 3'000 }
  connect \mie { 24'000000000000000000000000 \mtie 3'000 \msie 3'000 }
  connect \mcause { \mint 27'000000000000000000000000000 \mecode }
  connect \code_imem $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:4.1-20.10"
module \vscale_src_a_mux

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $1\alu_src_a[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $0\alu_src_a[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:8.48-8.57"
  wire width 32 output 4 \alu_src_a

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:7.48-7.56"
  wire width 32 input 3 \rs1_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:6.48-6.53"
  wire width 32 input 2 \PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:5.39-5.48"
  wire width 2 input 1 \src_a_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242
    assign { } { }
    assign $0\alu_src_a[31:0] $1\alu_src_a[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:13.7-17.14"
    switch \src_a_sel
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\alu_src_a[31:0] \rs1_data
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\alu_src_a[31:0] \PC_DX
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\alu_src_a[31:0] 0
    end
    sync always
      update \alu_src_a $0\alu_src_a[31:0]
  end
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:4.1-58.10"
module \vscale_PC_mux

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  wire width 32 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $1\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $1\base[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $0\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $0\base[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:20.46-20.52"
  wire width 32 \offset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:19.46-19.50"
  wire width 32 \base

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:17.46-17.57"
  wire width 32 \jalr_offset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:16.46-16.56"
  wire width 32 \jal_offset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:15.46-15.51"
  wire width 32 \imm_b

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:12.46-12.52"
  wire width 32 output 8 \PC_PIF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:11.46-11.49"
  wire width 32 input 7 \epc

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:10.46-10.56"
  wire width 32 input 6 \handler_PC

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:9.46-9.51"
  wire width 32 input 5 \PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:8.46-8.51"
  wire width 32 input 4 \PC_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:7.46-7.54"
  wire width 32 input 3 \rs1_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:6.43-6.50"
  wire width 32 input 2 \inst_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:5.36-5.46"
  wire width 3 input 1 \PC_src_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
    connect \B \offset
    connect \A \base
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240
    assign { } { }
    assign { } { }
    assign $0\base[31:0] $1\base[31:0]
    assign $0\offset[31:0] $1\offset[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:23.7-52.14"
    switch \PC_src_sel
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \PC_DX
        assign $1\offset[31:0] \jal_offset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \rs1_data
        assign $1\offset[31:0] \jalr_offset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \PC_DX
        assign $1\offset[31:0] \imm_b
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \PC_IF
        assign $1\offset[31:0] 0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \handler_PC
        assign $1\offset[31:0] 0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 3'110
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \epc
        assign $1\offset[31:0] 0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:0.0-0.0"
      case 
        assign { } { }
        assign { } { }
        assign $1\base[31:0] \PC_IF
        assign $1\offset[31:0] 4
    end
    sync always
      update \base $0\base[31:0]
      update \offset $0\offset[31:0]
  end

  connect \imm_b { \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [7] \inst_DX [30:25] \inst_DX [11:8] 1'0 }
  connect \jal_offset { \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [19:12] \inst_DX [20] \inst_DX [30:21] 1'0 }
  connect \jalr_offset { \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31:21] 1'0 }
  connect \PC_PIF $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:3.1-38.10"
module \vscale_hasti_bridge

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  wire width 2 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:22.60-22.73"
  wire output 19 \core_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:21.60-21.73"
  wire output 18 \core_mem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:20.46-20.60"
  wire width 32 output 17 \core_mem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:19.46-19.68"
  wire width 32 input 16 \core_mem_wdata_delayed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:18.45-18.58"
  wire width 32 input 15 \core_mem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:17.44-17.57"
  wire width 3 input 14 \core_mem_size

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:16.60-16.72"
  wire input 13 \core_mem_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:15.60-15.71"
  wire input 12 \core_mem_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:14.44-14.49"
  wire input 11 \hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:13.60-13.66"
  wire input 10 \hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:12.46-12.52"
  wire width 32 input 9 \hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:11.46-11.52"
  wire width 32 output 8 \hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:10.43-10.49"
  wire width 2 output 7 \htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:9.44-9.49"
  wire width 4 output 6 \hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:8.60-8.69"
  wire output 5 \hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:7.43-7.49"
  wire width 3 output 4 \hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:6.44-6.49"
  wire width 3 output 3 \hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:5.60-5.66"
  wire output 2 \hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:4.45-4.50"
  wire width 32 output 1 \haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239_Y
    connect \B 1'1
    connect \A \hresp
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238_Y
    connect \A \hready
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237
    parameter \WIDTH 2
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237_Y
    connect \S \core_mem_en
    connect \B 2'10
    connect \A 2'00
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236_Y
    connect \B \core_mem_wen
    connect \A \core_mem_en
  end

  connect \haddr \core_mem_addr
  connect \hwrite $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236_Y
  connect \hsize \core_mem_size
  connect \hburst 3'000
  connect \hmastlock 1'0
  connect \hprot 4'0000
  connect \htrans $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237_Y
  connect \hwdata \core_mem_wdata_delayed
  connect \core_mem_rdata \hrdata
  connect \core_mem_wait $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238_Y
  connect \core_badmem_e $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:6.1-140.10"
module \vscale_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:61.52-61.65"
  wire \dmem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:60.38-60.48"
  wire width 32 \dmem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:59.38-59.56"
  wire width 32 \dmem_wdata_delayed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:58.37-58.46"
  wire width 32 \dmem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:57.36-57.45"
  wire width 3 \dmem_size

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:56.52-56.60"
  wire \dmem_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:55.52-55.59"
  wire \dmem_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:54.52-54.61"
  wire \dmem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:53.52-53.65"
  wire \imem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:52.38-52.48"
  wire width 32 \imem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:51.37-51.46"
  wire width 32 \imem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:50.52-50.61"
  wire \imem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:47.52-47.72"
  wire output 41 \htif_debug_stats_pcr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:46.52-46.70"
  wire input 40 \htif_ipi_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:45.52-45.71"
  wire input 39 \htif_ipi_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:44.52-44.71"
  wire output 38 \htif_ipi_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:43.52-43.69"
  wire output 37 \htif_ipi_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:42.52-42.70"
  wire output 36 \htif_ipi_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:41.52-41.70"
  wire input 35 \htif_ipi_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:40.39-40.57"
  wire width 64 output 34 \htif_pcr_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:39.52-39.71"
  wire input 33 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:38.52-38.71"
  wire output 32 \htif_pcr_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:37.39-37.56"
  wire width 64 input 31 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:36.39-36.56"
  wire width 12 input 30 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:35.52-35.67"
  wire input 29 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:34.52-34.70"
  wire output 28 \htif_pcr_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:33.52-33.70"
  wire input 27 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:32.52-32.59"
  wire input 26 \htif_id

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:31.52-31.62"
  wire input 25 \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:30.36-30.46"
  wire input 24 \dmem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:29.52-29.63"
  wire input 23 \dmem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:28.38-28.49"
  wire width 32 input 22 \dmem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:27.38-27.49"
  wire width 32 output 21 \dmem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:26.35-26.46"
  wire width 2 output 20 \dmem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:25.36-25.46"
  wire width 4 output 19 \dmem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:24.52-24.66"
  wire output 18 \dmem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:23.35-23.46"
  wire width 3 output 17 \dmem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:22.36-22.46"
  wire width 3 output 16 \dmem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:21.52-21.63"
  wire output 15 \dmem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:20.37-20.47"
  wire width 32 output 14 \dmem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:19.36-19.46"
  wire input 13 \imem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:18.52-18.63"
  wire input 12 \imem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:17.38-17.49"
  wire width 32 input 11 \imem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:16.38-16.49"
  wire width 32 output 10 \imem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:15.35-15.46"
  wire width 2 output 9 \imem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:14.36-14.46"
  wire width 4 output 8 \imem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:13.52-13.66"
  wire output 7 \imem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:12.35-12.46"
  wire width 3 output 6 \imem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:11.36-11.46"
  wire width 3 output 5 \imem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:10.52-10.63"
  wire output 4 \imem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:9.37-9.47"
  wire width 32 output 3 \imem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:8.38-8.45"
  wire width 2 input 2 \core_id

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:7.52-7.55"
  wire input 1 \clk

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:113.20-138.30"
  cell \vscale_pipeline \pipeline
    connect \htif_pcr_resp_data \htif_pcr_resp_data
    connect \htif_pcr_resp_ready \htif_pcr_resp_ready
    connect \htif_pcr_resp_valid \htif_pcr_resp_valid
    connect \htif_pcr_req_data \htif_pcr_req_data
    connect \htif_pcr_req_addr \htif_pcr_req_addr
    connect \htif_pcr_req_rw \htif_pcr_req_rw
    connect \htif_pcr_req_ready \htif_pcr_req_ready
    connect \htif_pcr_req_valid \htif_pcr_req_valid
    connect \htif_reset \htif_reset
    connect \dmem_badmem_e \dmem_badmem_e
    connect \dmem_rdata \dmem_rdata
    connect \dmem_wdata_delayed \dmem_wdata_delayed
    connect \dmem_addr \dmem_addr
    connect \dmem_size \dmem_size
    connect \dmem_wen \dmem_wen
    connect \dmem_en \dmem_en
    connect \dmem_wait \dmem_wait
    connect \imem_badmem_e \imem_badmem_e
    connect \imem_rdata \imem_rdata
    connect \imem_addr \imem_addr
    connect \imem_wait \imem_wait
    connect \reset \htif_reset
    connect \core_id \core_id
    connect \clk \clk
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:90.24-110.37"
  cell \vscale_hasti_bridge \dmem_bridge
    connect \core_badmem_e \dmem_badmem_e
    connect \core_mem_wait \dmem_wait
    connect \core_mem_rdata \dmem_rdata
    connect \core_mem_wdata_delayed \dmem_wdata_delayed
    connect \core_mem_addr \dmem_addr
    connect \core_mem_size \dmem_size
    connect \core_mem_wen \dmem_wen
    connect \core_mem_en \dmem_en
    connect \hresp \dmem_hresp
    connect \hready \dmem_hready
    connect \hrdata \dmem_hrdata
    connect \hwdata \dmem_hwdata
    connect \htrans \dmem_htrans
    connect \hprot \dmem_hprot
    connect \hmastlock \dmem_hmastlock
    connect \hburst \dmem_hburst
    connect \hsize \dmem_hsize
    connect \hwrite \dmem_hwrite
    connect \haddr \dmem_haddr
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:68.24-88.37"
  cell \vscale_hasti_bridge \imem_bridge
    connect \core_badmem_e \imem_badmem_e
    connect \core_mem_wait \imem_wait
    connect \core_mem_rdata \imem_rdata
    connect \core_mem_wdata_delayed 0
    connect \core_mem_addr \imem_addr
    connect \core_mem_size 3'010
    connect \core_mem_wen 1'0
    connect \core_mem_en 1'1
    connect \hresp \imem_hresp
    connect \hready \imem_hready
    connect \hrdata \imem_hrdata
    connect \hwdata \imem_hwdata
    connect \htrans \imem_htrans
    connect \hprot \imem_hprot
    connect \hmastlock \imem_hmastlock
    connect \hburst \imem_hburst
    connect \hsize \imem_hsize
    connect \hwrite \imem_hwrite
    connect \haddr \imem_haddr
  end

  connect \htif_ipi_req_valid 1'0
  connect \htif_ipi_req_data 1'0
  connect \htif_ipi_resp_ready 1'1
  connect \htif_debug_stats_pcr 1'0
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:3.1-38.10"
module \vscale_regfile

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  wire width 32 $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  wire $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  wire width 32 $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  wire $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  wire $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 5 $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:15.51-15.63"
  wire \wen_internal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:11.45-11.47"
  wire width 32 input 8 \wd

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:10.37-10.39"
  wire width 5 input 7 \wa

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:9.51-9.54"
  wire input 6 \wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:8.45-8.48"
  wire width 32 output 5 \rd2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:7.37-7.40"
  wire width 5 input 4 \ra2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:6.45-6.48"
  wire width 32 output 3 \rd1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:5.37-5.40"
  wire width 5 input 2 \ra1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:4.51-4.54"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:14.45-14.49"
  memory width 32 size 32 \data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
    connect \S $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
    connect \B $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \A 0
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  cell $memrd $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227
    parameter \TRANSPARENT 0
    parameter \CLK_POLARITY 0
    parameter \CLK_ENABLE 0
    parameter \WIDTH 32
    parameter \ABITS 5
    parameter \MEMID "\\data"
    connect \DATA $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \ADDR \ra2
    connect \EN 1'x
    connect \CLK 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  cell $reduce_or $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
    connect \A \ra2
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
    connect \S $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
    connect \B $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \A 0
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  cell $memrd $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224
    parameter \TRANSPARENT 0
    parameter \CLK_POLARITY 0
    parameter \CLK_ENABLE 0
    parameter \WIDTH 32
    parameter \ABITS 5
    parameter \MEMID "\\data"
    connect \DATA $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \ADDR \ra1
    connect \EN 1'x
    connect \CLK 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  cell $reduce_or $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
    connect \A \ra1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
    connect \B $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
    connect \A \wen
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  cell $reduce_or $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
    connect \A \wa
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233
    assign $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234
    assign $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:24.7-26.10"
    switch \wen_internal
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:24.11-24.23"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 \wa
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 \wd
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 32'11111111111111111111111111111111
      case 
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 5'x
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 32'x
        assign $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0
    end
    sync posedge \clk
      update $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230
      update $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231
      update $memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25.10-25.24"
      memwr \data $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0'x
  end

  connect \wen_internal $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
  connect \rd1 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
  connect \rd2 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
end

attribute \dynports 1
attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:5.1-120.10"
module \vscale_mul_div

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  wire width 64 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  wire width 64 $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  wire width 64 $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  wire width 64 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  wire width 64 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  wire width 64 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  wire width 32 $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  wire $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  wire $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  wire width 64 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $0\result[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 5 $0\counter[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $0\b[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $0\a[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire $0\negate_output[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $0\out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $0\op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $1\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $0\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  wire width 2 $0\state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  wire width 32 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  wire width 64 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  wire width 64 $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  wire width 64 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  wire $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data

  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:44.47-44.59"
  wire width 32 \final_result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:43.40-43.60"
  wire width 64 \result_muxed_negated

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:42.40-42.52"
  wire width 64 \result_muxed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:41.53-41.58"
  wire \a_geq

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:39.53-39.62"
  wire \sign_in_2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:38.47-38.55"
  wire width 32 \abs_in_2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:37.53-37.62"
  wire \sign_in_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:36.47-36.55"
  wire width 32 \abs_in_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:34.40-34.46"
  wire width 64 \result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:33.41-33.48"
  wire width 5 \counter

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:32.40-32.41"
  wire width 64 \b

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:31.40-31.41"
  wire width 64 \a

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:30.53-30.66"
  wire \negate_output

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:29.37-29.44"
  wire width 2 \out_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:28.42-28.44"
  wire width 2 \op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:27.53-27.63"
  wire width 2 \next_state

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:26.53-26.58"
  wire width 2 \state

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:17.47-17.58"
  wire width 32 output 12 \resp_result

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:16.53-16.63"
  wire output 11 \resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:15.47-15.55"
  wire width 32 input 10 \req_in_2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:14.47-14.55"
  wire width 32 input 9 \req_in_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:13.37-13.48"
  wire width 2 input 8 \req_out_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:12.42-12.48"
  wire width 2 input 7 \req_op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:11.53-11.68"
  wire input 6 \req_in_2_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:10.53-10.68"
  wire input 5 \req_in_1_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:9.53-9.62"
  wire output 4 \req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:8.53-8.62"
  wire input 3 \req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:7.53-7.58"
  wire input 2 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:6.53-6.56"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    connect \S $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
    connect \B $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
    connect \A \req_in_2
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
    connect \A \req_in_2
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
    connect \B \req_in_2_signed
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
    connect \B 1'1
    connect \A \req_in_2 [31]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    connect \S $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
    connect \B $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
    connect \A \req_in_1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
    connect \A \req_in_1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
    connect \B \req_in_1_signed
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
    connect \B 1'1
    connect \A \req_in_1 [31]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
    connect \B \result
    connect \A $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  cell $shl $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 5
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
    connect \B \counter
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000001
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  cell $sub $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
    connect \B \b
    connect \A \a
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  cell $shr $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
    connect \B 1
    connect \A \b
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
    connect \B \b
    connect \A \result
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  cell $shiftx $shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
    connect \B \counter
    connect \A \a
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
    connect \B 2'00
    connect \A \op
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  cell $shr $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
    connect \B 1
    connect \A \b
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  cell $sub $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y
    connect \B 1
    connect \A \counter
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192
    parameter \WIDTH 1
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
    connect \B \sign_in_1
    connect \A $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  cell $xor $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
    connect \B \sign_in_2
    connect \A \sign_in_1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
    connect \B 2'10
    connect \A \op
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  cell $shr $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 32
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
    connect \B 1
    connect \A { \abs_in_2 32'00000000000000000000000000000000 }
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
    connect \B 2
    connect \A 1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
    connect \B 0
    connect \A \counter
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y
    connect \S \req_valid
    connect \B 1
    connect \A 0
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
    connect \B \result_muxed_negated [63:32]
    connect \A \result_muxed_negated [31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
    connect \B 2'01
    connect \A \out_sel
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180
    parameter \WIDTH 64
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
    connect \S \negate_output
    connect \B $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
    connect \A \result_muxed
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  cell $neg $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179
    parameter \Y_WIDTH 64
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
    connect \A \result_muxed
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178
    parameter \WIDTH 64
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
    connect \B \a
    connect \A \result
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
    connect \B 2'10
    connect \A \out_sel
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  cell $ge $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
    connect \B \b
    connect \A \a
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
    connect \B \req_in_2 [31]
    connect \A \req_in_2_signed
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
    connect \B \req_in_1 [31]
    connect \A \req_in_1_signed
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
    connect \B 3
    connect \A \state
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
    connect \B 0
    connect \A \state
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214 \req_in_2
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215 \req_in_2_signed
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    sync always
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result 32'x
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data 32'x
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205 \req_in_1
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206 \req_in_1_signed
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    assign $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    sync always
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result $0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result 32'x
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data 32'x
      update \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188
    assign $0\op[1:0] \op
    assign $0\out_sel[1:0] \out_sel
    assign $0\negate_output[0:0] \negate_output
    assign $0\a[63:0] \a
    assign $0\b[63:0] \b
    assign $0\counter[4:0] \counter
    assign $0\result[63:0] \result
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:87.7-117.14"
    switch { 30'000000000000000000000000000000 \state }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 0
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:89.12-97.15"
        switch \req_valid
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:89.16-89.25"
          case 1'1
            assign $0\result[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
            assign $0\a[63:0] { 32'00000000000000000000000000000000 \abs_in_1 }
            assign $0\b[63:0] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
            assign $0\negate_output[0:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
            assign $0\out_sel[1:0] \req_out_sel
            assign $0\op[1:0] \req_op
            assign $0\counter[4:0] 5'11111
          case 
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 1
        assign $0\counter[4:0] $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y [4:0]
        assign $0\b[63:0] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.12-112.15"
        switch $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:103.15-105.18"
            switch $shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:103.19-103.29"
              case 1'1
                assign $0\result[63:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
              case 
            end
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:106.16-106.20"
          case 
            assign $0\b[63:0] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:108.15-111.18"
            switch \a_geq
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:108.19-108.24"
              case 1'1
                assign $0\a[63:0] $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
                assign $0\result[63:0] $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
              case 
            end
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 2
        assign $0\result[63:0] { 32'00000000000000000000000000000000 \final_result }
      case 
    end
    sync posedge \clk
      update \op $0\op[1:0]
      update \out_sel $0\out_sel[1:0]
      update \negate_output $0\negate_output[0:0]
      update \a $0\a[63:0]
      update \b $0\b[63:0]
      update \counter $0\counter[4:0]
      update \result $0\result[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184
    assign { } { }
    assign $0\next_state[1:0] $1\next_state[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:77.7-83.14"
    switch { 30'000000000000000000000000000000 \state }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 0
        assign { } { }
        assign $1\next_state[1:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y [1:0]
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 1
        assign { } { }
        assign $1\next_state[1:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y [1:0]
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 2
        assign { } { }
        assign $1\next_state[1:0] 2'11
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 3
        assign { } { }
        assign $1\next_state[1:0] 2'00
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\next_state[1:0] 2'00
    end
    sync always
      update \next_state $0\next_state[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183
    assign $0\state[1:0] \state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:69.7-73.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:69.11-69.16"
      case 1'1
        assign $0\state[1:0] 2'00
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:71.11-71.15"
      case 
        assign $0\state[1:0] \next_state
    end
    sync posedge \clk
      update \state $0\state[1:0]
  end

  connect \req_ready $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
  connect \resp_valid $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
  connect \resp_result \result [31:0]
  connect \abs_in_1 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result
  connect \sign_in_1 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
  connect \abs_in_2 \abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result
  connect \sign_in_2 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
  connect \a_geq $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
  connect \result_muxed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
  connect \result_muxed_negated $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
  connect \final_result $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:7.1-492.10"
module \vscale_ctrl

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  wire $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  wire $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $2\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $1\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $0\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  wire $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  wire $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\uses_md_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\prev_killed_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\dmem_en_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\store_in_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 4 $0\prev_ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\had_ex_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $0\wr_reg_unkilled_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 2 $0\wb_src_sel_WB[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 5 $0\reg_to_wr_WB[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $6\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $5\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $4\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $3\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $2\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $1\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $0\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $1\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $0\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $1\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $1\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $1\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $1\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $0\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $0\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $0\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $0\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  wire width 4 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  wire width 4 $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  wire width 32 signed $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $5\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $10\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $4\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $4\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $4\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $9\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $3\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $3\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $3\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $8\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $7\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $2\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  wire $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $2\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $3\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $6\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $5\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $4\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  wire $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $3\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $2\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $2\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $1\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $1\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $1\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $1\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $1\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $1\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $1\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $0\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $0\csr_imm_sel[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $0\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $0\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $0\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $0\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $0\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  wire width 32 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $5\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $4\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $3\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $2\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $1\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $0\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $0\prev_killed_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $0\had_ex_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  wire $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  wire $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  wire $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  wire $0\replay_IF[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:122.55-122.69"
  wire \raw_on_busy_md

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:121.55-121.62"
  wire \raw_rs2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:120.55-120.62"
  wire \raw_rs1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:119.55-119.63"
  wire \uses_rs2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:118.55-118.63"
  wire \uses_rs1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:117.55-117.63"
  wire \load_use

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:114.55-114.65"
  wire \load_in_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:113.55-113.64"
  wire \killed_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:112.55-112.64"
  wire \exception

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:111.55-111.76"
  wire \dmem_access_exception

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:110.44-110.54"
  wire width 4 \ex_code_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:109.55-109.60"
  wire \ex_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:106.55-106.65"
  wire \uses_md_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:105.55-105.69"
  wire \prev_killed_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:104.55-104.65"
  wire \dmem_en_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:103.55-103.66"
  wire \store_in_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:102.44-102.59"
  wire width 4 \prev_ex_code_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:101.55-101.64"
  wire \had_ex_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:100.55-100.73"
  wire \wr_reg_unkilled_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:97.55-97.62"
  wire \uses_md

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:96.55-96.71"
  wire \uses_md_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:95.55-95.64"
  wire \killed_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:94.44-94.54"
  wire width 4 \ex_code_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:93.55-93.60"
  wire \ex_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:92.55-92.64"
  wire \new_ex_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:91.39-91.52"
  wire width 2 \wb_src_sel_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:90.55-90.64"
  wire \wr_reg_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:89.55-89.73"
  wire \wr_reg_unkilled_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:88.55-88.63"
  wire \redirect

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:87.55-87.59"
  wire \jalr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:86.55-86.68"
  wire \jalr_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:85.55-85.58"
  wire \jal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:84.55-84.67"
  wire \jal_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:83.55-83.72"
  wire \dmem_wen_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:82.55-82.71"
  wire \dmem_en_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:81.55-81.67"
  wire \branch_taken

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:80.55-80.76"
  wire \branch_taken_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:79.43-79.55"
  wire width 4 \alu_op_arith

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:78.43-78.53"
  wire width 4 \srl_or_sra

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:77.43-77.53"
  wire width 4 \add_or_sub

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:76.55-76.62"
  wire \fence_i

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:75.55-75.68"
  wire \eret_unkilled

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:74.55-74.60"
  wire \ecall

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:73.55-73.61"
  wire \ebreak

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:72.55-72.74"
  wire \illegal_instruction

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:71.41-71.53"
  wire width 5 \reg_to_wr_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:70.41-70.49"
  wire width 5 \rs2_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:69.41-69.49"
  wire width 5 \rs1_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:68.55-68.61"
  wire width 3 \funct3

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:67.55-67.62"
  wire width 12 \funct12

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:66.55-66.61"
  wire width 7 \funct7

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:65.55-65.61"
  wire width 7 \opcode

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:62.55-62.69"
  wire \prev_killed_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:61.55-61.64"
  wire \had_ex_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:58.55-58.60"
  wire \ex_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:55.55-55.64"
  wire \replay_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:51.55-51.61"
  wire input 44 \halted

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:50.55-50.64"
  wire output 43 \retire_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:49.44-49.61"
  wire width 4 output 42 \exception_code_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:48.55-48.67"
  wire output 41 \exception_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:47.55-47.62"
  wire output 40 \kill_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:46.55-46.63"
  wire output 39 \stall_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:45.55-45.62"
  wire output 38 \kill_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:44.55-44.63"
  wire output 37 \stall_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:43.55-43.62"
  wire output 36 \kill_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:42.55-42.63"
  wire output 35 \stall_IF

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:41.39-41.52"
  wire width 2 output 34 \wb_src_sel_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:40.41-40.53"
  wire width 5 output 33 \reg_to_wr_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:39.55-39.64"
  wire output 32 \wr_reg_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:38.55-38.73"
  wire input 31 \illegal_csr_access

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:37.55-37.66"
  wire output 30 \csr_imm_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:36.42-36.49"
  wire width 3 output 29 \csr_cmd

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:35.55-35.59"
  wire output 28 \eret

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:34.55-34.68"
  wire input 27 \md_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:33.39-33.53"
  wire width 2 output 26 \md_req_out_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:32.44-32.53"
  wire width 2 output 25 \md_req_op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:31.55-31.73"
  wire output 24 \md_req_in_2_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:30.55-30.73"
  wire output 23 \md_req_in_1_signed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:29.55-29.67"
  wire input 22 \md_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:28.55-28.67"
  wire output 21 \md_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:27.41-27.50"
  wire width 3 output 20 \dmem_type

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:26.55-26.64"
  wire width 3 output 19 \dmem_size

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:25.55-25.63"
  wire output 18 \dmem_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:24.55-24.62"
  wire output 17 \dmem_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:23.43-23.49"
  wire width 4 output 16 \alu_op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:22.40-22.49"
  wire width 2 output 15 \src_b_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:21.40-21.49"
  wire width 2 output 14 \src_a_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:20.55-20.65"
  wire output 13 \bypass_rs2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:19.55-19.65"
  wire output 12 \bypass_rs1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:18.41-18.49"
  wire width 2 output 11 \imm_type

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:17.39-17.49"
  wire width 3 output 10 \PC_src_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:16.46-16.49"
  wire width 2 input 9 \prv

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:15.55-15.63"
  wire input 8 \cmp_true

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:14.55-14.68"
  wire input 7 \dmem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:13.55-13.64"
  wire input 6 \dmem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:12.55-12.68"
  wire input 5 \imem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:11.55-11.64"
  wire input 4 \imem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:10.46-10.53"
  wire width 32 input 3 \inst_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:9.55-9.60"
  wire input 2 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:8.55-8.58"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
    connect \B $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
    connect \A \load_in_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
    connect \B \raw_rs2
    connect \A \raw_rs1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
    connect \A \md_resp_valid
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
    connect \B $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
    connect \A \uses_md_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
    connect \B \raw_rs2
    connect \A \raw_rs1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
    connect \B \raw_rs2
    connect \A $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
    connect \A \load_in_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
    connect \B \uses_rs2
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
    connect \B $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  cell $ne $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
    connect \B 0
    connect \A \rs2_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
    connect \A \wr_reg_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
    connect \B \reg_to_wr_WB
    connect \A \rs2_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
    connect \B \raw_rs1
    connect \A $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
    connect \A \load_in_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
    connect \B \uses_rs1
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
    connect \B $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  cell $ne $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
    connect \A \wr_reg_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
    connect \B \reg_to_wr_WB
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
    connect \A \dmem_en_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
    connect \A \store_in_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
    connect \B \killed_WB
    connect \A \kill_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
    connect \A \wr_reg_unkilled_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
    connect \A \kill_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y
    connect \S \wr_reg_unkilled_WB
    connect \B 4
    connect \A 6
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
    connect \A \had_ex_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
    connect \B \kill_WB
    connect \A \prev_killed_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
    connect \B \dmem_access_exception
    connect \A \had_ex_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
    connect \A \dmem_badmem_e
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
    connect \A \uses_md_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
    connect \A \md_resp_valid
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
    connect \B \ex_WB
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
    connect \B $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
    connect \A \reset
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
    connect \B $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
    connect \B \halted
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
    connect \A \replay_IF
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
    connect \A \stall_IF
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
    connect \A \imem_wait
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
    connect \B \eret
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
    connect \B \jalr
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
    connect \B \jal
    connect \A \branch_taken
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
    connect \A \uses_md_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
    connect \A \wr_reg_unkilled_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
    connect \A \dmem_wen_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
    connect \A \dmem_en_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
    connect \A \eret_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
    connect \A \jalr_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
    connect \A \jal_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
    connect \A \branch_taken_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
    connect \A \kill_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100
    parameter \WIDTH 4
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
    connect \S \funct7 [5]
    connect \B 4'1011
    connect \A 4'0101
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99
    parameter \WIDTH 4
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
    connect \S $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
    connect \B 4'1010
    connect \A 4'0000
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
    connect \B \funct7 [5]
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
    connect \B 7'0110011
    connect \A \opcode
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
    connect \B 4
    connect \A 7
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
    connect \B 4
    connect \A 6
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
    connect \B 4
    connect \A 5
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
    connect \B 4
    connect \A 7
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
    connect \B 4
    connect \A 6
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  cell $mux $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86
    parameter \WIDTH 32
    connect \Y $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y
    connect \S $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
    connect \B 4
    connect \A 5
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
    connect \B 0
    connect \A \prv
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
    connect \B 0
    connect \A \reg_to_wr_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  cell $ne $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
    connect \B 0
    connect \A \funct3
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
    connect \B 7'0000001
    connect \A \funct7
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
    connect \B 0
    connect \A \reg_to_wr_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
    connect \B 0
    connect \A \inst_DX [31:20]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
    connect \B 0
    connect \A \reg_to_wr_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
    connect \B 0
    connect \A \rs1_addr
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
    connect \B 0
    connect \A \inst_DX [31:28]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  cell $ne $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
    connect \B 0
    connect \A \funct3
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
    connect \B 3'000
    connect \A \dmem_size
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
    connect \B $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
    connect \A $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
    connect \B 3'010
    connect \A \dmem_size
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
    connect \B 3'001
    connect \A \dmem_size
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 2
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y
    connect \B \prv
    connect \A 8
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
    connect \B \kill_DX
    connect \A \prev_killed_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
    connect \A \had_ex_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
    connect \A \new_ex_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
    connect \B \illegal_csr_access
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
    connect \B \illegal_instruction
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
    connect \B \ecall
    connect \A \ebreak
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
    connect \B \dmem_wait
    connect \A \dmem_en_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
    connect \A \uses_md_unkilled
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
    connect \A \md_req_ready
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
    connect \B \store_in_WB
    connect \A \fence_i
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
    connect \B \raw_on_busy_md
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
    connect \B \load_use
    connect \A \stall_WB
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
    connect \B \ex_WB
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
    connect \B \ex_DX
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
    connect \A \stall_DX
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
    connect \A \replay_IF
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
    connect \A \redirect
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
    connect \A \imem_badmem_e
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
    connect \A \imem_wait
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
    connect \A \exception
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
    connect \B \stall_DX
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
    connect \B $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
    connect \A \imem_wait
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  cell $logic_not $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
    connect \A \redirect
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
    connect \B \replay_IF
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
    connect \B \redirect
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
    connect \B \ex_WB
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
    connect \B \ex_DX
    connect \A $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
    connect \B \ex_IF
    connect \A \stall_IF
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  cell $logic_or $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
    connect \B $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
    connect \A $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
    connect \B \store_in_WB
    connect \A \fence_i
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  cell $logic_and $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
    connect \B \imem_wait
    connect \A \redirect
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139
    assign { } { }
    assign { } { }
    assign $0\ex_code_WB[3:0] $1\ex_code_WB[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.7-469.10"
    switch $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
      case 1'1
        assign { } { }
        assign $1\ex_code_WB[3:0] $2\ex_code_WB[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:464.10-468.13"
        switch \dmem_access_exception
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:464.14-464.35"
          case 1'1
            assign { } { }
            assign $2\ex_code_WB[3:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [3:0]
          case 
            assign $2\ex_code_WB[3:0] \prev_ex_code_WB
        end
      case 
        assign $1\ex_code_WB[3:0] \prev_ex_code_WB
    end
    sync always
      update \ex_code_WB $0\ex_code_WB[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127
    assign $0\reg_to_wr_WB[4:0] \reg_to_wr_WB
    assign $0\wb_src_sel_WB[1:0] \wb_src_sel_WB
    assign $0\wr_reg_unkilled_WB[0:0] \wr_reg_unkilled_WB
    assign $0\had_ex_WB[0:0] \had_ex_WB
    assign $0\prev_ex_code_WB[3:0] \prev_ex_code_WB
    assign $0\store_in_WB[0:0] \store_in_WB
    assign $0\dmem_en_WB[0:0] \dmem_en_WB
    assign $0\prev_killed_WB[0:0] \prev_killed_WB
    assign $0\uses_md_WB[0:0] \uses_md_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.7-444.10"
    switch $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
      case 1'1
        assign $0\prev_killed_WB[0:0] 1'0
        assign $0\had_ex_WB[0:0] 1'0
        assign $0\wr_reg_unkilled_WB[0:0] 1'0
        assign $0\store_in_WB[0:0] 1'0
        assign $0\dmem_en_WB[0:0] 1'0
        assign $0\uses_md_WB[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.11-434.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.16-444.10"
        switch $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
          case 1'1
            assign $0\prev_killed_WB[0:0] \killed_DX
            assign $0\had_ex_WB[0:0] \ex_DX
            assign $0\wr_reg_unkilled_WB[0:0] \wr_reg_DX
            assign $0\wb_src_sel_WB[1:0] \wb_src_sel_DX
            assign $0\prev_ex_code_WB[3:0] \ex_code_DX
            assign $0\reg_to_wr_WB[4:0] \reg_to_wr_DX
            assign $0\store_in_WB[0:0] \dmem_wen
            assign $0\dmem_en_WB[0:0] \dmem_en
            assign $0\uses_md_WB[0:0] \uses_md
          case 
        end
    end
    sync posedge \clk
      update \reg_to_wr_WB $0\reg_to_wr_WB[4:0]
      update \wb_src_sel_WB $0\wb_src_sel_WB[1:0]
      update \wr_reg_unkilled_WB $0\wr_reg_unkilled_WB[0:0]
      update \had_ex_WB $0\had_ex_WB[0:0]
      update \prev_ex_code_WB $0\prev_ex_code_WB[3:0]
      update \store_in_WB $0\store_in_WB[0:0]
      update \dmem_en_WB $0\dmem_en_WB[0:0]
      update \prev_killed_WB $0\prev_killed_WB[0:0]
      update \uses_md_WB $0\uses_md_WB[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122
    assign { } { }
    assign $0\PC_src_sel[2:0] $1\PC_src_sel[2:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:407.7-421.10"
    switch \exception
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:407.11-407.20"
      case 1'1
        assign { } { }
        assign $1\PC_src_sel[2:0] 3'101
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.11-409.15"
      case 
        assign { } { }
        assign $1\PC_src_sel[2:0] $2\PC_src_sel[2:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.16-421.10"
        switch $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
          case 1'1
            assign { } { }
            assign $2\PC_src_sel[2:0] 3'100
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:411.11-411.15"
          case 
            assign { } { }
            assign $2\PC_src_sel[2:0] $3\PC_src_sel[2:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:411.16-421.10"
            switch \eret
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:411.20-411.24"
              case 1'1
                assign { } { }
                assign $3\PC_src_sel[2:0] 3'110
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:413.11-413.15"
              case 
                assign { } { }
                assign $3\PC_src_sel[2:0] $4\PC_src_sel[2:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:413.16-421.10"
                switch \branch_taken
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:413.20-413.32"
                  case 1'1
                    assign { } { }
                    assign $4\PC_src_sel[2:0] 3'001
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:415.11-415.15"
                  case 
                    assign { } { }
                    assign $4\PC_src_sel[2:0] $5\PC_src_sel[2:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:415.16-421.10"
                    switch \jal
                      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:415.20-415.23"
                      case 1'1
                        assign { } { }
                        assign $5\PC_src_sel[2:0] 3'010
                      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:417.11-417.15"
                      case 
                        assign { } { }
                        assign $5\PC_src_sel[2:0] $6\PC_src_sel[2:0]
                        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:417.16-421.10"
                        switch \jalr
                          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:417.20-417.24"
                          case 1'1
                            assign { } { }
                            assign $6\PC_src_sel[2:0] 3'011
                          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:419.11-419.15"
                          case 
                            assign { } { }
                            assign $6\PC_src_sel[2:0] 3'000
                        end
                    end
                end
            end
        end
    end
    sync always
      update \PC_src_sel $0\PC_src_sel[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102
    assign { } { }
    assign $0\alu_op_arith[3:0] $1\alu_op_arith[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:382.7-392.14"
    switch { 29'00000000000000000000000000000 \funct3 }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 0
        assign { } { }
        assign $1\alu_op_arith[3:0] \add_or_sub
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 1
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'0001
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 2
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'1100
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'1110
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 4
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'0100
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 5
        assign { } { }
        assign $1\alu_op_arith[3:0] \srl_or_sra
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 6
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'0110
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'0111
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\alu_op_arith[3:0] 4'0000
    end
    sync always
      update \alu_op_arith $0\alu_op_arith[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\md_req_in_1_signed[0:0] $1\md_req_in_1_signed[0:0]
    assign $0\md_req_in_2_signed[0:0] $1\md_req_in_2_signed[0:0]
    assign $0\md_req_op[1:0] $1\md_req_op[1:0]
    assign $0\md_req_out_sel[1:0] $1\md_req_out_sel[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:345.7-378.14"
    switch \funct3
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'000
        assign $1\md_req_in_1_signed[0:0] 1'0
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign $1\md_req_op[1:0] 2'00
        assign $1\md_req_out_sel[1:0] 2'00
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign { } { }
        assign $1\md_req_op[1:0] 2'00
        assign { } { }
        assign $1\md_req_in_1_signed[0:0] 1'1
        assign $1\md_req_in_2_signed[0:0] 1'1
        assign $1\md_req_out_sel[1:0] 2'01
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign $1\md_req_op[1:0] 2'00
        assign { } { }
        assign $1\md_req_in_1_signed[0:0] 1'1
        assign $1\md_req_out_sel[1:0] 2'01
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'011
        assign $1\md_req_in_1_signed[0:0] 1'0
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign $1\md_req_op[1:0] 2'00
        assign { } { }
        assign $1\md_req_out_sel[1:0] 2'01
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\md_req_out_sel[1:0] 2'00
        assign $1\md_req_op[1:0] 2'01
        assign $1\md_req_in_1_signed[0:0] 1'1
        assign $1\md_req_in_2_signed[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'101
        assign $1\md_req_in_1_signed[0:0] 1'0
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign $1\md_req_out_sel[1:0] 2'00
        assign $1\md_req_op[1:0] 2'01
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'110
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\md_req_op[1:0] 2'10
        assign $1\md_req_in_1_signed[0:0] 1'1
        assign $1\md_req_in_2_signed[0:0] 1'1
        assign $1\md_req_out_sel[1:0] 2'10
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 3'111
        assign $1\md_req_in_1_signed[0:0] 1'0
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\md_req_op[1:0] 2'10
        assign $1\md_req_out_sel[1:0] 2'10
      case 
        assign $1\md_req_in_1_signed[0:0] 1'0
        assign $1\md_req_in_2_signed[0:0] 1'0
        assign $1\md_req_op[1:0] 2'00
        assign $1\md_req_out_sel[1:0] 2'00
    end
    sync always
      update \md_req_in_1_signed $0\md_req_in_1_signed[0:0]
      update \md_req_in_2_signed $0\md_req_in_2_signed[0:0]
      update \md_req_op $0\md_req_op[1:0]
      update \md_req_out_sel $0\md_req_out_sel[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\csr_imm_sel[0:0] \funct3 [2]
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\imm_type[1:0] $1\imm_type[1:0]
    assign $0\src_a_sel[1:0] $1\src_a_sel[1:0]
    assign $0\src_b_sel[1:0] $1\src_b_sel[1:0]
    assign $0\alu_op[3:0] $1\alu_op[3:0]
    assign $0\csr_cmd[2:0] $1\csr_cmd[2:0]
    assign $0\illegal_instruction[0:0] $1\illegal_instruction[0:0]
    assign $0\ebreak[0:0] $1\ebreak[0:0]
    assign $0\ecall[0:0] $1\ecall[0:0]
    assign $0\eret_unkilled[0:0] $1\eret_unkilled[0:0]
    assign $0\fence_i[0:0] $1\fence_i[0:0]
    assign $0\branch_taken_unkilled[0:0] $1\branch_taken_unkilled[0:0]
    assign $0\dmem_en_unkilled[0:0] $1\dmem_en_unkilled[0:0]
    assign $0\dmem_wen_unkilled[0:0] $1\dmem_wen_unkilled[0:0]
    assign $0\jal_unkilled[0:0] $1\jal_unkilled[0:0]
    assign $0\jalr_unkilled[0:0] $1\jalr_unkilled[0:0]
    assign $0\wr_reg_unkilled_DX[0:0] $1\wr_reg_unkilled_DX[0:0]
    assign $0\wb_src_sel_DX[1:0] $1\wb_src_sel_DX[1:0]
    assign $0\uses_md_unkilled[0:0] $1\uses_md_unkilled[0:0]
    assign $0\uses_rs1[0:0] $1\uses_rs1[0:0]
    assign $0\uses_rs2[0:0] $1\uses_rs2[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:216.7-332.14"
    switch \opcode
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0000011
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'1
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
        assign $1\wb_src_sel_DX[1:0] 2'01
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0100011
        assign { } { }
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign $1\wr_reg_unkilled_DX[0:0] 1'0
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $1\uses_rs2[0:0] 1'1
        assign $1\imm_type[1:0] 2'01
        assign $1\dmem_en_unkilled[0:0] 1'1
        assign $1\dmem_wen_unkilled[0:0] 1'1
        assign $1\illegal_instruction[0:0] $2\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.12-228.42"
        switch $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
          case 1'1
            assign { } { }
            assign $2\illegal_instruction[0:0] 1'1
          case 
            assign $2\illegal_instruction[0:0] 1'0
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'1100011
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign { } { }
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign $1\wr_reg_unkilled_DX[0:0] 1'0
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $1\uses_rs2[0:0] 1'1
        assign $1\branch_taken_unkilled[0:0] \cmp_true
        assign $1\src_b_sel[1:0] 2'00
        assign $1\alu_op[3:0] $2\alu_op[3:0]
        assign $1\illegal_instruction[0:0] $3\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:234.12-242.19"
        switch { 29'00000000000000000000000000000 \funct3 }
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 0
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1000
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 1
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1001
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 4
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1100
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 6
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1110
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 5
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1101
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 7
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'0
            assign $2\alu_op[3:0] 4'1111
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 
            assign $2\alu_op[3:0] 4'0000
            assign { } { }
            assign $3\illegal_instruction[0:0] 1'1
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'1101111
        assign $1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign { } { }
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $1\uses_rs2[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'1
        assign $1\uses_rs1[0:0] 1'0
        assign $1\src_a_sel[1:0] 2'01
        assign $1\src_b_sel[1:0] 2'10
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'1100111
        assign $1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\illegal_instruction[0:0] $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
        assign $1\jalr_unkilled[0:0] 1'1
        assign $1\src_a_sel[1:0] 2'01
        assign $1\src_b_sel[1:0] 2'10
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0001111
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign { } { }
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign $1\wr_reg_unkilled_DX[0:0] 1'0
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\illegal_instruction[0:0] $4\illegal_instruction[0:0]
        assign $1\fence_i[0:0] $2\fence_i[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:259.12-273.19"
        switch { 29'00000000000000000000000000000 \funct3 }
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 0
            assign { } { }
            assign $2\fence_i[0:0] 1'0
            assign $4\illegal_instruction[0:0] $5\illegal_instruction[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.17-264.46"
            switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
              case 1'1
                assign $5\illegal_instruction[0:0] 1'0
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:263.17-263.21"
              case 
                assign { } { }
                assign $5\illegal_instruction[0:0] 1'1
            end
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 1
            assign { } { }
            assign { } { }
            assign $4\illegal_instruction[0:0] $6\illegal_instruction[0:0]
            assign $2\fence_i[0:0] $3\fence_i[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.17-270.46"
            switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
              case 1'1
                assign $6\illegal_instruction[0:0] 1'0
                assign { } { }
                assign $3\fence_i[0:0] 1'1
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:269.17-269.21"
              case 
                assign { } { }
                assign $3\fence_i[0:0] 1'0
                assign $6\illegal_instruction[0:0] 1'1
            end
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 
            assign { } { }
            assign $2\fence_i[0:0] 1'0
            assign $4\illegal_instruction[0:0] 1'1
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0010011
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign { } { }
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\alu_op[3:0] \alu_op_arith
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0110011
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $1\uses_rs2[0:0] 1'1
        assign $1\src_b_sel[1:0] 2'00
        assign $1\alu_op[3:0] \alu_op_arith
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
        assign $1\wb_src_sel_DX[1:0] $2\wb_src_sel_DX[1:0]
        assign $1\uses_md_unkilled[0:0] $2\uses_md_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.12-287.15"
        switch $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
          case 1'1
            assign { } { }
            assign { } { }
            assign $2\uses_md_unkilled[0:0] 1'1
            assign $2\wb_src_sel_DX[1:0] 2'11
          case 
            assign $2\wb_src_sel_DX[1:0] 2'00
            assign $2\uses_md_unkilled[0:0] 1'0
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'1110011
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\wb_src_sel_DX[1:0] 2'10
        assign $1\wr_reg_unkilled_DX[0:0] $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
        assign $1\csr_cmd[2:0] $2\csr_cmd[2:0]
        assign $1\illegal_instruction[0:0] $7\illegal_instruction[0:0]
        assign $1\ebreak[0:0] $2\ebreak[0:0]
        assign $1\ecall[0:0] $2\ecall[0:0]
        assign $1\eret_unkilled[0:0] $2\eret_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:292.12-315.19"
        switch { 29'00000000000000000000000000000 \funct3 }
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 0
            assign $2\csr_cmd[2:0] 3'000
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $7\illegal_instruction[0:0] $8\illegal_instruction[0:0]
            assign $2\ebreak[0:0] $3\ebreak[0:0]
            assign $2\ecall[0:0] $3\ecall[0:0]
            assign $2\eret_unkilled[0:0] $3\eret_unkilled[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.17-306.20"
            switch $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $8\illegal_instruction[0:0] $9\illegal_instruction[0:0]
                assign $3\ebreak[0:0] $4\ebreak[0:0]
                assign $3\ecall[0:0] $4\ecall[0:0]
                assign $3\eret_unkilled[0:0] $4\eret_unkilled[0:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:295.20-305.27"
                switch \funct12
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
                  case 12'000000000000
                    assign $9\illegal_instruction[0:0] 1'0
                    assign $4\ebreak[0:0] 1'0
                    assign { } { }
                    assign $4\eret_unkilled[0:0] 1'0
                    assign $4\ecall[0:0] 1'1
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
                  case 12'000000000001
                    assign $9\illegal_instruction[0:0] 1'0
                    assign { } { }
                    assign $4\ecall[0:0] 1'0
                    assign $4\eret_unkilled[0:0] 1'0
                    assign $4\ebreak[0:0] 1'1
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
                  case 12'000100000000
                    assign { } { }
                    assign $4\ebreak[0:0] 1'0
                    assign $4\ecall[0:0] 1'0
                    assign { } { }
                    assign $9\illegal_instruction[0:0] $10\illegal_instruction[0:0]
                    assign $4\eret_unkilled[0:0] $5\eret_unkilled[0:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.25-302.48"
                    switch $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
                      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
                      case 1'1
                        assign { } { }
                        assign $5\eret_unkilled[0:0] 1'0
                        assign $10\illegal_instruction[0:0] 1'1
                      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:301.25-301.29"
                      case 
                        assign $10\illegal_instruction[0:0] 1'0
                        assign { } { }
                        assign $5\eret_unkilled[0:0] 1'1
                    end
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
                  case 
                    assign { } { }
                    assign $4\ebreak[0:0] 1'0
                    assign $4\ecall[0:0] 1'0
                    assign $4\eret_unkilled[0:0] 1'0
                    assign $9\illegal_instruction[0:0] 1'1
                end
              case 
                assign $8\illegal_instruction[0:0] 1'0
                assign $3\ebreak[0:0] 1'0
                assign $3\ecall[0:0] 1'0
                assign $3\eret_unkilled[0:0] 1'0
            end
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 1
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 2
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 3
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 5
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 6
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 7
            assign { } { }
            assign $7\illegal_instruction[0:0] 1'0
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $2\csr_cmd[2:0] $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y [2:0]
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
          case 
            assign $2\csr_cmd[2:0] 3'000
            assign { } { }
            assign $2\ebreak[0:0] 1'0
            assign $2\ecall[0:0] 1'0
            assign $2\eret_unkilled[0:0] 1'0
            assign $7\illegal_instruction[0:0] 1'1
        end
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0010111
        assign { } { }
        assign { } { }
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $1\uses_rs2[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'0
        assign $1\src_a_sel[1:0] 2'01
        assign $1\imm_type[1:0] 2'10
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 7'0110111
        assign { } { }
        assign { } { }
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign $1\illegal_instruction[0:0] 1'0
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $1\uses_rs2[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'0
        assign $1\src_a_sel[1:0] 2'10
        assign $1\imm_type[1:0] 2'10
        assign $1\wr_reg_unkilled_DX[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:0.0-0.0"
      case 
        assign $1\imm_type[1:0] 2'00
        assign $1\src_a_sel[1:0] 2'00
        assign $1\src_b_sel[1:0] 2'01
        assign $1\alu_op[3:0] 4'0000
        assign $1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $1\ebreak[0:0] 1'0
        assign $1\ecall[0:0] 1'0
        assign $1\eret_unkilled[0:0] 1'0
        assign $1\fence_i[0:0] 1'0
        assign $1\branch_taken_unkilled[0:0] 1'0
        assign $1\dmem_en_unkilled[0:0] 1'0
        assign $1\dmem_wen_unkilled[0:0] 1'0
        assign $1\jal_unkilled[0:0] 1'0
        assign $1\jalr_unkilled[0:0] 1'0
        assign $1\wr_reg_unkilled_DX[0:0] 1'0
        assign $1\wb_src_sel_DX[1:0] 2'00
        assign $1\uses_md_unkilled[0:0] 1'0
        assign $1\uses_rs1[0:0] 1'1
        assign $1\uses_rs2[0:0] 1'0
        assign $1\illegal_instruction[0:0] 1'1
    end
    sync always
      update \imm_type $0\imm_type[1:0]
      update \src_a_sel $0\src_a_sel[1:0]
      update \src_b_sel $0\src_b_sel[1:0]
      update \alu_op $0\alu_op[3:0]
      update \csr_cmd $0\csr_cmd[2:0]
      update \csr_imm_sel $0\csr_imm_sel[0:0]
      update \illegal_instruction $0\illegal_instruction[0:0]
      update \ebreak $0\ebreak[0:0]
      update \ecall $0\ecall[0:0]
      update \eret_unkilled $0\eret_unkilled[0:0]
      update \fence_i $0\fence_i[0:0]
      update \branch_taken_unkilled $0\branch_taken_unkilled[0:0]
      update \dmem_en_unkilled $0\dmem_en_unkilled[0:0]
      update \dmem_wen_unkilled $0\dmem_wen_unkilled[0:0]
      update \jal_unkilled $0\jal_unkilled[0:0]
      update \jalr_unkilled $0\jalr_unkilled[0:0]
      update \wr_reg_unkilled_DX $0\wr_reg_unkilled_DX[0:0]
      update \wb_src_sel_DX $0\wb_src_sel_DX[1:0]
      update \uses_md_unkilled $0\uses_md_unkilled[0:0]
      update \uses_rs1 $0\uses_rs1[0:0]
      update \uses_rs2 $0\uses_rs2[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59
    assign { } { }
    assign { } { }
    assign $0\ex_code_DX[3:0] $1\ex_code_DX[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:165.7-175.10"
    switch \had_ex_DX
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:165.11-165.20"
      case 1'1
        assign { } { }
        assign $1\ex_code_DX[3:0] 4'0000
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:167.11-167.15"
      case 
        assign { } { }
        assign $1\ex_code_DX[3:0] $2\ex_code_DX[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:167.16-175.10"
        switch \illegal_instruction
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:167.20-167.39"
          case 1'1
            assign { } { }
            assign $2\ex_code_DX[3:0] 4'0010
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:169.11-169.15"
          case 
            assign { } { }
            assign $2\ex_code_DX[3:0] $3\ex_code_DX[3:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:169.16-175.10"
            switch \illegal_csr_access
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:169.20-169.38"
              case 1'1
                assign { } { }
                assign $3\ex_code_DX[3:0] 4'0010
              attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:171.11-171.15"
              case 
                assign { } { }
                assign $3\ex_code_DX[3:0] $4\ex_code_DX[3:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:171.16-175.10"
                switch \ebreak
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:171.20-171.26"
                  case 1'1
                    assign { } { }
                    assign $4\ex_code_DX[3:0] 4'0011
                  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:173.11-173.15"
                  case 
                    assign { } { }
                    assign $4\ex_code_DX[3:0] $5\ex_code_DX[3:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:173.16-175.10"
                    switch \ecall
                      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:173.20-173.25"
                      case 1'1
                        assign { } { }
                        assign $5\ex_code_DX[3:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y [3:0]
                      case 
                        assign $5\ex_code_DX[3:0] 4'0000
                    end
                end
            end
        end
    end
    sync always
      update \ex_code_DX $0\ex_code_DX[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39
    assign $0\had_ex_DX[0:0] \had_ex_DX
    assign $0\prev_killed_DX[0:0] \prev_killed_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:141.7-147.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:141.11-141.16"
      case 1'1
        assign $0\had_ex_DX[0:0] 1'0
        assign $0\prev_killed_DX[0:0] 1'0
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.11-144.15"
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.16-147.10"
        switch $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
          attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
          case 1'1
            assign $0\had_ex_DX[0:0] \ex_IF
            assign $0\prev_killed_DX[0:0] \kill_IF
          case 
        end
    end
    sync posedge \clk
      update \had_ex_DX $0\had_ex_DX[0:0]
      update \prev_killed_DX $0\prev_killed_DX[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19
    assign $0\replay_IF[0:0] \replay_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:127.7-131.10"
    switch \reset
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:127.11-127.16"
      case 1'1
        assign $0\replay_IF[0:0] 1'1
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:129.11-129.15"
      case 
        assign $0\replay_IF[0:0] $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
    end
    sync posedge \clk
      update \replay_IF $0\replay_IF[0:0]
  end

  connect \opcode \inst_DX [6:0]
  connect \funct7 \inst_DX [31:25]
  connect \funct12 \inst_DX [31:20]
  connect \funct3 \inst_DX [14:12]
  connect \rs1_addr \inst_DX [19:15]
  connect \rs2_addr \inst_DX [24:20]
  connect \reg_to_wr_DX \inst_DX [11:7]
  connect \exception \ex_WB
  connect \kill_IF $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
  connect \stall_IF $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
  connect \ex_IF $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
  connect \kill_DX $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
  connect \stall_DX $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
  connect \new_ex_DX $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
  connect \ex_DX $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
  connect \killed_DX $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
  connect \dmem_size { 1'0 \funct3 [1:0] }
  connect \dmem_type \funct3
  connect \add_or_sub $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
  connect \srl_or_sra $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
  connect \md_req_valid \uses_md
  connect \branch_taken $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
  connect \jal $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
  connect \jalr $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
  connect \eret $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
  connect \dmem_en $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
  connect \dmem_wen $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
  connect \wr_reg_DX $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
  connect \uses_md $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
  connect \redirect $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
  connect \kill_WB $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
  connect \stall_WB $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
  connect \dmem_access_exception $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
  connect \ex_WB $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
  connect \killed_WB $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
  connect \exception_WB \ex_WB
  connect \exception_code_WB \ex_code_WB
  connect \wr_reg_WB $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
  connect \retire_WB $logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
  connect \load_in_WB $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
  connect \raw_rs1 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
  connect \bypass_rs1 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
  connect \raw_rs2 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
  connect \bypass_rs2 $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
  connect \raw_on_busy_md $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
  connect \load_use $logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
end

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:4.1-36.10"
module \vscale_alu

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  wire $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  wire $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  wire $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  wire $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  wire width 32 signed $sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  wire width 32 $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  wire $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  wire $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  wire width 32 $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  wire width 32 $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  wire width 32 $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  wire width 32 $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  wire width 32 $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  wire width 32 $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $1\out[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $0\out[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:11.34-11.39"
  wire width 5 \shamt

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:8.39-8.42"
  wire width 32 output 4 \out

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:7.39-7.42"
  wire width 32 input 3 \in2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:6.39-6.42"
  wire width 32 input 2 \in1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:5.33-5.35"
  wire width 4 input 1 \op

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  cell $ge $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  cell $lt $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  cell $ge $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_SIGNED 1
    connect \Y $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  cell $lt $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \A_SIGNED 1
    connect \Y $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  cell $sshr $sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 1
    connect \Y $sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
    connect \B \shamt
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  cell $sub $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  cell $ne $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  cell $eq $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  cell $shr $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
    connect \B \shamt
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  cell $and $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  cell $or $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  cell $xor $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  cell $shl $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
    connect \B \shamt
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  cell $add $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
    connect \B \in2
    connect \A \in1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4
    assign { } { }
    assign $0\out[31:0] $1\out[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:16.7-32.14"
    switch \op
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0000
        assign { } { }
        assign $1\out[31:0] $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0001
        assign { } { }
        assign $1\out[31:0] $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0100
        assign { } { }
        assign $1\out[31:0] $xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0110
        assign { } { }
        assign $1\out[31:0] $or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0111
        assign { } { }
        assign $1\out[31:0] $and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'0101
        assign { } { }
        assign $1\out[31:0] $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1000
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1001
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1010
        assign { } { }
        assign $1\out[31:0] $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1011
        assign { } { }
        assign $1\out[31:0] $sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1100
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1101
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1110
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 4'1111
        assign { } { }
        assign $1\out[31:0] { 31'0000000000000000000000000000000 $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y }
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\out[31:0] 0
    end
    sync always
      update \out $0\out[31:0]
  end

  connect \shamt \in2 [4:0]
end

attribute \top 1
attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:7.1-236.10"
module \vscale_sim_top

  wire width 32 signed $auto$genrtlil.cc:2136:genRTLIL$3

  wire width 32 signed $auto$genrtlil.cc:2136:genRTLIL$2

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98.20-98.26"
  wire $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98$1_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:96.52-96.72"
  wire \htif_debug_stats_pcr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:95.52-95.70"
  wire \htif_ipi_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:94.52-94.71"
  wire \htif_ipi_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:93.52-93.71"
  wire \htif_ipi_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:92.52-92.69"
  wire \htif_ipi_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:91.52-91.70"
  wire \htif_ipi_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:90.52-90.70"
  wire \htif_ipi_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:88.36-88.54"
  wire \arbiter_dmem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:87.52-87.71"
  wire \arbiter_dmem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:86.38-86.57"
  wire width 32 \arbiter_dmem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:85.38-85.57"
  wire width 32 \arbiter_dmem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:84.35-84.54"
  wire width 2 \arbiter_dmem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:83.36-83.54"
  wire width 4 \arbiter_dmem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:82.52-82.74"
  wire \arbiter_dmem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:81.35-81.54"
  wire width 3 \arbiter_dmem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:80.36-80.54"
  wire width 3 \arbiter_dmem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:79.52-79.71"
  wire \arbiter_dmem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:78.37-78.55"
  wire width 34 \arbiter_dmem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:76.36-76.48"
  wire \dmem_hresp_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:75.52-75.65"
  wire \dmem_hready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:74.38-74.51"
  wire width 32 \dmem_hrdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:73.38-73.51"
  wire width 32 \dmem_hwdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:72.35-72.48"
  wire width 2 \dmem_htrans_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:71.36-71.48"
  wire width 4 \dmem_hprot_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:70.52-70.68"
  wire \dmem_hmastlock_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:69.35-69.48"
  wire width 3 \dmem_hburst_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:68.36-68.48"
  wire width 3 \dmem_hsize_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:67.52-67.65"
  wire \dmem_hwrite_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:66.37-66.49"
  wire width 32 \dmem_haddr_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:64.36-64.48"
  wire \dmem_hresp_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:63.52-63.65"
  wire \dmem_hready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:62.38-62.51"
  wire width 32 \dmem_hrdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:61.38-61.51"
  wire width 32 \dmem_hwdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:60.35-60.48"
  wire width 2 \dmem_htrans_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:59.36-59.48"
  wire width 4 \dmem_hprot_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:58.52-58.68"
  wire \dmem_hmastlock_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:57.35-57.48"
  wire width 3 \dmem_hburst_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:56.36-56.48"
  wire width 3 \dmem_hsize_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:55.52-55.65"
  wire \dmem_hwrite_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:54.37-54.49"
  wire width 32 \dmem_haddr_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:52.36-52.48"
  wire \imem_hresp_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:51.52-51.65"
  wire \imem_hready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:50.38-50.51"
  wire width 32 \imem_hrdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:49.38-49.51"
  wire width 32 \imem_hwdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:48.35-48.48"
  wire width 2 \imem_htrans_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:47.36-47.48"
  wire width 4 \imem_hprot_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:46.52-46.68"
  wire \imem_hmastlock_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:45.35-45.48"
  wire width 3 \imem_hburst_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:44.36-44.48"
  wire width 3 \imem_hsize_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:43.52-43.65"
  wire \imem_hwrite_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:42.37-42.49"
  wire width 32 \imem_haddr_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:40.36-40.48"
  wire \imem_hresp_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:39.52-39.65"
  wire \imem_hready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:38.38-38.51"
  wire width 32 \imem_hrdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:37.38-37.51"
  wire width 32 \imem_hwdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:36.35-36.48"
  wire width 2 \imem_htrans_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:35.36-35.48"
  wire width 4 \imem_hprot_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:34.52-34.68"
  wire \imem_hmastlock_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:33.35-33.48"
  wire width 3 \imem_hburst_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:32.36-32.48"
  wire width 3 \imem_hsize_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:31.52-31.65"
  wire \imem_hwrite_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:30.37-30.49"
  wire width 32 \imem_haddr_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:28.52-28.62"
  wire \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:27.52-27.58"
  wire \resetn

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:24.39-24.59"
  wire width 64 output 17 \htif_pcr_resp_data_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:23.52-23.73"
  wire output 16 \htif_pcr_resp_valid_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:22.52-22.72"
  wire output 15 \htif_pcr_req_ready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:21.39-21.59"
  wire width 64 output 14 \htif_pcr_resp_data_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:20.52-20.73"
  wire output 13 \htif_pcr_resp_valid_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:19.52-19.72"
  wire output 12 \htif_pcr_req_ready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:18.52-18.58"
  wire width 32 input 11 \i_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:17.52-17.58"
  wire width 5 input 10 \i_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:16.52-16.56"
  wire input 9 \i_we

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:15.38-15.55"
  wire width 2 input 8 \arbiter_next_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:14.52-14.71"
  wire input 7 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:13.39-13.56"
  wire width 64 input 6 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:12.39-12.56"
  wire width 12 input 5 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:11.52-11.67"
  wire input 4 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:10.52-10.70"
  wire input 3 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:9.52-9.57"
  wire input 2 \reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:8.52-8.55"
  wire input 1 \clk

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:189.16-234.2"
  cell \vscale_arbiter \arbiter
    connect \next_core \arbiter_next_core
    connect \dmem_hresp \arbiter_dmem_hresp
    connect \dmem_hready \arbiter_dmem_hready
    connect \dmem_hrdata \arbiter_dmem_hrdata
    connect \dmem_hwdata \arbiter_dmem_hwdata
    connect \dmem_htrans \arbiter_dmem_htrans
    connect \dmem_hprot \arbiter_dmem_hprot
    connect \dmem_hmastlock \arbiter_dmem_hmastlock
    connect \dmem_hburst \arbiter_dmem_hburst
    connect \dmem_hsize \arbiter_dmem_hsize
    connect \dmem_hwrite \arbiter_dmem_hwrite
    connect \dmem_haddr \arbiter_dmem_haddr
    connect \core_hresp_1 \dmem_hresp_1
    connect \core_hready_1 \dmem_hready_1
    connect \core_hrdata_1 \dmem_hrdata_1
    connect \core_hwdata_1 \dmem_hwdata_1
    connect \core_htrans_1 \dmem_htrans_1
    connect \core_hprot_1 \dmem_hprot_1
    connect \core_hmastlock_1 \dmem_hmastlock_1
    connect \core_hburst_1 \dmem_hburst_1
    connect \core_hsize_1 \dmem_hsize_1
    connect \core_hwrite_1 \dmem_hwrite_1
    connect \core_haddr_1 \dmem_haddr_1
    connect \core_hresp_0 \dmem_hresp_0
    connect \core_hready_0 \dmem_hready_0
    connect \core_hrdata_0 \dmem_hrdata_0
    connect \core_hwdata_0 \dmem_hwdata_0
    connect \core_htrans_0 \dmem_htrans_0
    connect \core_hprot_0 \dmem_hprot_0
    connect \core_hmastlock_0 \dmem_hmastlock_0
    connect \core_hburst_0 \dmem_hburst_0
    connect \core_hsize_0 \dmem_hsize_0
    connect \core_hwrite_0 \dmem_hwrite_0
    connect \core_haddr_0 \dmem_haddr_0
    connect \reset \reset
    connect \clk \clk
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:145.16-187.28"
  cell \vscale_core \vscale_1
    connect \htif_debug_stats_pcr \htif_debug_stats_pcr
    connect \htif_ipi_resp_data \htif_ipi_resp_data
    connect \htif_ipi_resp_valid \htif_ipi_resp_valid
    connect \htif_ipi_resp_ready \htif_ipi_resp_ready
    connect \htif_ipi_req_data \htif_ipi_req_data
    connect \htif_ipi_req_valid \htif_ipi_req_valid
    connect \htif_ipi_req_ready \htif_ipi_req_ready
    connect \htif_pcr_resp_data \htif_pcr_resp_data_1
    connect \htif_pcr_resp_ready \htif_pcr_resp_ready
    connect \htif_pcr_resp_valid \htif_pcr_resp_valid_1
    connect \htif_pcr_req_data \htif_pcr_req_data
    connect \htif_pcr_req_addr \htif_pcr_req_addr
    connect \htif_pcr_req_rw \htif_pcr_req_rw
    connect \htif_pcr_req_ready \htif_pcr_req_ready_1
    connect \htif_pcr_req_valid \htif_pcr_req_valid
    connect \htif_id 1'0
    connect \htif_reset \htif_reset
    connect \dmem_hresp \dmem_hresp_1
    connect \dmem_hready \dmem_hready_1
    connect \dmem_hrdata \dmem_hrdata_1
    connect \dmem_hwdata \dmem_hwdata_1
    connect \dmem_htrans \dmem_htrans_1
    connect \dmem_hprot \dmem_hprot_1
    connect \dmem_hmastlock \dmem_hmastlock_1
    connect \dmem_hburst \dmem_hburst_1
    connect \dmem_hsize \dmem_hsize_1
    connect \dmem_hwrite \dmem_hwrite_1
    connect \dmem_haddr \dmem_haddr_1
    connect \imem_hresp \imem_hresp_1
    connect \imem_hready \imem_hready_1
    connect \imem_hrdata \imem_hrdata_1
    connect \imem_hwdata \imem_hwdata_1
    connect \imem_htrans \imem_htrans_1
    connect \imem_hprot \imem_hprot_1
    connect \imem_hmastlock \imem_hmastlock_1
    connect \imem_hburst \imem_hburst_1
    connect \imem_hsize \imem_hsize_1
    connect \imem_hwrite \imem_hwrite_1
    connect \imem_haddr \imem_haddr_1
    connect \core_id $auto$genrtlil.cc:2136:genRTLIL$3 [1:0]
    connect \clk \clk
  end

  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:101.16-143.28"
  cell \vscale_core \vscale_0
    connect \htif_debug_stats_pcr \htif_debug_stats_pcr
    connect \htif_ipi_resp_data \htif_ipi_resp_data
    connect \htif_ipi_resp_valid \htif_ipi_resp_valid
    connect \htif_ipi_resp_ready \htif_ipi_resp_ready
    connect \htif_ipi_req_data \htif_ipi_req_data
    connect \htif_ipi_req_valid \htif_ipi_req_valid
    connect \htif_ipi_req_ready \htif_ipi_req_ready
    connect \htif_pcr_resp_data \htif_pcr_resp_data_0
    connect \htif_pcr_resp_ready \htif_pcr_resp_ready
    connect \htif_pcr_resp_valid \htif_pcr_resp_valid_0
    connect \htif_pcr_req_data \htif_pcr_req_data
    connect \htif_pcr_req_addr \htif_pcr_req_addr
    connect \htif_pcr_req_rw \htif_pcr_req_rw
    connect \htif_pcr_req_ready \htif_pcr_req_ready_0
    connect \htif_pcr_req_valid \htif_pcr_req_valid
    connect \htif_id 1'0
    connect \htif_reset \htif_reset
    connect \dmem_hresp \dmem_hresp_0
    connect \dmem_hready \dmem_hready_0
    connect \dmem_hrdata \dmem_hrdata_0
    connect \dmem_hwdata \dmem_hwdata_0
    connect \dmem_htrans \dmem_htrans_0
    connect \dmem_hprot \dmem_hprot_0
    connect \dmem_hmastlock \dmem_hmastlock_0
    connect \dmem_hburst \dmem_hburst_0
    connect \dmem_hsize \dmem_hsize_0
    connect \dmem_hwrite \dmem_hwrite_0
    connect \dmem_haddr \dmem_haddr_0
    connect \imem_hresp \imem_hresp_0
    connect \imem_hready \imem_hready_0
    connect \imem_hrdata \imem_hrdata_0
    connect \imem_hwdata \imem_hwdata_0
    connect \imem_htrans \imem_htrans_0
    connect \imem_hprot \imem_hprot_0
    connect \imem_hmastlock \imem_hmastlock_0
    connect \imem_hburst \imem_hburst_0
    connect \imem_hsize \imem_hsize_0
    connect \imem_hwrite \imem_hwrite_0
    connect \imem_haddr \imem_haddr_0
    connect \core_id $auto$genrtlil.cc:2136:genRTLIL$2 [1:0]
    connect \clk \clk
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98.20-98.26"
  cell $not $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98$1
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98$1_Y
    connect \A \reset
  end

  connect \htif_ipi_req_ready 1'0
  connect \htif_ipi_resp_valid 1'0
  connect \htif_ipi_resp_data 1'0
  connect \resetn $not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:98$1_Y
  connect \htif_reset \reset
  connect $auto$genrtlil.cc:2136:genRTLIL$2 0
  connect $auto$genrtlil.cc:2136:genRTLIL$3 1
end
