<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>FINIT/FNINIT—Initialize Floating-Point Unit</title>
</head>
<body>
<h1 id="finit-fninit-initialize-floating-point-unit">FINIT/FNINIT—Initialize Floating-Point Unit</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>9B DB E3</td>
	<td>FINIT</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Initialize FPU after checking for pending unmasked floating-point exceptions.</td>
</tr>
<tr>
	<td>DB E3</td>
	<td>FNINIT<sup>*</sup></td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Initialize FPU without checking for pending unmasked floating-point exceptions.</td>
</tr>
</table>
<p class="notes">Notes: * See IA-32 Architecture Compatibility section below.</p>
<h2 id="description">Description</h2>
<p>Sets the FPU control, status, tag, instruction pointer, and data pointer registers to their default states. The FPU control word is set to 037FH (round to nearest, all exceptions masked, 64-bit precision). The status word is cleared (no exception flags set, TOP is set to 0). The data registers in the register stack are left unchanged, but they are all tagged as empty (11B). Both the instruction and data pointers are cleared.</p>
<p>The FINIT instruction checks for and handles any pending unmasked floating-point exceptions before performing the initialization; the FNINIT instruction does not.</p>
<p>The assembler issues two instructions for the FINIT instruction (an FWAIT instruction followed by an FNINIT instruction), and the processor executes each of these instructions in separately. If an exception is generated for either of these instructions, the save EIP points to the instruction that caused the exception.</p>
<p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</p>
<h2 id="ia-32-architecture-compatibility">IA-32 Architecture Compatibility</h2>
<p>When operating a Pentium or Intel486 processor in MS-DOS compatibility mode, it is possible (under unusual circumstances) for an FNINIT instruction to be interrupted prior to being executed to handle a pending FPU exception. See the section titled “No-Wait FPU Instructions Can Get FPU Interrupt in Window” in Appendix D of the <em>Intel®64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of these circumstances. An</em> FNINIT instruction cannot be interrupted in this way on a Pentium 4, Intel Xeon, or P6 family processor.</p>
<p>In the Intel387 math coprocessor, the FINIT/FNINIT instruction does not clear the instruction and data pointers.</p>
<p>This instruction affects only the x87 FPU. It does not affect the XMM and MXCSR registers.</p>
<h2 id="operation">Operation</h2>
<pre>FPUControlWord ← 037FH;
FPUStatusWord ← 0;
FPUTagWord ← FFFFH;
FPUDataPointer ← 0;
FPUInstructionPointer ← 0;
FPULastInstructionOpcode ← 0;
</pre>
<h2 id="fpu-flags-affected">FPU Flags Affected</h2>
<p>C0, C1, C2, C3 set to 0.</p>
<h2 id="floating-point-exceptions">Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#NM</td>
	<td>CR0.EM[bit 2] or CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
	<td>#MF</td>
	<td>If there is a pending x87 FPU exception.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
</body>
</html>
