

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 19:10:14 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |       33|       33|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 13 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lk_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lk_offset"   --->   Operation 14 'read' 'lk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lk_offset_cast = zext i5 %lk_offset_read"   --->   Operation 15 'zext' 'lk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %lk_offset_cast" [clefia.c:114]   --->   Operation 16 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t = alloca i64 1" [clefia.c:244]   --->   Operation 17 'alloca' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 18 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 0, i4 %idx" [clefia.c:116]   --->   Operation 19 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 20 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 21 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%add_ln246 = add i5 %lk_offset_read, i5 1" [clefia.c:246]   --->   Operation 22 'add' 'add_ln246' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %add_ln246" [clefia.c:246]   --->   Operation 23 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lk_addr_16 = getelementptr i8 %lk, i64 0, i64 %zext_ln246" [clefia.c:246]   --->   Operation 24 'getelementptr' 'lk_addr_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_16" [clefia.c:246]   --->   Operation 25 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %lk_offset_read, i5 2" [clefia.c:247]   --->   Operation 26 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [clefia.c:247]   --->   Operation 27 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lk_addr_15 = getelementptr i8 %lk, i64 0, i64 %zext_ln247" [clefia.c:247]   --->   Operation 28 'getelementptr' 'lk_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_15" [clefia.c:247]   --->   Operation 29 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_16" [clefia.c:246]   --->   Operation 31 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 33 'bitconcatenate' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 0" [clefia.c:246]   --->   Operation 34 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln15, i4 %t_addr" [clefia.c:246]   --->   Operation 35 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 36 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_15" [clefia.c:247]   --->   Operation 37 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 38 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 39 'bitconcatenate' 'or_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i64 0, i64 1" [clefia.c:247]   --->   Operation 40 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln16, i4 %t_addr_1" [clefia.c:247]   --->   Operation 41 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 42 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.78ns)   --->   "%add_ln248 = add i5 %lk_offset_read, i5 3" [clefia.c:248]   --->   Operation 43 'add' 'add_ln248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %add_ln248" [clefia.c:248]   --->   Operation 44 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lk_addr_17 = getelementptr i8 %lk, i64 0, i64 %zext_ln248" [clefia.c:248]   --->   Operation 45 'getelementptr' 'lk_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_17" [clefia.c:248]   --->   Operation 46 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln249 = add i5 %lk_offset_read, i5 4" [clefia.c:249]   --->   Operation 47 'add' 'add_ln249' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %add_ln249" [clefia.c:249]   --->   Operation 48 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lk_addr_18 = getelementptr i8 %lk, i64 0, i64 %zext_ln249" [clefia.c:249]   --->   Operation 49 'getelementptr' 'lk_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_18" [clefia.c:249]   --->   Operation 50 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 51 [1/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_17" [clefia.c:248]   --->   Operation 51 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 52 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 53 'bitconcatenate' 'or_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr i8 %t, i64 0, i64 2" [clefia.c:248]   --->   Operation 54 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln17, i4 %t_addr_2" [clefia.c:248]   --->   Operation 55 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 56 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_18" [clefia.c:249]   --->   Operation 57 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 58 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 59 'bitconcatenate' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr i8 %t, i64 0, i64 3" [clefia.c:249]   --->   Operation 60 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln18, i4 %t_addr_3" [clefia.c:249]   --->   Operation 61 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 62 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln250 = add i5 %lk_offset_read, i5 5" [clefia.c:250]   --->   Operation 63 'add' 'add_ln250' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %add_ln250" [clefia.c:250]   --->   Operation 64 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%lk_addr_19 = getelementptr i8 %lk, i64 0, i64 %zext_ln250" [clefia.c:250]   --->   Operation 65 'getelementptr' 'lk_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_19" [clefia.c:250]   --->   Operation 66 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln251 = add i5 %lk_offset_read, i5 6" [clefia.c:251]   --->   Operation 67 'add' 'add_ln251' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i5 %add_ln251" [clefia.c:251]   --->   Operation 68 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%lk_addr_20 = getelementptr i8 %lk, i64 0, i64 %zext_ln251" [clefia.c:251]   --->   Operation 69 'getelementptr' 'lk_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_20" [clefia.c:251]   --->   Operation 70 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 71 [1/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_19" [clefia.c:250]   --->   Operation 71 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 72 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 73 'bitconcatenate' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i64 0, i64 4" [clefia.c:250]   --->   Operation 74 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln19, i4 %t_addr_4" [clefia.c:250]   --->   Operation 75 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 76 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_20" [clefia.c:251]   --->   Operation 77 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 78 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 79 'bitconcatenate' 'or_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr i8 %t, i64 0, i64 5" [clefia.c:251]   --->   Operation 80 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln20, i4 %t_addr_5" [clefia.c:251]   --->   Operation 81 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 82 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln252 = add i5 %lk_offset_read, i5 7" [clefia.c:252]   --->   Operation 83 'add' 'add_ln252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %add_ln252" [clefia.c:252]   --->   Operation 84 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%lk_addr_21 = getelementptr i8 %lk, i64 0, i64 %zext_ln252" [clefia.c:252]   --->   Operation 85 'getelementptr' 'lk_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_21" [clefia.c:252]   --->   Operation 86 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln253 = add i5 %lk_offset_read, i5 15" [clefia.c:253]   --->   Operation 87 'add' 'add_ln253' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %add_ln253" [clefia.c:253]   --->   Operation 88 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%lk_addr_22 = getelementptr i8 %lk, i64 0, i64 %zext_ln253" [clefia.c:253]   --->   Operation 89 'getelementptr' 'lk_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_22" [clefia.c:253]   --->   Operation 90 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 91 [1/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_21" [clefia.c:252]   --->   Operation 91 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 92 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 93 'bitconcatenate' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr i8 %t, i64 0, i64 6" [clefia.c:252]   --->   Operation 94 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln21, i4 %t_addr_6" [clefia.c:252]   --->   Operation 95 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 96 [1/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_22" [clefia.c:253]   --->   Operation 96 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 97 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 98 'trunc' 'trunc_ln253_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_2, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr i8 %t, i64 0, i64 7" [clefia.c:253]   --->   Operation 100 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln, i4 %t_addr_7" [clefia.c:253]   --->   Operation 101 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 102 [1/1] (1.78ns)   --->   "%add_ln255 = add i5 %lk_offset_read, i5 8" [clefia.c:255]   --->   Operation 102 'add' 'add_ln255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %add_ln255" [clefia.c:255]   --->   Operation 103 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%lk_addr_23 = getelementptr i8 %lk, i64 0, i64 %zext_ln255" [clefia.c:255]   --->   Operation 104 'getelementptr' 'lk_addr_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_23" [clefia.c:255]   --->   Operation 105 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 106 [1/1] (1.78ns)   --->   "%add_ln256 = add i5 %lk_offset_read, i5 9" [clefia.c:256]   --->   Operation 106 'add' 'add_ln256' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i5 %add_ln256" [clefia.c:256]   --->   Operation 107 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lk_addr_24 = getelementptr i8 %lk, i64 0, i64 %zext_ln256" [clefia.c:256]   --->   Operation 108 'getelementptr' 'lk_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_24" [clefia.c:256]   --->   Operation 109 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 110 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_23" [clefia.c:255]   --->   Operation 111 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 112 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255]   --->   Operation 113 'bitconcatenate' 'or_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr i8 %t, i64 0, i64 8" [clefia.c:255]   --->   Operation 114 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln22, i4 %t_addr_8" [clefia.c:255]   --->   Operation 115 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 116 [1/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_24" [clefia.c:256]   --->   Operation 116 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 117 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 118 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_160" [clefia.c:256]   --->   Operation 119 'bitconcatenate' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr i8 %t, i64 0, i64 9" [clefia.c:256]   --->   Operation 120 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln23, i4 %t_addr_9" [clefia.c:256]   --->   Operation 121 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln257 = add i5 %lk_offset_read, i5 10" [clefia.c:257]   --->   Operation 122 'add' 'add_ln257' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [clefia.c:257]   --->   Operation 123 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%lk_addr_25 = getelementptr i8 %lk, i64 0, i64 %zext_ln257" [clefia.c:257]   --->   Operation 124 'getelementptr' 'lk_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_25" [clefia.c:257]   --->   Operation 125 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 126 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %lk_offset_read, i5 11" [clefia.c:258]   --->   Operation 127 'add' 'add_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %add_ln258" [clefia.c:258]   --->   Operation 128 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%lk_addr_26 = getelementptr i8 %lk, i64 0, i64 %zext_ln258" [clefia.c:258]   --->   Operation 129 'getelementptr' 'lk_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_26" [clefia.c:258]   --->   Operation 130 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 131 [1/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_25" [clefia.c:257]   --->   Operation 131 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 132 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_161" [clefia.c:257]   --->   Operation 133 'bitconcatenate' 'or_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr i8 %t, i64 0, i64 10" [clefia.c:257]   --->   Operation 134 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln24, i4 %t_addr_10" [clefia.c:257]   --->   Operation 135 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 136 [1/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_26" [clefia.c:258]   --->   Operation 136 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 137 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 138 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_162" [clefia.c:258]   --->   Operation 139 'bitconcatenate' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr i8 %t, i64 0, i64 11" [clefia.c:258]   --->   Operation 140 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln25, i4 %t_addr_11" [clefia.c:258]   --->   Operation 141 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln259 = add i5 %lk_offset_read, i5 12" [clefia.c:259]   --->   Operation 142 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %add_ln259" [clefia.c:259]   --->   Operation 143 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%lk_addr_27 = getelementptr i8 %lk, i64 0, i64 %zext_ln259" [clefia.c:259]   --->   Operation 144 'getelementptr' 'lk_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_27" [clefia.c:259]   --->   Operation 145 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 146 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln260 = add i5 %lk_offset_read, i5 13" [clefia.c:260]   --->   Operation 147 'add' 'add_ln260' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %add_ln260" [clefia.c:260]   --->   Operation 148 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%lk_addr_28 = getelementptr i8 %lk, i64 0, i64 %zext_ln260" [clefia.c:260]   --->   Operation 149 'getelementptr' 'lk_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_28" [clefia.c:260]   --->   Operation 150 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 151 [1/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_27" [clefia.c:259]   --->   Operation 151 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 152 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_163" [clefia.c:259]   --->   Operation 153 'bitconcatenate' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr i8 %t, i64 0, i64 12" [clefia.c:259]   --->   Operation 154 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln26, i4 %t_addr_12" [clefia.c:259]   --->   Operation 155 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 156 [1/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_28" [clefia.c:260]   --->   Operation 156 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 157 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 158 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_164" [clefia.c:260]   --->   Operation 159 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr i8 %t, i64 0, i64 13" [clefia.c:260]   --->   Operation 160 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln27, i4 %t_addr_13" [clefia.c:260]   --->   Operation 161 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 162 [1/1] (1.78ns)   --->   "%add_ln261 = add i5 %lk_offset_read, i5 14" [clefia.c:261]   --->   Operation 162 'add' 'add_ln261' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %add_ln261" [clefia.c:261]   --->   Operation 163 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%lk_addr_29 = getelementptr i8 %lk, i64 0, i64 %zext_ln261" [clefia.c:261]   --->   Operation 164 'getelementptr' 'lk_addr_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_29" [clefia.c:261]   --->   Operation 165 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 166 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 167 [1/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_29" [clefia.c:261]   --->   Operation 167 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 168 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_165" [clefia.c:261]   --->   Operation 169 'bitconcatenate' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr i8 %t, i64 0, i64 14" [clefia.c:261]   --->   Operation 170 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln28, i4 %t_addr_14" [clefia.c:261]   --->   Operation 171 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 172 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_166" [clefia.c:262]   --->   Operation 173 'bitconcatenate' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr i8 %t, i64 0, i64 15" [clefia.c:262]   --->   Operation 174 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln29, i4 %t_addr_15" [clefia.c:262]   --->   Operation 175 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body.i" [clefia.c:116]   --->   Operation 176 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [clefia.c:117]   --->   Operation 177 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %idx_load" [clefia.c:114]   --->   Operation 178 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%t_addr_16 = getelementptr i8 %t, i64 0, i64 %zext_ln114" [clefia.c:114]   --->   Operation 179 'getelementptr' 't_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [2/2] (2.32ns)   --->   "%t_load = load i4 %t_addr_16" [clefia.c:117]   --->   Operation 180 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:114]   --->   Operation 181 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln114_11 = zext i4 %idx_load" [clefia.c:114]   --->   Operation 182 'zext' 'zext_ln114_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.78ns)   --->   "%add_ln114 = add i5 %zext_ln114_11, i5 %lk_offset_read" [clefia.c:114]   --->   Operation 183 'add' 'add_ln114' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln114_12 = zext i5 %add_ln114" [clefia.c:114]   --->   Operation 184 'zext' 'zext_ln114_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%lk_addr_30 = getelementptr i8 %lk, i64 0, i64 %zext_ln114_12" [clefia.c:114]   --->   Operation 185 'getelementptr' 'lk_addr_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.73ns)   --->   "%add_ln117 = add i4 %idx_load, i4 1" [clefia.c:117]   --->   Operation 186 'add' 'add_ln117' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/2] (2.32ns)   --->   "%t_load = load i4 %t_addr_16" [clefia.c:117]   --->   Operation 187 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %t_load, i5 %lk_addr_30" [clefia.c:117]   --->   Operation 188 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 189 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %idx_load, i4 15" [clefia.c:116]   --->   Operation 189 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 190 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.i.while.body.i_crit_edge, void %ByteCpy.exit" [clefia.c:116]   --->   Operation 191 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln117, i4 %idx" [clefia.c:116]   --->   Operation 192 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body.i" [clefia.c:116]   --->   Operation 193 'br' 'br_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 194 'ret' 'ret_ln265' <Predicate = (icmp_ln116)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read operation ('lk_offset_read') on port 'lk_offset' [4]  (0 ns)
	'getelementptr' operation ('lk_addr', clefia.c:114) [6]  (0 ns)
	'load' operation ('lk_load', clefia.c:246) on array 'lk' [8]  (2.32 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln246', clefia.c:246) [10]  (1.78 ns)
	'getelementptr' operation ('lk_addr_16', clefia.c:246) [12]  (0 ns)
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [13]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [13]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246) of variable 'or_ln15', clefia.c:246 on array 't', clefia.c:244 [17]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_3', clefia.c:248) on array 'lk' [31]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248) of variable 'or_ln17', clefia.c:248 on array 't', clefia.c:244 [35]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_5', clefia.c:250) on array 'lk' [49]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250) of variable 'or_ln19', clefia.c:250 on array 't', clefia.c:244 [53]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_7', clefia.c:252) on array 'lk' [67]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252) of variable 'or_ln21', clefia.c:252 on array 't', clefia.c:244 [71]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_9', clefia.c:255) on array 'lk' [84]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255) of variable 'or_ln22', clefia.c:255 on array 't', clefia.c:244 [89]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_11', clefia.c:257) on array 'lk' [102]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257) of variable 'or_ln24', clefia.c:257 on array 't', clefia.c:244 [107]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_13', clefia.c:259) on array 'lk' [120]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259) of variable 'or_ln26', clefia.c:259 on array 't', clefia.c:244 [125]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_15', clefia.c:261) on array 'lk' [138]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261) of variable 'or_ln28', clefia.c:261 on array 't', clefia.c:244 [143]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('idx_load', clefia.c:117) on local variable 'idx' [152]  (0 ns)
	'getelementptr' operation ('src', clefia.c:114) [156]  (0 ns)
	'load' operation ('t_load', clefia.c:117) on array 't', clefia.c:244 [161]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('t_load', clefia.c:117) on array 't', clefia.c:244 [161]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 't_load', clefia.c:117 on array 'lk' [162]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
