Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b2a2c6dbee4d47999b7a89a7a5dd97ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot or2_tb_behav xil_defaultlib.or2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.or2 [or2_default]
Compiling architecture behavioral of entity xil_defaultlib.or2_tb
Built simulation snapshot or2_tb_behav
