# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../suma1/suma1.srcs/sources_1/new/suma1.vhd" \
"../../../../sumaN.srcs/sources_1/new/sumaN.vhd" \

# Do not sort compile order
nosort
