# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do finalProject_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase4
# -- Compiling architecture bdf_type of phase4
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/control_unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture behavioral of control_unit
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_R0.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_R0
# -- Compiling architecture behavioral of register_R0
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity select_encode_logic_sel
# -- Compiling architecture behavioral of select_encode_logic_sel
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Z_split
# -- Compiling architecture behavioral of Z_split
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_64
# -- Compiling architecture behavioral of register_64
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_32
# -- Compiling architecture behavioral of register_32
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MDMUX
# -- Compiling architecture behavioral of MDMUX
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity encoder_32_to_5
# -- Compiling architecture behavioral of encoder_32_to_5
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_mux_32_to_1
# -- Compiling architecture behavioral of bus_mux_32_to_1
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity con_ff_logic
# -- Compiling architecture behavioral of con_ff_logic
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_flipflop
# -- Compiling architecture behavioral of d_flipflop
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MAR_splicer
# -- Compiling architecture behavioral of MAR_splicer
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/SelecEncodeLogic_R_splitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SelectEncodeLogic_R_splitter
# -- Compiling architecture behavioral of SelectEncodeLogic_R_splitter
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IR_ConFF_Split.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IR_ConFF_Split
# -- Compiling architecture behavioral of IR_ConFF_Split
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ram_TA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_TA
# -- Compiling architecture SYN of ram_ta
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/IncPC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IncPC
# -- Compiling architecture behavioral of IncPC
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/R14MUX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity R14MUX
# -- Compiling architecture behavioral of R14MUX
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/in_port_reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity in_port_reg
# -- Compiling architecture behavioral of in_port_reg
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Seven_Seg_Display_Out.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Seven_Seg_Display_Out
# -- Compiling architecture Behavior of Seven_Seg_Display_Out
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/display_splitter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display_splitter
# -- Compiling architecture behavioral of display_splitter
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/clock_divider.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider
# -- Compiling architecture Behavioral of clock_divider
# 
# vcom -93 -work work {C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3_tb
# -- Compiling architecture phase3_tb_arch of phase3_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  phase3_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps phase3_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.phase3_tb(phase3_tb_arch)
# Loading work.phase4(bdf_type)
# ** Error: (vsim-3732) C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase3_tb.vhd(349): No default binding for component instance 'DUT'.
# 
#    The following component ports are not on the entity:
#           Zlow_out
#           Zlow_in
#           Zhigh_out
#           Zhigh_in
#           Z_in
#           Y_out
#           S_out
#           R9_out
#           R8_out
#           R7_out
#           R6_out
#           R5_out
#           R4_out
#           R3_out
#           R2_out
#           R1_out
#           R15_out
#           R14_out
#           R13_out
#           R12_out
#           R11_out
#           R10_out
#           R0_out
#           PC_out
#           MDR_out
#           MDR_in
#           Mdatain
#           MAR_out
#           LO_out
#           IR_out
#           In_port_out
#           HI_out
#           C_sign_out
#           BusMuxOut
#           ALU_out
#           ALU_cs
#           CON_FF_out
#           write_signal
#           read_signal
#           clear
#           IncPC_enable
#           R14MUX_enable
#           BAout
#           Out_portin
#           MDRin
#           MARin
#           Zlowin
#           Zhighin
#           Zin
#           Yin
#           Cin
#           IRin
#           PCin
#           Con_in
#           LOin
#           HIin
#           Cout
#           In_portout
#           LOout
#           HIout
#           Zlowout
#           Zhighout
#           MDRout
#           PCout
#           Rout
#           Rin
#           Grc
#           Grb
#           Gra
#           R15out
#           R14out
#           R13out
#           R12out
#           R11out
#           R10out
#           R9out
#           R8out
#           R7out
#           R6out
#           R5out
#           R4out
#           R3out
#           R2out
#           R1out
#           R0out
#           R15in
#           R14in
#           R13in
#           R12in
#           R11in
#           R10in
#           R9in
#           R8in
#           R7in
#           R6in
#           R5in
#           R4in
#           R3in
#           R2in
#           R1in
#           R0in
#           clk
# 
#         Region: /phase3_tb/DUT
# Loading work.register_32(behavioral)
# Loading work.encoder_32_to_5(behavioral)
# Loading work.bus_mux_32_to_1(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.incpc(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.r14mux(behavioral)
# Loading work.in_port_reg(behavioral)
# Loading work.clock_divider(behavioral)
# Loading work.seven_seg_display_out(behavior)
# Loading work.register_r0(behavioral)
# Loading work.con_ff_logic(behavioral)
# Loading work.d_flipflop(behavioral)
# Loading work.ir_conff_split(behavioral)
# Loading work.ram_ta(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.display_splitter(behavioral)
# Loading work.alu(behavioral)
# Loading work.z_split(behavioral)
# Loading work.select_encode_logic_sel(behavioral)
# Loading work.mdmux(behavioral)
# Loading work.mar_splicer(behavioral)
# Loading work.selectencodelogic_r_splitter(behavioral)
# Loading work.register_64(behavioral)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./finalProject_run_msim_rtl_vhdl.do PAUSED at line 34
