# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AdderSubtractor4bitUnit.srcs/sources_1/new/AdderSubtractor4bitUnit.vhd" \
"../../../../../Vivado/Lab 03/Lab 03.srcs/sources_1/new/FA.vhd" \
"../../../../../Vivado/Lab 03/Lab 03.srcs/sources_1/new/HA.vhd" \
"../../../../AdderSubtractor4bitUnit.srcs/sim_1/new/TB_AdderSubtractor4bitUnit.vhd" \

# Do not sort compile order
nosort
