{
    "design_name": "bsg_mul_array", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_mul_array.v", 
        "basejump_stl/bsg_misc/bsg_mul_array_row.v", 
        "basejump_stl/bsg_misc/bsg_and.v", 
        "basejump_stl/bsg_misc/bsg_adder_ripple_carry.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "40", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_25MHz_8", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2155905152"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "20", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_50MHz_8", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2155905152"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "13.3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_75MHz_8", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2155905152"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_100MHz_8", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2155905152"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "20", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_50MHz_4", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2290649224"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "13.3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_75MHz_4", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2290649224"
            ]
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_mul_array_100MHz_4", 
            "parameters": [
                "width_p=32", 
                "pipeline_p=2290649224"
            ]
        }
    ]
}