;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @21, 3
	ADD @221, @3
	SPL @72, #201
	SPL @72, #201
	SLT 12, @19
	SUB <0, <0
	SLT @83, 0
	SUB 603, <21
	SUB 603, <21
	SUB @0, @2
	CMP @121, 103
	ADD 210, 20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 102
	DJN -1, @-20
	SLT 92, @19
	SLT 12, @19
	SLT 12, @19
	SUB 127, @706
	DJN 701, 10
	SLT 10, @19
	SLT 12, @19
	ADD @21, 3
	SPL 0, <-2
	SUB 603, <21
	SUB <30, <0
	SUB 603, <21
	ADD 130, 9
	CMP <27, 330
	SUB 603, <21
	CMP <27, 330
	SPL @72, #201
	SPL @72, #201
	CMP @127, 190
	DJN -1, @-20
	MOV -1, <-20
	DAT <72, <201
	SLT -12, @19
	MOV -7, <-20
	SUB 603, <21
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 20
