/**
 * \file
 * \brief Generated by ifgen (3.1.6).
 */
#pragma once

#include "../enums/PORT15_HWSEL_HW15.h"
#include "../enums/PORT15_IOCR0_PC3.h"
#include "../enums/PORT15_OUT_P15.h"
#include "../enums/PORT15_PDISC_PDIS12.h"
#include "../enums/PORT15_PDISC_PDIS13.h"
#include "../enums/PORT15_PDISC_PDIS14.h"
#include "../enums/PORT15_PDISC_PDIS15.h"
#include "../enums/PORT15_PDISC_PDIS2.h"
#include "../enums/PORT15_PDISC_PDIS3.h"
#include "../enums/PORT15_PDISC_PDIS4.h"
#include "../enums/PORT15_PDISC_PDIS5.h"
#include "../enums/PORT15_PDISC_PDIS6.h"
#include "../enums/PORT15_PDISC_PDIS7.h"
#include "../enums/PORT15_PDISC_PDIS8.h"
#include "../enums/PORT15_PDISC_PDIS9.h"
#include "../enums/PORT15_PPS_PPS15.h"
#include "../ifgen/common.h"

namespace XMC4700
{

/**
 * Port 15
 */
struct [[gnu::packed]] port15
{
    /* Constant attributes. */
    static constexpr std::size_t size = 120; /*!< port15's size in bytes. */

    /* Fields. */
    uint32_t OUT; /*!< (read-write) Port 15 Output Register */
    uint32_t OMR; /*!< (write-only) Port 15 Output Modification Register */
    static constexpr std::size_t reserved_padding0_length = 2;
    const uint32_t reserved_padding0[reserved_padding0_length] = {};
    uint32_t
        IOCR0; /*!< (read-write) Port 15 Input/Output Control Register 0 */
    uint32_t
        IOCR4; /*!< (read-write) Port 15 Input/Output Control Register 4 */
    uint32_t
        IOCR8; /*!< (read-write) Port 15 Input/Output Control Register 8 */
    uint32_t
        IOCR12; /*!< (read-write) Port 15 Input/Output Control Register 12 */
    const uint32_t reserved_padding1 = {};
    const uint32_t IN = {}; /*!< (read-only) Port 15 Input Register */
    static constexpr std::size_t reserved_padding2_length = 14;
    const uint32_t reserved_padding2[reserved_padding2_length] = {};
    uint32_t PDISC; /*!< (read-write) Port 15 Pin Function Decision Control
                       Register */
    static constexpr std::size_t reserved_padding3_length = 3;
    const uint32_t reserved_padding3[reserved_padding3_length] = {};
    uint32_t PPS;   /*!< (read-write) Port 15 Pin Power Save Register */
    uint32_t HWSEL; /*!< (read-write) Port 15 Pin Hardware Select Register */

    /* Methods. */

    /**
     * Get OUT's P15 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P15() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 15u));
    }

    /**
     * Set OUT's P15 bit.
     *
     * Port n Output Bit 15
     */
    inline void set_OUT_P15() volatile
    {
        OUT |= 1u << 15u;
    }

    /**
     * Clear OUT's P15 bit.
     *
     * Port n Output Bit 15
     */
    inline void clear_OUT_P15() volatile
    {
        OUT &= ~(1u << 15u);
    }

    /**
     * Toggle OUT's P15 bit.
     *
     * Port n Output Bit 15
     */
    inline void toggle_OUT_P15() volatile
    {
        OUT ^= 1u << 15u;
    }

    /**
     * Get OUT's P14 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P14() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 14u));
    }

    /**
     * Set OUT's P14 bit.
     *
     * Port n Output Bit 14
     */
    inline void set_OUT_P14() volatile
    {
        OUT |= 1u << 14u;
    }

    /**
     * Clear OUT's P14 bit.
     *
     * Port n Output Bit 14
     */
    inline void clear_OUT_P14() volatile
    {
        OUT &= ~(1u << 14u);
    }

    /**
     * Toggle OUT's P14 bit.
     *
     * Port n Output Bit 14
     */
    inline void toggle_OUT_P14() volatile
    {
        OUT ^= 1u << 14u;
    }

    /**
     * Get OUT's P13 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P13() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 13u));
    }

    /**
     * Set OUT's P13 bit.
     *
     * Port n Output Bit 13
     */
    inline void set_OUT_P13() volatile
    {
        OUT |= 1u << 13u;
    }

    /**
     * Clear OUT's P13 bit.
     *
     * Port n Output Bit 13
     */
    inline void clear_OUT_P13() volatile
    {
        OUT &= ~(1u << 13u);
    }

    /**
     * Toggle OUT's P13 bit.
     *
     * Port n Output Bit 13
     */
    inline void toggle_OUT_P13() volatile
    {
        OUT ^= 1u << 13u;
    }

    /**
     * Get OUT's P12 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P12() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 12u));
    }

    /**
     * Set OUT's P12 bit.
     *
     * Port n Output Bit 12
     */
    inline void set_OUT_P12() volatile
    {
        OUT |= 1u << 12u;
    }

    /**
     * Clear OUT's P12 bit.
     *
     * Port n Output Bit 12
     */
    inline void clear_OUT_P12() volatile
    {
        OUT &= ~(1u << 12u);
    }

    /**
     * Toggle OUT's P12 bit.
     *
     * Port n Output Bit 12
     */
    inline void toggle_OUT_P12() volatile
    {
        OUT ^= 1u << 12u;
    }

    /**
     * Get OUT's P11 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P11() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 11u));
    }

    /**
     * Set OUT's P11 bit.
     *
     * Port n Output Bit 11
     */
    inline void set_OUT_P11() volatile
    {
        OUT |= 1u << 11u;
    }

    /**
     * Clear OUT's P11 bit.
     *
     * Port n Output Bit 11
     */
    inline void clear_OUT_P11() volatile
    {
        OUT &= ~(1u << 11u);
    }

    /**
     * Toggle OUT's P11 bit.
     *
     * Port n Output Bit 11
     */
    inline void toggle_OUT_P11() volatile
    {
        OUT ^= 1u << 11u;
    }

    /**
     * Get OUT's P10 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P10() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 10u));
    }

    /**
     * Set OUT's P10 bit.
     *
     * Port n Output Bit 10
     */
    inline void set_OUT_P10() volatile
    {
        OUT |= 1u << 10u;
    }

    /**
     * Clear OUT's P10 bit.
     *
     * Port n Output Bit 10
     */
    inline void clear_OUT_P10() volatile
    {
        OUT &= ~(1u << 10u);
    }

    /**
     * Toggle OUT's P10 bit.
     *
     * Port n Output Bit 10
     */
    inline void toggle_OUT_P10() volatile
    {
        OUT ^= 1u << 10u;
    }

    /**
     * Get OUT's P9 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P9() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 9u));
    }

    /**
     * Set OUT's P9 bit.
     *
     * Port n Output Bit 9
     */
    inline void set_OUT_P9() volatile
    {
        OUT |= 1u << 9u;
    }

    /**
     * Clear OUT's P9 bit.
     *
     * Port n Output Bit 9
     */
    inline void clear_OUT_P9() volatile
    {
        OUT &= ~(1u << 9u);
    }

    /**
     * Toggle OUT's P9 bit.
     *
     * Port n Output Bit 9
     */
    inline void toggle_OUT_P9() volatile
    {
        OUT ^= 1u << 9u;
    }

    /**
     * Get OUT's P8 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P8() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 8u));
    }

    /**
     * Set OUT's P8 bit.
     *
     * Port n Output Bit 8
     */
    inline void set_OUT_P8() volatile
    {
        OUT |= 1u << 8u;
    }

    /**
     * Clear OUT's P8 bit.
     *
     * Port n Output Bit 8
     */
    inline void clear_OUT_P8() volatile
    {
        OUT &= ~(1u << 8u);
    }

    /**
     * Toggle OUT's P8 bit.
     *
     * Port n Output Bit 8
     */
    inline void toggle_OUT_P8() volatile
    {
        OUT ^= 1u << 8u;
    }

    /**
     * Get OUT's P7 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P7() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 7u));
    }

    /**
     * Set OUT's P7 bit.
     *
     * Port n Output Bit 7
     */
    inline void set_OUT_P7() volatile
    {
        OUT |= 1u << 7u;
    }

    /**
     * Clear OUT's P7 bit.
     *
     * Port n Output Bit 7
     */
    inline void clear_OUT_P7() volatile
    {
        OUT &= ~(1u << 7u);
    }

    /**
     * Toggle OUT's P7 bit.
     *
     * Port n Output Bit 7
     */
    inline void toggle_OUT_P7() volatile
    {
        OUT ^= 1u << 7u;
    }

    /**
     * Get OUT's P6 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P6() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 6u));
    }

    /**
     * Set OUT's P6 bit.
     *
     * Port n Output Bit 6
     */
    inline void set_OUT_P6() volatile
    {
        OUT |= 1u << 6u;
    }

    /**
     * Clear OUT's P6 bit.
     *
     * Port n Output Bit 6
     */
    inline void clear_OUT_P6() volatile
    {
        OUT &= ~(1u << 6u);
    }

    /**
     * Toggle OUT's P6 bit.
     *
     * Port n Output Bit 6
     */
    inline void toggle_OUT_P6() volatile
    {
        OUT ^= 1u << 6u;
    }

    /**
     * Get OUT's P5 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P5() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 5u));
    }

    /**
     * Set OUT's P5 bit.
     *
     * Port n Output Bit 5
     */
    inline void set_OUT_P5() volatile
    {
        OUT |= 1u << 5u;
    }

    /**
     * Clear OUT's P5 bit.
     *
     * Port n Output Bit 5
     */
    inline void clear_OUT_P5() volatile
    {
        OUT &= ~(1u << 5u);
    }

    /**
     * Toggle OUT's P5 bit.
     *
     * Port n Output Bit 5
     */
    inline void toggle_OUT_P5() volatile
    {
        OUT ^= 1u << 5u;
    }

    /**
     * Get OUT's P4 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P4() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 4u));
    }

    /**
     * Set OUT's P4 bit.
     *
     * Port n Output Bit 4
     */
    inline void set_OUT_P4() volatile
    {
        OUT |= 1u << 4u;
    }

    /**
     * Clear OUT's P4 bit.
     *
     * Port n Output Bit 4
     */
    inline void clear_OUT_P4() volatile
    {
        OUT &= ~(1u << 4u);
    }

    /**
     * Toggle OUT's P4 bit.
     *
     * Port n Output Bit 4
     */
    inline void toggle_OUT_P4() volatile
    {
        OUT ^= 1u << 4u;
    }

    /**
     * Get OUT's P3 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P3() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 3u));
    }

    /**
     * Set OUT's P3 bit.
     *
     * Port n Output Bit 3
     */
    inline void set_OUT_P3() volatile
    {
        OUT |= 1u << 3u;
    }

    /**
     * Clear OUT's P3 bit.
     *
     * Port n Output Bit 3
     */
    inline void clear_OUT_P3() volatile
    {
        OUT &= ~(1u << 3u);
    }

    /**
     * Toggle OUT's P3 bit.
     *
     * Port n Output Bit 3
     */
    inline void toggle_OUT_P3() volatile
    {
        OUT ^= 1u << 3u;
    }

    /**
     * Get OUT's P2 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P2() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 2u));
    }

    /**
     * Set OUT's P2 bit.
     *
     * Port n Output Bit 2
     */
    inline void set_OUT_P2() volatile
    {
        OUT |= 1u << 2u;
    }

    /**
     * Clear OUT's P2 bit.
     *
     * Port n Output Bit 2
     */
    inline void clear_OUT_P2() volatile
    {
        OUT &= ~(1u << 2u);
    }

    /**
     * Toggle OUT's P2 bit.
     *
     * Port n Output Bit 2
     */
    inline void toggle_OUT_P2() volatile
    {
        OUT ^= 1u << 2u;
    }

    /**
     * Get OUT's P1 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P1() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 1u));
    }

    /**
     * Set OUT's P1 bit.
     *
     * Port n Output Bit 1
     */
    inline void set_OUT_P1() volatile
    {
        OUT |= 1u << 1u;
    }

    /**
     * Clear OUT's P1 bit.
     *
     * Port n Output Bit 1
     */
    inline void clear_OUT_P1() volatile
    {
        OUT &= ~(1u << 1u);
    }

    /**
     * Toggle OUT's P1 bit.
     *
     * Port n Output Bit 1
     */
    inline void toggle_OUT_P1() volatile
    {
        OUT ^= 1u << 1u;
    }

    /**
     * Get OUT's P0 bit.
     */
    inline PORT15_OUT_P15 get_OUT_P0() volatile
    {
        return PORT15_OUT_P15(OUT & (1u << 0u));
    }

    /**
     * Set OUT's P0 bit.
     *
     * Port n Output Bit 0
     */
    inline void set_OUT_P0() volatile
    {
        OUT |= 1u << 0u;
    }

    /**
     * Clear OUT's P0 bit.
     *
     * Port n Output Bit 0
     */
    inline void clear_OUT_P0() volatile
    {
        OUT &= ~(1u << 0u);
    }

    /**
     * Toggle OUT's P0 bit.
     *
     * Port n Output Bit 0
     */
    inline void toggle_OUT_P0() volatile
    {
        OUT ^= 1u << 0u;
    }

    /**
     * Get all of OUT's bit fields.
     */
    inline void get_OUT(PORT15_OUT_P15 &P15, PORT15_OUT_P15 &P14,
                        PORT15_OUT_P15 &P13, PORT15_OUT_P15 &P12,
                        PORT15_OUT_P15 &P11, PORT15_OUT_P15 &P10,
                        PORT15_OUT_P15 &P9, PORT15_OUT_P15 &P8,
                        PORT15_OUT_P15 &P7, PORT15_OUT_P15 &P6,
                        PORT15_OUT_P15 &P5, PORT15_OUT_P15 &P4,
                        PORT15_OUT_P15 &P3, PORT15_OUT_P15 &P2,
                        PORT15_OUT_P15 &P1, PORT15_OUT_P15 &P0) volatile
    {
        uint32_t curr = OUT;

        P15 = PORT15_OUT_P15(curr & (1u << 15u));
        P14 = PORT15_OUT_P15(curr & (1u << 14u));
        P13 = PORT15_OUT_P15(curr & (1u << 13u));
        P12 = PORT15_OUT_P15(curr & (1u << 12u));
        P11 = PORT15_OUT_P15(curr & (1u << 11u));
        P10 = PORT15_OUT_P15(curr & (1u << 10u));
        P9 = PORT15_OUT_P15(curr & (1u << 9u));
        P8 = PORT15_OUT_P15(curr & (1u << 8u));
        P7 = PORT15_OUT_P15(curr & (1u << 7u));
        P6 = PORT15_OUT_P15(curr & (1u << 6u));
        P5 = PORT15_OUT_P15(curr & (1u << 5u));
        P4 = PORT15_OUT_P15(curr & (1u << 4u));
        P3 = PORT15_OUT_P15(curr & (1u << 3u));
        P2 = PORT15_OUT_P15(curr & (1u << 2u));
        P1 = PORT15_OUT_P15(curr & (1u << 1u));
        P0 = PORT15_OUT_P15(curr & (1u << 0u));
    }

    /**
     * Set all of OUT's bit fields.
     *
     * (read-write) Port 15 Output Register
     */
    inline void set_OUT(PORT15_OUT_P15 P15, PORT15_OUT_P15 P14,
                        PORT15_OUT_P15 P13, PORT15_OUT_P15 P12,
                        PORT15_OUT_P15 P11, PORT15_OUT_P15 P10,
                        PORT15_OUT_P15 P9, PORT15_OUT_P15 P8,
                        PORT15_OUT_P15 P7, PORT15_OUT_P15 P6,
                        PORT15_OUT_P15 P5, PORT15_OUT_P15 P4,
                        PORT15_OUT_P15 P3, PORT15_OUT_P15 P2,
                        PORT15_OUT_P15 P1, PORT15_OUT_P15 P0) volatile
    {
        uint32_t curr = OUT;

        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(P15) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(P14) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(P13) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(P12) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(P11) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(P10) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(P9) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(P8) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(P7) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(P6) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(P5) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(P4) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(P3) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(P2) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(P1) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(P0) & 0b1u) << 0u;

        OUT = curr;
    }

    /**
     * Set OMR's PR15 bit.
     *
     * Port n Reset Bit 15
     */
    inline void set_OMR_PR15() volatile
    {
        OMR |= 1u << 31u;
    }

    /**
     * Clear OMR's PR15 bit.
     *
     * Port n Reset Bit 15
     */
    inline void clear_OMR_PR15() volatile
    {
        OMR &= ~(1u << 31u);
    }

    /**
     * Toggle OMR's PR15 bit.
     *
     * Port n Reset Bit 15
     */
    inline void toggle_OMR_PR15() volatile
    {
        OMR ^= 1u << 31u;
    }

    /**
     * Set OMR's PR14 bit.
     *
     * Port n Reset Bit 14
     */
    inline void set_OMR_PR14() volatile
    {
        OMR |= 1u << 30u;
    }

    /**
     * Clear OMR's PR14 bit.
     *
     * Port n Reset Bit 14
     */
    inline void clear_OMR_PR14() volatile
    {
        OMR &= ~(1u << 30u);
    }

    /**
     * Toggle OMR's PR14 bit.
     *
     * Port n Reset Bit 14
     */
    inline void toggle_OMR_PR14() volatile
    {
        OMR ^= 1u << 30u;
    }

    /**
     * Set OMR's PR13 bit.
     *
     * Port n Reset Bit 13
     */
    inline void set_OMR_PR13() volatile
    {
        OMR |= 1u << 29u;
    }

    /**
     * Clear OMR's PR13 bit.
     *
     * Port n Reset Bit 13
     */
    inline void clear_OMR_PR13() volatile
    {
        OMR &= ~(1u << 29u);
    }

    /**
     * Toggle OMR's PR13 bit.
     *
     * Port n Reset Bit 13
     */
    inline void toggle_OMR_PR13() volatile
    {
        OMR ^= 1u << 29u;
    }

    /**
     * Set OMR's PR12 bit.
     *
     * Port n Reset Bit 12
     */
    inline void set_OMR_PR12() volatile
    {
        OMR |= 1u << 28u;
    }

    /**
     * Clear OMR's PR12 bit.
     *
     * Port n Reset Bit 12
     */
    inline void clear_OMR_PR12() volatile
    {
        OMR &= ~(1u << 28u);
    }

    /**
     * Toggle OMR's PR12 bit.
     *
     * Port n Reset Bit 12
     */
    inline void toggle_OMR_PR12() volatile
    {
        OMR ^= 1u << 28u;
    }

    /**
     * Set OMR's PR11 bit.
     *
     * Port n Reset Bit 11
     */
    inline void set_OMR_PR11() volatile
    {
        OMR |= 1u << 27u;
    }

    /**
     * Clear OMR's PR11 bit.
     *
     * Port n Reset Bit 11
     */
    inline void clear_OMR_PR11() volatile
    {
        OMR &= ~(1u << 27u);
    }

    /**
     * Toggle OMR's PR11 bit.
     *
     * Port n Reset Bit 11
     */
    inline void toggle_OMR_PR11() volatile
    {
        OMR ^= 1u << 27u;
    }

    /**
     * Set OMR's PR10 bit.
     *
     * Port n Reset Bit 10
     */
    inline void set_OMR_PR10() volatile
    {
        OMR |= 1u << 26u;
    }

    /**
     * Clear OMR's PR10 bit.
     *
     * Port n Reset Bit 10
     */
    inline void clear_OMR_PR10() volatile
    {
        OMR &= ~(1u << 26u);
    }

    /**
     * Toggle OMR's PR10 bit.
     *
     * Port n Reset Bit 10
     */
    inline void toggle_OMR_PR10() volatile
    {
        OMR ^= 1u << 26u;
    }

    /**
     * Set OMR's PR9 bit.
     *
     * Port n Reset Bit 9
     */
    inline void set_OMR_PR9() volatile
    {
        OMR |= 1u << 25u;
    }

    /**
     * Clear OMR's PR9 bit.
     *
     * Port n Reset Bit 9
     */
    inline void clear_OMR_PR9() volatile
    {
        OMR &= ~(1u << 25u);
    }

    /**
     * Toggle OMR's PR9 bit.
     *
     * Port n Reset Bit 9
     */
    inline void toggle_OMR_PR9() volatile
    {
        OMR ^= 1u << 25u;
    }

    /**
     * Set OMR's PR8 bit.
     *
     * Port n Reset Bit 8
     */
    inline void set_OMR_PR8() volatile
    {
        OMR |= 1u << 24u;
    }

    /**
     * Clear OMR's PR8 bit.
     *
     * Port n Reset Bit 8
     */
    inline void clear_OMR_PR8() volatile
    {
        OMR &= ~(1u << 24u);
    }

    /**
     * Toggle OMR's PR8 bit.
     *
     * Port n Reset Bit 8
     */
    inline void toggle_OMR_PR8() volatile
    {
        OMR ^= 1u << 24u;
    }

    /**
     * Set OMR's PR7 bit.
     *
     * Port n Reset Bit 7
     */
    inline void set_OMR_PR7() volatile
    {
        OMR |= 1u << 23u;
    }

    /**
     * Clear OMR's PR7 bit.
     *
     * Port n Reset Bit 7
     */
    inline void clear_OMR_PR7() volatile
    {
        OMR &= ~(1u << 23u);
    }

    /**
     * Toggle OMR's PR7 bit.
     *
     * Port n Reset Bit 7
     */
    inline void toggle_OMR_PR7() volatile
    {
        OMR ^= 1u << 23u;
    }

    /**
     * Set OMR's PR6 bit.
     *
     * Port n Reset Bit 6
     */
    inline void set_OMR_PR6() volatile
    {
        OMR |= 1u << 22u;
    }

    /**
     * Clear OMR's PR6 bit.
     *
     * Port n Reset Bit 6
     */
    inline void clear_OMR_PR6() volatile
    {
        OMR &= ~(1u << 22u);
    }

    /**
     * Toggle OMR's PR6 bit.
     *
     * Port n Reset Bit 6
     */
    inline void toggle_OMR_PR6() volatile
    {
        OMR ^= 1u << 22u;
    }

    /**
     * Set OMR's PR5 bit.
     *
     * Port n Reset Bit 5
     */
    inline void set_OMR_PR5() volatile
    {
        OMR |= 1u << 21u;
    }

    /**
     * Clear OMR's PR5 bit.
     *
     * Port n Reset Bit 5
     */
    inline void clear_OMR_PR5() volatile
    {
        OMR &= ~(1u << 21u);
    }

    /**
     * Toggle OMR's PR5 bit.
     *
     * Port n Reset Bit 5
     */
    inline void toggle_OMR_PR5() volatile
    {
        OMR ^= 1u << 21u;
    }

    /**
     * Set OMR's PR4 bit.
     *
     * Port n Reset Bit 4
     */
    inline void set_OMR_PR4() volatile
    {
        OMR |= 1u << 20u;
    }

    /**
     * Clear OMR's PR4 bit.
     *
     * Port n Reset Bit 4
     */
    inline void clear_OMR_PR4() volatile
    {
        OMR &= ~(1u << 20u);
    }

    /**
     * Toggle OMR's PR4 bit.
     *
     * Port n Reset Bit 4
     */
    inline void toggle_OMR_PR4() volatile
    {
        OMR ^= 1u << 20u;
    }

    /**
     * Set OMR's PR3 bit.
     *
     * Port n Reset Bit 3
     */
    inline void set_OMR_PR3() volatile
    {
        OMR |= 1u << 19u;
    }

    /**
     * Clear OMR's PR3 bit.
     *
     * Port n Reset Bit 3
     */
    inline void clear_OMR_PR3() volatile
    {
        OMR &= ~(1u << 19u);
    }

    /**
     * Toggle OMR's PR3 bit.
     *
     * Port n Reset Bit 3
     */
    inline void toggle_OMR_PR3() volatile
    {
        OMR ^= 1u << 19u;
    }

    /**
     * Set OMR's PR2 bit.
     *
     * Port n Reset Bit 2
     */
    inline void set_OMR_PR2() volatile
    {
        OMR |= 1u << 18u;
    }

    /**
     * Clear OMR's PR2 bit.
     *
     * Port n Reset Bit 2
     */
    inline void clear_OMR_PR2() volatile
    {
        OMR &= ~(1u << 18u);
    }

    /**
     * Toggle OMR's PR2 bit.
     *
     * Port n Reset Bit 2
     */
    inline void toggle_OMR_PR2() volatile
    {
        OMR ^= 1u << 18u;
    }

    /**
     * Set OMR's PR1 bit.
     *
     * Port n Reset Bit 1
     */
    inline void set_OMR_PR1() volatile
    {
        OMR |= 1u << 17u;
    }

    /**
     * Clear OMR's PR1 bit.
     *
     * Port n Reset Bit 1
     */
    inline void clear_OMR_PR1() volatile
    {
        OMR &= ~(1u << 17u);
    }

    /**
     * Toggle OMR's PR1 bit.
     *
     * Port n Reset Bit 1
     */
    inline void toggle_OMR_PR1() volatile
    {
        OMR ^= 1u << 17u;
    }

    /**
     * Set OMR's PR0 bit.
     *
     * Port n Reset Bit 0
     */
    inline void set_OMR_PR0() volatile
    {
        OMR |= 1u << 16u;
    }

    /**
     * Clear OMR's PR0 bit.
     *
     * Port n Reset Bit 0
     */
    inline void clear_OMR_PR0() volatile
    {
        OMR &= ~(1u << 16u);
    }

    /**
     * Toggle OMR's PR0 bit.
     *
     * Port n Reset Bit 0
     */
    inline void toggle_OMR_PR0() volatile
    {
        OMR ^= 1u << 16u;
    }

    /**
     * Set OMR's PS15 bit.
     *
     * Port n Set Bit 15
     */
    inline void set_OMR_PS15() volatile
    {
        OMR |= 1u << 15u;
    }

    /**
     * Clear OMR's PS15 bit.
     *
     * Port n Set Bit 15
     */
    inline void clear_OMR_PS15() volatile
    {
        OMR &= ~(1u << 15u);
    }

    /**
     * Toggle OMR's PS15 bit.
     *
     * Port n Set Bit 15
     */
    inline void toggle_OMR_PS15() volatile
    {
        OMR ^= 1u << 15u;
    }

    /**
     * Set OMR's PS14 bit.
     *
     * Port n Set Bit 14
     */
    inline void set_OMR_PS14() volatile
    {
        OMR |= 1u << 14u;
    }

    /**
     * Clear OMR's PS14 bit.
     *
     * Port n Set Bit 14
     */
    inline void clear_OMR_PS14() volatile
    {
        OMR &= ~(1u << 14u);
    }

    /**
     * Toggle OMR's PS14 bit.
     *
     * Port n Set Bit 14
     */
    inline void toggle_OMR_PS14() volatile
    {
        OMR ^= 1u << 14u;
    }

    /**
     * Set OMR's PS13 bit.
     *
     * Port n Set Bit 13
     */
    inline void set_OMR_PS13() volatile
    {
        OMR |= 1u << 13u;
    }

    /**
     * Clear OMR's PS13 bit.
     *
     * Port n Set Bit 13
     */
    inline void clear_OMR_PS13() volatile
    {
        OMR &= ~(1u << 13u);
    }

    /**
     * Toggle OMR's PS13 bit.
     *
     * Port n Set Bit 13
     */
    inline void toggle_OMR_PS13() volatile
    {
        OMR ^= 1u << 13u;
    }

    /**
     * Set OMR's PS12 bit.
     *
     * Port n Set Bit 12
     */
    inline void set_OMR_PS12() volatile
    {
        OMR |= 1u << 12u;
    }

    /**
     * Clear OMR's PS12 bit.
     *
     * Port n Set Bit 12
     */
    inline void clear_OMR_PS12() volatile
    {
        OMR &= ~(1u << 12u);
    }

    /**
     * Toggle OMR's PS12 bit.
     *
     * Port n Set Bit 12
     */
    inline void toggle_OMR_PS12() volatile
    {
        OMR ^= 1u << 12u;
    }

    /**
     * Set OMR's PS11 bit.
     *
     * Port n Set Bit 11
     */
    inline void set_OMR_PS11() volatile
    {
        OMR |= 1u << 11u;
    }

    /**
     * Clear OMR's PS11 bit.
     *
     * Port n Set Bit 11
     */
    inline void clear_OMR_PS11() volatile
    {
        OMR &= ~(1u << 11u);
    }

    /**
     * Toggle OMR's PS11 bit.
     *
     * Port n Set Bit 11
     */
    inline void toggle_OMR_PS11() volatile
    {
        OMR ^= 1u << 11u;
    }

    /**
     * Set OMR's PS10 bit.
     *
     * Port n Set Bit 10
     */
    inline void set_OMR_PS10() volatile
    {
        OMR |= 1u << 10u;
    }

    /**
     * Clear OMR's PS10 bit.
     *
     * Port n Set Bit 10
     */
    inline void clear_OMR_PS10() volatile
    {
        OMR &= ~(1u << 10u);
    }

    /**
     * Toggle OMR's PS10 bit.
     *
     * Port n Set Bit 10
     */
    inline void toggle_OMR_PS10() volatile
    {
        OMR ^= 1u << 10u;
    }

    /**
     * Set OMR's PS9 bit.
     *
     * Port n Set Bit 9
     */
    inline void set_OMR_PS9() volatile
    {
        OMR |= 1u << 9u;
    }

    /**
     * Clear OMR's PS9 bit.
     *
     * Port n Set Bit 9
     */
    inline void clear_OMR_PS9() volatile
    {
        OMR &= ~(1u << 9u);
    }

    /**
     * Toggle OMR's PS9 bit.
     *
     * Port n Set Bit 9
     */
    inline void toggle_OMR_PS9() volatile
    {
        OMR ^= 1u << 9u;
    }

    /**
     * Set OMR's PS8 bit.
     *
     * Port n Set Bit 8
     */
    inline void set_OMR_PS8() volatile
    {
        OMR |= 1u << 8u;
    }

    /**
     * Clear OMR's PS8 bit.
     *
     * Port n Set Bit 8
     */
    inline void clear_OMR_PS8() volatile
    {
        OMR &= ~(1u << 8u);
    }

    /**
     * Toggle OMR's PS8 bit.
     *
     * Port n Set Bit 8
     */
    inline void toggle_OMR_PS8() volatile
    {
        OMR ^= 1u << 8u;
    }

    /**
     * Set OMR's PS7 bit.
     *
     * Port n Set Bit 7
     */
    inline void set_OMR_PS7() volatile
    {
        OMR |= 1u << 7u;
    }

    /**
     * Clear OMR's PS7 bit.
     *
     * Port n Set Bit 7
     */
    inline void clear_OMR_PS7() volatile
    {
        OMR &= ~(1u << 7u);
    }

    /**
     * Toggle OMR's PS7 bit.
     *
     * Port n Set Bit 7
     */
    inline void toggle_OMR_PS7() volatile
    {
        OMR ^= 1u << 7u;
    }

    /**
     * Set OMR's PS6 bit.
     *
     * Port n Set Bit 6
     */
    inline void set_OMR_PS6() volatile
    {
        OMR |= 1u << 6u;
    }

    /**
     * Clear OMR's PS6 bit.
     *
     * Port n Set Bit 6
     */
    inline void clear_OMR_PS6() volatile
    {
        OMR &= ~(1u << 6u);
    }

    /**
     * Toggle OMR's PS6 bit.
     *
     * Port n Set Bit 6
     */
    inline void toggle_OMR_PS6() volatile
    {
        OMR ^= 1u << 6u;
    }

    /**
     * Set OMR's PS5 bit.
     *
     * Port n Set Bit 5
     */
    inline void set_OMR_PS5() volatile
    {
        OMR |= 1u << 5u;
    }

    /**
     * Clear OMR's PS5 bit.
     *
     * Port n Set Bit 5
     */
    inline void clear_OMR_PS5() volatile
    {
        OMR &= ~(1u << 5u);
    }

    /**
     * Toggle OMR's PS5 bit.
     *
     * Port n Set Bit 5
     */
    inline void toggle_OMR_PS5() volatile
    {
        OMR ^= 1u << 5u;
    }

    /**
     * Set OMR's PS4 bit.
     *
     * Port n Set Bit 4
     */
    inline void set_OMR_PS4() volatile
    {
        OMR |= 1u << 4u;
    }

    /**
     * Clear OMR's PS4 bit.
     *
     * Port n Set Bit 4
     */
    inline void clear_OMR_PS4() volatile
    {
        OMR &= ~(1u << 4u);
    }

    /**
     * Toggle OMR's PS4 bit.
     *
     * Port n Set Bit 4
     */
    inline void toggle_OMR_PS4() volatile
    {
        OMR ^= 1u << 4u;
    }

    /**
     * Set OMR's PS3 bit.
     *
     * Port n Set Bit 3
     */
    inline void set_OMR_PS3() volatile
    {
        OMR |= 1u << 3u;
    }

    /**
     * Clear OMR's PS3 bit.
     *
     * Port n Set Bit 3
     */
    inline void clear_OMR_PS3() volatile
    {
        OMR &= ~(1u << 3u);
    }

    /**
     * Toggle OMR's PS3 bit.
     *
     * Port n Set Bit 3
     */
    inline void toggle_OMR_PS3() volatile
    {
        OMR ^= 1u << 3u;
    }

    /**
     * Set OMR's PS2 bit.
     *
     * Port n Set Bit 2
     */
    inline void set_OMR_PS2() volatile
    {
        OMR |= 1u << 2u;
    }

    /**
     * Clear OMR's PS2 bit.
     *
     * Port n Set Bit 2
     */
    inline void clear_OMR_PS2() volatile
    {
        OMR &= ~(1u << 2u);
    }

    /**
     * Toggle OMR's PS2 bit.
     *
     * Port n Set Bit 2
     */
    inline void toggle_OMR_PS2() volatile
    {
        OMR ^= 1u << 2u;
    }

    /**
     * Set OMR's PS1 bit.
     *
     * Port n Set Bit 1
     */
    inline void set_OMR_PS1() volatile
    {
        OMR |= 1u << 1u;
    }

    /**
     * Clear OMR's PS1 bit.
     *
     * Port n Set Bit 1
     */
    inline void clear_OMR_PS1() volatile
    {
        OMR &= ~(1u << 1u);
    }

    /**
     * Toggle OMR's PS1 bit.
     *
     * Port n Set Bit 1
     */
    inline void toggle_OMR_PS1() volatile
    {
        OMR ^= 1u << 1u;
    }

    /**
     * Set OMR's PS0 bit.
     *
     * Port n Set Bit 0
     */
    inline void set_OMR_PS0() volatile
    {
        OMR |= 1u << 0u;
    }

    /**
     * Clear OMR's PS0 bit.
     *
     * Port n Set Bit 0
     */
    inline void clear_OMR_PS0() volatile
    {
        OMR &= ~(1u << 0u);
    }

    /**
     * Toggle OMR's PS0 bit.
     *
     * Port n Set Bit 0
     */
    inline void toggle_OMR_PS0() volatile
    {
        OMR ^= 1u << 0u;
    }

    /**
     * Set all of OMR's bit fields.
     *
     * (write-only) Port 15 Output Modification Register
     */
    inline void set_OMR(bool PR15, bool PR14, bool PR13, bool PR12, bool PR11,
                        bool PR10, bool PR9, bool PR8, bool PR7, bool PR6,
                        bool PR5, bool PR4, bool PR3, bool PR2, bool PR1,
                        bool PR0, bool PS15, bool PS14, bool PS13, bool PS12,
                        bool PS11, bool PS10, bool PS9, bool PS8, bool PS7,
                        bool PS6, bool PS5, bool PS4, bool PS3, bool PS2,
                        bool PS1, bool PS0) volatile
    {
        uint32_t curr = OMR;

        curr &= ~(0b1u << 31u);
        curr |= (PR15 & 0b1u) << 31u;
        curr &= ~(0b1u << 30u);
        curr |= (PR14 & 0b1u) << 30u;
        curr &= ~(0b1u << 29u);
        curr |= (PR13 & 0b1u) << 29u;
        curr &= ~(0b1u << 28u);
        curr |= (PR12 & 0b1u) << 28u;
        curr &= ~(0b1u << 27u);
        curr |= (PR11 & 0b1u) << 27u;
        curr &= ~(0b1u << 26u);
        curr |= (PR10 & 0b1u) << 26u;
        curr &= ~(0b1u << 25u);
        curr |= (PR9 & 0b1u) << 25u;
        curr &= ~(0b1u << 24u);
        curr |= (PR8 & 0b1u) << 24u;
        curr &= ~(0b1u << 23u);
        curr |= (PR7 & 0b1u) << 23u;
        curr &= ~(0b1u << 22u);
        curr |= (PR6 & 0b1u) << 22u;
        curr &= ~(0b1u << 21u);
        curr |= (PR5 & 0b1u) << 21u;
        curr &= ~(0b1u << 20u);
        curr |= (PR4 & 0b1u) << 20u;
        curr &= ~(0b1u << 19u);
        curr |= (PR3 & 0b1u) << 19u;
        curr &= ~(0b1u << 18u);
        curr |= (PR2 & 0b1u) << 18u;
        curr &= ~(0b1u << 17u);
        curr |= (PR1 & 0b1u) << 17u;
        curr &= ~(0b1u << 16u);
        curr |= (PR0 & 0b1u) << 16u;
        curr &= ~(0b1u << 15u);
        curr |= (PS15 & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (PS14 & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (PS13 & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (PS12 & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (PS11 & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (PS10 & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (PS9 & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (PS8 & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (PS7 & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (PS6 & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (PS5 & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (PS4 & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (PS3 & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (PS2 & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (PS1 & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (PS0 & 0b1u) << 0u;

        OMR = curr;
    }

    /**
     * Get IOCR0's PC3 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR0_PC3() volatile
    {
        return PORT15_IOCR0_PC3((IOCR0 >> 27u) & 0b11111u);
    }

    /**
     * Set IOCR0's PC3 field.
     *
     * Port Control for Port n Pin 0 to 3
     */
    inline void set_IOCR0_PC3(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR0;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(value) & 0b11111u) << 27u;

        IOCR0 = curr;
    }

    /**
     * Get IOCR0's PC2 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR0_PC2() volatile
    {
        return PORT15_IOCR0_PC3((IOCR0 >> 19u) & 0b11111u);
    }

    /**
     * Set IOCR0's PC2 field.
     *
     * Port Control for Port n Pin 0 to 3
     */
    inline void set_IOCR0_PC2(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR0;

        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(value) & 0b11111u) << 19u;

        IOCR0 = curr;
    }

    /**
     * Get IOCR0's PC1 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR0_PC1() volatile
    {
        return PORT15_IOCR0_PC3((IOCR0 >> 11u) & 0b11111u);
    }

    /**
     * Set IOCR0's PC1 field.
     *
     * Port Control for Port n Pin 0 to 3
     */
    inline void set_IOCR0_PC1(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR0;

        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(value) & 0b11111u) << 11u;

        IOCR0 = curr;
    }

    /**
     * Get IOCR0's PC0 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR0_PC0() volatile
    {
        return PORT15_IOCR0_PC3((IOCR0 >> 3u) & 0b11111u);
    }

    /**
     * Set IOCR0's PC0 field.
     *
     * Port Control for Port n Pin 0 to 3
     */
    inline void set_IOCR0_PC0(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR0;

        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(value) & 0b11111u) << 3u;

        IOCR0 = curr;
    }

    /**
     * Get all of IOCR0's bit fields.
     */
    inline void get_IOCR0(PORT15_IOCR0_PC3 &PC3, PORT15_IOCR0_PC3 &PC2,
                          PORT15_IOCR0_PC3 &PC1,
                          PORT15_IOCR0_PC3 &PC0) volatile
    {
        uint32_t curr = IOCR0;

        PC3 = PORT15_IOCR0_PC3((curr >> 27u) & 0b11111u);
        PC2 = PORT15_IOCR0_PC3((curr >> 19u) & 0b11111u);
        PC1 = PORT15_IOCR0_PC3((curr >> 11u) & 0b11111u);
        PC0 = PORT15_IOCR0_PC3((curr >> 3u) & 0b11111u);
    }

    /**
     * Set all of IOCR0's bit fields.
     *
     * (read-write) Port 15 Input/Output Control Register 0
     */
    inline void set_IOCR0(PORT15_IOCR0_PC3 PC3, PORT15_IOCR0_PC3 PC2,
                          PORT15_IOCR0_PC3 PC1, PORT15_IOCR0_PC3 PC0) volatile
    {
        uint32_t curr = IOCR0;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(PC3) & 0b11111u) << 27u;
        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(PC2) & 0b11111u) << 19u;
        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(PC1) & 0b11111u) << 11u;
        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(PC0) & 0b11111u) << 3u;

        IOCR0 = curr;
    }

    /**
     * Get IOCR4's PC7 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR4_PC7() volatile
    {
        return PORT15_IOCR0_PC3((IOCR4 >> 27u) & 0b11111u);
    }

    /**
     * Set IOCR4's PC7 field.
     *
     * Port Control for Port n Pin 4 to 7
     */
    inline void set_IOCR4_PC7(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR4;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(value) & 0b11111u) << 27u;

        IOCR4 = curr;
    }

    /**
     * Get IOCR4's PC6 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR4_PC6() volatile
    {
        return PORT15_IOCR0_PC3((IOCR4 >> 19u) & 0b11111u);
    }

    /**
     * Set IOCR4's PC6 field.
     *
     * Port Control for Port n Pin 4 to 7
     */
    inline void set_IOCR4_PC6(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR4;

        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(value) & 0b11111u) << 19u;

        IOCR4 = curr;
    }

    /**
     * Get IOCR4's PC5 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR4_PC5() volatile
    {
        return PORT15_IOCR0_PC3((IOCR4 >> 11u) & 0b11111u);
    }

    /**
     * Set IOCR4's PC5 field.
     *
     * Port Control for Port n Pin 4 to 7
     */
    inline void set_IOCR4_PC5(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR4;

        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(value) & 0b11111u) << 11u;

        IOCR4 = curr;
    }

    /**
     * Get IOCR4's PC4 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR4_PC4() volatile
    {
        return PORT15_IOCR0_PC3((IOCR4 >> 3u) & 0b11111u);
    }

    /**
     * Set IOCR4's PC4 field.
     *
     * Port Control for Port n Pin 4 to 7
     */
    inline void set_IOCR4_PC4(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR4;

        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(value) & 0b11111u) << 3u;

        IOCR4 = curr;
    }

    /**
     * Get all of IOCR4's bit fields.
     */
    inline void get_IOCR4(PORT15_IOCR0_PC3 &PC7, PORT15_IOCR0_PC3 &PC6,
                          PORT15_IOCR0_PC3 &PC5,
                          PORT15_IOCR0_PC3 &PC4) volatile
    {
        uint32_t curr = IOCR4;

        PC7 = PORT15_IOCR0_PC3((curr >> 27u) & 0b11111u);
        PC6 = PORT15_IOCR0_PC3((curr >> 19u) & 0b11111u);
        PC5 = PORT15_IOCR0_PC3((curr >> 11u) & 0b11111u);
        PC4 = PORT15_IOCR0_PC3((curr >> 3u) & 0b11111u);
    }

    /**
     * Set all of IOCR4's bit fields.
     *
     * (read-write) Port 15 Input/Output Control Register 4
     */
    inline void set_IOCR4(PORT15_IOCR0_PC3 PC7, PORT15_IOCR0_PC3 PC6,
                          PORT15_IOCR0_PC3 PC5, PORT15_IOCR0_PC3 PC4) volatile
    {
        uint32_t curr = IOCR4;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(PC7) & 0b11111u) << 27u;
        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(PC6) & 0b11111u) << 19u;
        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(PC5) & 0b11111u) << 11u;
        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(PC4) & 0b11111u) << 3u;

        IOCR4 = curr;
    }

    /**
     * Get IOCR8's PC11 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR8_PC11() volatile
    {
        return PORT15_IOCR0_PC3((IOCR8 >> 27u) & 0b11111u);
    }

    /**
     * Set IOCR8's PC11 field.
     *
     * Port Control for Port n Pin 8 to 11
     */
    inline void set_IOCR8_PC11(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR8;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(value) & 0b11111u) << 27u;

        IOCR8 = curr;
    }

    /**
     * Get IOCR8's PC10 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR8_PC10() volatile
    {
        return PORT15_IOCR0_PC3((IOCR8 >> 19u) & 0b11111u);
    }

    /**
     * Set IOCR8's PC10 field.
     *
     * Port Control for Port n Pin 8 to 11
     */
    inline void set_IOCR8_PC10(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR8;

        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(value) & 0b11111u) << 19u;

        IOCR8 = curr;
    }

    /**
     * Get IOCR8's PC9 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR8_PC9() volatile
    {
        return PORT15_IOCR0_PC3((IOCR8 >> 11u) & 0b11111u);
    }

    /**
     * Set IOCR8's PC9 field.
     *
     * Port Control for Port n Pin 8 to 11
     */
    inline void set_IOCR8_PC9(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR8;

        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(value) & 0b11111u) << 11u;

        IOCR8 = curr;
    }

    /**
     * Get IOCR8's PC8 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR8_PC8() volatile
    {
        return PORT15_IOCR0_PC3((IOCR8 >> 3u) & 0b11111u);
    }

    /**
     * Set IOCR8's PC8 field.
     *
     * Port Control for Port n Pin 8 to 11
     */
    inline void set_IOCR8_PC8(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR8;

        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(value) & 0b11111u) << 3u;

        IOCR8 = curr;
    }

    /**
     * Get all of IOCR8's bit fields.
     */
    inline void get_IOCR8(PORT15_IOCR0_PC3 &PC11, PORT15_IOCR0_PC3 &PC10,
                          PORT15_IOCR0_PC3 &PC9,
                          PORT15_IOCR0_PC3 &PC8) volatile
    {
        uint32_t curr = IOCR8;

        PC11 = PORT15_IOCR0_PC3((curr >> 27u) & 0b11111u);
        PC10 = PORT15_IOCR0_PC3((curr >> 19u) & 0b11111u);
        PC9 = PORT15_IOCR0_PC3((curr >> 11u) & 0b11111u);
        PC8 = PORT15_IOCR0_PC3((curr >> 3u) & 0b11111u);
    }

    /**
     * Set all of IOCR8's bit fields.
     *
     * (read-write) Port 15 Input/Output Control Register 8
     */
    inline void set_IOCR8(PORT15_IOCR0_PC3 PC11, PORT15_IOCR0_PC3 PC10,
                          PORT15_IOCR0_PC3 PC9, PORT15_IOCR0_PC3 PC8) volatile
    {
        uint32_t curr = IOCR8;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(PC11) & 0b11111u) << 27u;
        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(PC10) & 0b11111u) << 19u;
        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(PC9) & 0b11111u) << 11u;
        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(PC8) & 0b11111u) << 3u;

        IOCR8 = curr;
    }

    /**
     * Get IOCR12's PC15 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR12_PC15() volatile
    {
        return PORT15_IOCR0_PC3((IOCR12 >> 27u) & 0b11111u);
    }

    /**
     * Set IOCR12's PC15 field.
     *
     * Port Control for Port n Pin 12 to 15
     */
    inline void set_IOCR12_PC15(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR12;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(value) & 0b11111u) << 27u;

        IOCR12 = curr;
    }

    /**
     * Get IOCR12's PC14 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR12_PC14() volatile
    {
        return PORT15_IOCR0_PC3((IOCR12 >> 19u) & 0b11111u);
    }

    /**
     * Set IOCR12's PC14 field.
     *
     * Port Control for Port n Pin 12 to 15
     */
    inline void set_IOCR12_PC14(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR12;

        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(value) & 0b11111u) << 19u;

        IOCR12 = curr;
    }

    /**
     * Get IOCR12's PC13 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR12_PC13() volatile
    {
        return PORT15_IOCR0_PC3((IOCR12 >> 11u) & 0b11111u);
    }

    /**
     * Set IOCR12's PC13 field.
     *
     * Port Control for Port n Pin 12 to 15
     */
    inline void set_IOCR12_PC13(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR12;

        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(value) & 0b11111u) << 11u;

        IOCR12 = curr;
    }

    /**
     * Get IOCR12's PC12 field.
     */
    inline PORT15_IOCR0_PC3 get_IOCR12_PC12() volatile
    {
        return PORT15_IOCR0_PC3((IOCR12 >> 3u) & 0b11111u);
    }

    /**
     * Set IOCR12's PC12 field.
     *
     * Port Control for Port n Pin 12 to 15
     */
    inline void set_IOCR12_PC12(PORT15_IOCR0_PC3 value) volatile
    {
        uint32_t curr = IOCR12;

        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(value) & 0b11111u) << 3u;

        IOCR12 = curr;
    }

    /**
     * Get all of IOCR12's bit fields.
     */
    inline void get_IOCR12(PORT15_IOCR0_PC3 &PC15, PORT15_IOCR0_PC3 &PC14,
                           PORT15_IOCR0_PC3 &PC13,
                           PORT15_IOCR0_PC3 &PC12) volatile
    {
        uint32_t curr = IOCR12;

        PC15 = PORT15_IOCR0_PC3((curr >> 27u) & 0b11111u);
        PC14 = PORT15_IOCR0_PC3((curr >> 19u) & 0b11111u);
        PC13 = PORT15_IOCR0_PC3((curr >> 11u) & 0b11111u);
        PC12 = PORT15_IOCR0_PC3((curr >> 3u) & 0b11111u);
    }

    /**
     * Set all of IOCR12's bit fields.
     *
     * (read-write) Port 15 Input/Output Control Register 12
     */
    inline void set_IOCR12(PORT15_IOCR0_PC3 PC15, PORT15_IOCR0_PC3 PC14,
                           PORT15_IOCR0_PC3 PC13,
                           PORT15_IOCR0_PC3 PC12) volatile
    {
        uint32_t curr = IOCR12;

        curr &= ~(0b11111u << 27u);
        curr |= (std::to_underlying(PC15) & 0b11111u) << 27u;
        curr &= ~(0b11111u << 19u);
        curr |= (std::to_underlying(PC14) & 0b11111u) << 19u;
        curr &= ~(0b11111u << 11u);
        curr |= (std::to_underlying(PC13) & 0b11111u) << 11u;
        curr &= ~(0b11111u << 3u);
        curr |= (std::to_underlying(PC12) & 0b11111u) << 3u;

        IOCR12 = curr;
    }

    /**
     * Get IN's P15 bit.
     */
    inline PORT15_OUT_P15 get_IN_P15() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 15u));
    }

    /**
     * Get IN's P14 bit.
     */
    inline PORT15_OUT_P15 get_IN_P14() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 14u));
    }

    /**
     * Get IN's P13 bit.
     */
    inline PORT15_OUT_P15 get_IN_P13() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 13u));
    }

    /**
     * Get IN's P12 bit.
     */
    inline PORT15_OUT_P15 get_IN_P12() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 12u));
    }

    /**
     * Get IN's P11 bit.
     */
    inline PORT15_OUT_P15 get_IN_P11() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 11u));
    }

    /**
     * Get IN's P10 bit.
     */
    inline PORT15_OUT_P15 get_IN_P10() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 10u));
    }

    /**
     * Get IN's P9 bit.
     */
    inline PORT15_OUT_P15 get_IN_P9() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 9u));
    }

    /**
     * Get IN's P8 bit.
     */
    inline PORT15_OUT_P15 get_IN_P8() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 8u));
    }

    /**
     * Get IN's P7 bit.
     */
    inline PORT15_OUT_P15 get_IN_P7() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 7u));
    }

    /**
     * Get IN's P6 bit.
     */
    inline PORT15_OUT_P15 get_IN_P6() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 6u));
    }

    /**
     * Get IN's P5 bit.
     */
    inline PORT15_OUT_P15 get_IN_P5() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 5u));
    }

    /**
     * Get IN's P4 bit.
     */
    inline PORT15_OUT_P15 get_IN_P4() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 4u));
    }

    /**
     * Get IN's P3 bit.
     */
    inline PORT15_OUT_P15 get_IN_P3() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 3u));
    }

    /**
     * Get IN's P2 bit.
     */
    inline PORT15_OUT_P15 get_IN_P2() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 2u));
    }

    /**
     * Get IN's P1 bit.
     */
    inline PORT15_OUT_P15 get_IN_P1() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 1u));
    }

    /**
     * Get IN's P0 bit.
     */
    inline PORT15_OUT_P15 get_IN_P0() volatile
    {
        return PORT15_OUT_P15(IN & (1u << 0u));
    }

    /**
     * Get all of IN's bit fields.
     */
    inline void get_IN(PORT15_OUT_P15 &P15, PORT15_OUT_P15 &P14,
                       PORT15_OUT_P15 &P13, PORT15_OUT_P15 &P12,
                       PORT15_OUT_P15 &P11, PORT15_OUT_P15 &P10,
                       PORT15_OUT_P15 &P9, PORT15_OUT_P15 &P8,
                       PORT15_OUT_P15 &P7, PORT15_OUT_P15 &P6,
                       PORT15_OUT_P15 &P5, PORT15_OUT_P15 &P4,
                       PORT15_OUT_P15 &P3, PORT15_OUT_P15 &P2,
                       PORT15_OUT_P15 &P1, PORT15_OUT_P15 &P0) volatile
    {
        uint32_t curr = IN;

        P15 = PORT15_OUT_P15(curr & (1u << 15u));
        P14 = PORT15_OUT_P15(curr & (1u << 14u));
        P13 = PORT15_OUT_P15(curr & (1u << 13u));
        P12 = PORT15_OUT_P15(curr & (1u << 12u));
        P11 = PORT15_OUT_P15(curr & (1u << 11u));
        P10 = PORT15_OUT_P15(curr & (1u << 10u));
        P9 = PORT15_OUT_P15(curr & (1u << 9u));
        P8 = PORT15_OUT_P15(curr & (1u << 8u));
        P7 = PORT15_OUT_P15(curr & (1u << 7u));
        P6 = PORT15_OUT_P15(curr & (1u << 6u));
        P5 = PORT15_OUT_P15(curr & (1u << 5u));
        P4 = PORT15_OUT_P15(curr & (1u << 4u));
        P3 = PORT15_OUT_P15(curr & (1u << 3u));
        P2 = PORT15_OUT_P15(curr & (1u << 2u));
        P1 = PORT15_OUT_P15(curr & (1u << 1u));
        P0 = PORT15_OUT_P15(curr & (1u << 0u));
    }

    /**
     * Get PDISC's PDIS15 bit.
     */
    inline PORT15_PDISC_PDIS15 get_PDISC_PDIS15() volatile
    {
        return PORT15_PDISC_PDIS15(PDISC & (1u << 15u));
    }

    /**
     * Set PDISC's PDIS15 bit.
     *
     * Pad Disable for Port 15 Pin 15
     */
    inline void set_PDISC_PDIS15() volatile
    {
        PDISC |= 1u << 15u;
    }

    /**
     * Clear PDISC's PDIS15 bit.
     *
     * Pad Disable for Port 15 Pin 15
     */
    inline void clear_PDISC_PDIS15() volatile
    {
        PDISC &= ~(1u << 15u);
    }

    /**
     * Toggle PDISC's PDIS15 bit.
     *
     * Pad Disable for Port 15 Pin 15
     */
    inline void toggle_PDISC_PDIS15() volatile
    {
        PDISC ^= 1u << 15u;
    }

    /**
     * Get PDISC's PDIS14 bit.
     */
    inline PORT15_PDISC_PDIS14 get_PDISC_PDIS14() volatile
    {
        return PORT15_PDISC_PDIS14(PDISC & (1u << 14u));
    }

    /**
     * Set PDISC's PDIS14 bit.
     *
     * Pad Disable for Port 15 Pin 14
     */
    inline void set_PDISC_PDIS14() volatile
    {
        PDISC |= 1u << 14u;
    }

    /**
     * Clear PDISC's PDIS14 bit.
     *
     * Pad Disable for Port 15 Pin 14
     */
    inline void clear_PDISC_PDIS14() volatile
    {
        PDISC &= ~(1u << 14u);
    }

    /**
     * Toggle PDISC's PDIS14 bit.
     *
     * Pad Disable for Port 15 Pin 14
     */
    inline void toggle_PDISC_PDIS14() volatile
    {
        PDISC ^= 1u << 14u;
    }

    /**
     * Get PDISC's PDIS13 bit.
     */
    inline PORT15_PDISC_PDIS13 get_PDISC_PDIS13() volatile
    {
        return PORT15_PDISC_PDIS13(PDISC & (1u << 13u));
    }

    /**
     * Set PDISC's PDIS13 bit.
     *
     * Pad Disable for Port 15 Pin 13
     */
    inline void set_PDISC_PDIS13() volatile
    {
        PDISC |= 1u << 13u;
    }

    /**
     * Clear PDISC's PDIS13 bit.
     *
     * Pad Disable for Port 15 Pin 13
     */
    inline void clear_PDISC_PDIS13() volatile
    {
        PDISC &= ~(1u << 13u);
    }

    /**
     * Toggle PDISC's PDIS13 bit.
     *
     * Pad Disable for Port 15 Pin 13
     */
    inline void toggle_PDISC_PDIS13() volatile
    {
        PDISC ^= 1u << 13u;
    }

    /**
     * Get PDISC's PDIS12 bit.
     */
    inline PORT15_PDISC_PDIS12 get_PDISC_PDIS12() volatile
    {
        return PORT15_PDISC_PDIS12(PDISC & (1u << 12u));
    }

    /**
     * Set PDISC's PDIS12 bit.
     *
     * Pad Disable for Port 15 Pin 12
     */
    inline void set_PDISC_PDIS12() volatile
    {
        PDISC |= 1u << 12u;
    }

    /**
     * Clear PDISC's PDIS12 bit.
     *
     * Pad Disable for Port 15 Pin 12
     */
    inline void clear_PDISC_PDIS12() volatile
    {
        PDISC &= ~(1u << 12u);
    }

    /**
     * Toggle PDISC's PDIS12 bit.
     *
     * Pad Disable for Port 15 Pin 12
     */
    inline void toggle_PDISC_PDIS12() volatile
    {
        PDISC ^= 1u << 12u;
    }

    /**
     * Get PDISC's PDIS9 bit.
     */
    inline PORT15_PDISC_PDIS9 get_PDISC_PDIS9() volatile
    {
        return PORT15_PDISC_PDIS9(PDISC & (1u << 9u));
    }

    /**
     * Set PDISC's PDIS9 bit.
     *
     * Pad Disable for Port 15 Pin 9
     */
    inline void set_PDISC_PDIS9() volatile
    {
        PDISC |= 1u << 9u;
    }

    /**
     * Clear PDISC's PDIS9 bit.
     *
     * Pad Disable for Port 15 Pin 9
     */
    inline void clear_PDISC_PDIS9() volatile
    {
        PDISC &= ~(1u << 9u);
    }

    /**
     * Toggle PDISC's PDIS9 bit.
     *
     * Pad Disable for Port 15 Pin 9
     */
    inline void toggle_PDISC_PDIS9() volatile
    {
        PDISC ^= 1u << 9u;
    }

    /**
     * Get PDISC's PDIS8 bit.
     */
    inline PORT15_PDISC_PDIS8 get_PDISC_PDIS8() volatile
    {
        return PORT15_PDISC_PDIS8(PDISC & (1u << 8u));
    }

    /**
     * Set PDISC's PDIS8 bit.
     *
     * Pad Disable for Port 15 Pin 8
     */
    inline void set_PDISC_PDIS8() volatile
    {
        PDISC |= 1u << 8u;
    }

    /**
     * Clear PDISC's PDIS8 bit.
     *
     * Pad Disable for Port 15 Pin 8
     */
    inline void clear_PDISC_PDIS8() volatile
    {
        PDISC &= ~(1u << 8u);
    }

    /**
     * Toggle PDISC's PDIS8 bit.
     *
     * Pad Disable for Port 15 Pin 8
     */
    inline void toggle_PDISC_PDIS8() volatile
    {
        PDISC ^= 1u << 8u;
    }

    /**
     * Get PDISC's PDIS7 bit.
     */
    inline PORT15_PDISC_PDIS7 get_PDISC_PDIS7() volatile
    {
        return PORT15_PDISC_PDIS7(PDISC & (1u << 7u));
    }

    /**
     * Set PDISC's PDIS7 bit.
     *
     * Pad Disable for Port 15 Pin 7
     */
    inline void set_PDISC_PDIS7() volatile
    {
        PDISC |= 1u << 7u;
    }

    /**
     * Clear PDISC's PDIS7 bit.
     *
     * Pad Disable for Port 15 Pin 7
     */
    inline void clear_PDISC_PDIS7() volatile
    {
        PDISC &= ~(1u << 7u);
    }

    /**
     * Toggle PDISC's PDIS7 bit.
     *
     * Pad Disable for Port 15 Pin 7
     */
    inline void toggle_PDISC_PDIS7() volatile
    {
        PDISC ^= 1u << 7u;
    }

    /**
     * Get PDISC's PDIS6 bit.
     */
    inline PORT15_PDISC_PDIS6 get_PDISC_PDIS6() volatile
    {
        return PORT15_PDISC_PDIS6(PDISC & (1u << 6u));
    }

    /**
     * Set PDISC's PDIS6 bit.
     *
     * Pad Disable for Port 15 Pin 6
     */
    inline void set_PDISC_PDIS6() volatile
    {
        PDISC |= 1u << 6u;
    }

    /**
     * Clear PDISC's PDIS6 bit.
     *
     * Pad Disable for Port 15 Pin 6
     */
    inline void clear_PDISC_PDIS6() volatile
    {
        PDISC &= ~(1u << 6u);
    }

    /**
     * Toggle PDISC's PDIS6 bit.
     *
     * Pad Disable for Port 15 Pin 6
     */
    inline void toggle_PDISC_PDIS6() volatile
    {
        PDISC ^= 1u << 6u;
    }

    /**
     * Get PDISC's PDIS5 bit.
     */
    inline PORT15_PDISC_PDIS5 get_PDISC_PDIS5() volatile
    {
        return PORT15_PDISC_PDIS5(PDISC & (1u << 5u));
    }

    /**
     * Set PDISC's PDIS5 bit.
     *
     * Pad Disable for Port 15 Pin 5
     */
    inline void set_PDISC_PDIS5() volatile
    {
        PDISC |= 1u << 5u;
    }

    /**
     * Clear PDISC's PDIS5 bit.
     *
     * Pad Disable for Port 15 Pin 5
     */
    inline void clear_PDISC_PDIS5() volatile
    {
        PDISC &= ~(1u << 5u);
    }

    /**
     * Toggle PDISC's PDIS5 bit.
     *
     * Pad Disable for Port 15 Pin 5
     */
    inline void toggle_PDISC_PDIS5() volatile
    {
        PDISC ^= 1u << 5u;
    }

    /**
     * Get PDISC's PDIS4 bit.
     */
    inline PORT15_PDISC_PDIS4 get_PDISC_PDIS4() volatile
    {
        return PORT15_PDISC_PDIS4(PDISC & (1u << 4u));
    }

    /**
     * Set PDISC's PDIS4 bit.
     *
     * Pad Disable for Port 15 Pin 4
     */
    inline void set_PDISC_PDIS4() volatile
    {
        PDISC |= 1u << 4u;
    }

    /**
     * Clear PDISC's PDIS4 bit.
     *
     * Pad Disable for Port 15 Pin 4
     */
    inline void clear_PDISC_PDIS4() volatile
    {
        PDISC &= ~(1u << 4u);
    }

    /**
     * Toggle PDISC's PDIS4 bit.
     *
     * Pad Disable for Port 15 Pin 4
     */
    inline void toggle_PDISC_PDIS4() volatile
    {
        PDISC ^= 1u << 4u;
    }

    /**
     * Get PDISC's PDIS3 bit.
     */
    inline PORT15_PDISC_PDIS3 get_PDISC_PDIS3() volatile
    {
        return PORT15_PDISC_PDIS3(PDISC & (1u << 3u));
    }

    /**
     * Set PDISC's PDIS3 bit.
     *
     * Pad Disable for Port 15 Pin 3
     */
    inline void set_PDISC_PDIS3() volatile
    {
        PDISC |= 1u << 3u;
    }

    /**
     * Clear PDISC's PDIS3 bit.
     *
     * Pad Disable for Port 15 Pin 3
     */
    inline void clear_PDISC_PDIS3() volatile
    {
        PDISC &= ~(1u << 3u);
    }

    /**
     * Toggle PDISC's PDIS3 bit.
     *
     * Pad Disable for Port 15 Pin 3
     */
    inline void toggle_PDISC_PDIS3() volatile
    {
        PDISC ^= 1u << 3u;
    }

    /**
     * Get PDISC's PDIS2 bit.
     */
    inline PORT15_PDISC_PDIS2 get_PDISC_PDIS2() volatile
    {
        return PORT15_PDISC_PDIS2(PDISC & (1u << 2u));
    }

    /**
     * Set PDISC's PDIS2 bit.
     *
     * Pad Disable for Port 15 Pin 2
     */
    inline void set_PDISC_PDIS2() volatile
    {
        PDISC |= 1u << 2u;
    }

    /**
     * Clear PDISC's PDIS2 bit.
     *
     * Pad Disable for Port 15 Pin 2
     */
    inline void clear_PDISC_PDIS2() volatile
    {
        PDISC &= ~(1u << 2u);
    }

    /**
     * Toggle PDISC's PDIS2 bit.
     *
     * Pad Disable for Port 15 Pin 2
     */
    inline void toggle_PDISC_PDIS2() volatile
    {
        PDISC ^= 1u << 2u;
    }

    /**
     * Get all of PDISC's bit fields.
     */
    inline void get_PDISC(PORT15_PDISC_PDIS15 &PDIS15,
                          PORT15_PDISC_PDIS14 &PDIS14,
                          PORT15_PDISC_PDIS13 &PDIS13,
                          PORT15_PDISC_PDIS12 &PDIS12,
                          PORT15_PDISC_PDIS9 &PDIS9, PORT15_PDISC_PDIS8 &PDIS8,
                          PORT15_PDISC_PDIS7 &PDIS7, PORT15_PDISC_PDIS6 &PDIS6,
                          PORT15_PDISC_PDIS5 &PDIS5, PORT15_PDISC_PDIS4 &PDIS4,
                          PORT15_PDISC_PDIS3 &PDIS3,
                          PORT15_PDISC_PDIS2 &PDIS2) volatile
    {
        uint32_t curr = PDISC;

        PDIS15 = PORT15_PDISC_PDIS15(curr & (1u << 15u));
        PDIS14 = PORT15_PDISC_PDIS14(curr & (1u << 14u));
        PDIS13 = PORT15_PDISC_PDIS13(curr & (1u << 13u));
        PDIS12 = PORT15_PDISC_PDIS12(curr & (1u << 12u));
        PDIS9 = PORT15_PDISC_PDIS9(curr & (1u << 9u));
        PDIS8 = PORT15_PDISC_PDIS8(curr & (1u << 8u));
        PDIS7 = PORT15_PDISC_PDIS7(curr & (1u << 7u));
        PDIS6 = PORT15_PDISC_PDIS6(curr & (1u << 6u));
        PDIS5 = PORT15_PDISC_PDIS5(curr & (1u << 5u));
        PDIS4 = PORT15_PDISC_PDIS4(curr & (1u << 4u));
        PDIS3 = PORT15_PDISC_PDIS3(curr & (1u << 3u));
        PDIS2 = PORT15_PDISC_PDIS2(curr & (1u << 2u));
    }

    /**
     * Set all of PDISC's bit fields.
     *
     * (read-write) Port 15 Pin Function Decision Control Register
     */
    inline void set_PDISC(PORT15_PDISC_PDIS15 PDIS15,
                          PORT15_PDISC_PDIS14 PDIS14,
                          PORT15_PDISC_PDIS13 PDIS13,
                          PORT15_PDISC_PDIS12 PDIS12, PORT15_PDISC_PDIS9 PDIS9,
                          PORT15_PDISC_PDIS8 PDIS8, PORT15_PDISC_PDIS7 PDIS7,
                          PORT15_PDISC_PDIS6 PDIS6, PORT15_PDISC_PDIS5 PDIS5,
                          PORT15_PDISC_PDIS4 PDIS4, PORT15_PDISC_PDIS3 PDIS3,
                          PORT15_PDISC_PDIS2 PDIS2) volatile
    {
        uint32_t curr = PDISC;

        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(PDIS15) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(PDIS14) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(PDIS13) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(PDIS12) & 0b1u) << 12u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(PDIS9) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(PDIS8) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(PDIS7) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(PDIS6) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(PDIS5) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(PDIS4) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(PDIS3) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(PDIS2) & 0b1u) << 2u;

        PDISC = curr;
    }

    /**
     * Get PPS's PPS15 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS15() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 15u));
    }

    /**
     * Set PPS's PPS15 bit.
     *
     * Port n Pin Power Save Bit 15
     */
    inline void set_PPS_PPS15() volatile
    {
        PPS |= 1u << 15u;
    }

    /**
     * Clear PPS's PPS15 bit.
     *
     * Port n Pin Power Save Bit 15
     */
    inline void clear_PPS_PPS15() volatile
    {
        PPS &= ~(1u << 15u);
    }

    /**
     * Toggle PPS's PPS15 bit.
     *
     * Port n Pin Power Save Bit 15
     */
    inline void toggle_PPS_PPS15() volatile
    {
        PPS ^= 1u << 15u;
    }

    /**
     * Get PPS's PPS14 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS14() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 14u));
    }

    /**
     * Set PPS's PPS14 bit.
     *
     * Port n Pin Power Save Bit 14
     */
    inline void set_PPS_PPS14() volatile
    {
        PPS |= 1u << 14u;
    }

    /**
     * Clear PPS's PPS14 bit.
     *
     * Port n Pin Power Save Bit 14
     */
    inline void clear_PPS_PPS14() volatile
    {
        PPS &= ~(1u << 14u);
    }

    /**
     * Toggle PPS's PPS14 bit.
     *
     * Port n Pin Power Save Bit 14
     */
    inline void toggle_PPS_PPS14() volatile
    {
        PPS ^= 1u << 14u;
    }

    /**
     * Get PPS's PPS13 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS13() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 13u));
    }

    /**
     * Set PPS's PPS13 bit.
     *
     * Port n Pin Power Save Bit 13
     */
    inline void set_PPS_PPS13() volatile
    {
        PPS |= 1u << 13u;
    }

    /**
     * Clear PPS's PPS13 bit.
     *
     * Port n Pin Power Save Bit 13
     */
    inline void clear_PPS_PPS13() volatile
    {
        PPS &= ~(1u << 13u);
    }

    /**
     * Toggle PPS's PPS13 bit.
     *
     * Port n Pin Power Save Bit 13
     */
    inline void toggle_PPS_PPS13() volatile
    {
        PPS ^= 1u << 13u;
    }

    /**
     * Get PPS's PPS12 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS12() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 12u));
    }

    /**
     * Set PPS's PPS12 bit.
     *
     * Port n Pin Power Save Bit 12
     */
    inline void set_PPS_PPS12() volatile
    {
        PPS |= 1u << 12u;
    }

    /**
     * Clear PPS's PPS12 bit.
     *
     * Port n Pin Power Save Bit 12
     */
    inline void clear_PPS_PPS12() volatile
    {
        PPS &= ~(1u << 12u);
    }

    /**
     * Toggle PPS's PPS12 bit.
     *
     * Port n Pin Power Save Bit 12
     */
    inline void toggle_PPS_PPS12() volatile
    {
        PPS ^= 1u << 12u;
    }

    /**
     * Get PPS's PPS11 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS11() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 11u));
    }

    /**
     * Set PPS's PPS11 bit.
     *
     * Port n Pin Power Save Bit 11
     */
    inline void set_PPS_PPS11() volatile
    {
        PPS |= 1u << 11u;
    }

    /**
     * Clear PPS's PPS11 bit.
     *
     * Port n Pin Power Save Bit 11
     */
    inline void clear_PPS_PPS11() volatile
    {
        PPS &= ~(1u << 11u);
    }

    /**
     * Toggle PPS's PPS11 bit.
     *
     * Port n Pin Power Save Bit 11
     */
    inline void toggle_PPS_PPS11() volatile
    {
        PPS ^= 1u << 11u;
    }

    /**
     * Get PPS's PPS10 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS10() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 10u));
    }

    /**
     * Set PPS's PPS10 bit.
     *
     * Port n Pin Power Save Bit 10
     */
    inline void set_PPS_PPS10() volatile
    {
        PPS |= 1u << 10u;
    }

    /**
     * Clear PPS's PPS10 bit.
     *
     * Port n Pin Power Save Bit 10
     */
    inline void clear_PPS_PPS10() volatile
    {
        PPS &= ~(1u << 10u);
    }

    /**
     * Toggle PPS's PPS10 bit.
     *
     * Port n Pin Power Save Bit 10
     */
    inline void toggle_PPS_PPS10() volatile
    {
        PPS ^= 1u << 10u;
    }

    /**
     * Get PPS's PPS9 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS9() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 9u));
    }

    /**
     * Set PPS's PPS9 bit.
     *
     * Port n Pin Power Save Bit 9
     */
    inline void set_PPS_PPS9() volatile
    {
        PPS |= 1u << 9u;
    }

    /**
     * Clear PPS's PPS9 bit.
     *
     * Port n Pin Power Save Bit 9
     */
    inline void clear_PPS_PPS9() volatile
    {
        PPS &= ~(1u << 9u);
    }

    /**
     * Toggle PPS's PPS9 bit.
     *
     * Port n Pin Power Save Bit 9
     */
    inline void toggle_PPS_PPS9() volatile
    {
        PPS ^= 1u << 9u;
    }

    /**
     * Get PPS's PPS8 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS8() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 8u));
    }

    /**
     * Set PPS's PPS8 bit.
     *
     * Port n Pin Power Save Bit 8
     */
    inline void set_PPS_PPS8() volatile
    {
        PPS |= 1u << 8u;
    }

    /**
     * Clear PPS's PPS8 bit.
     *
     * Port n Pin Power Save Bit 8
     */
    inline void clear_PPS_PPS8() volatile
    {
        PPS &= ~(1u << 8u);
    }

    /**
     * Toggle PPS's PPS8 bit.
     *
     * Port n Pin Power Save Bit 8
     */
    inline void toggle_PPS_PPS8() volatile
    {
        PPS ^= 1u << 8u;
    }

    /**
     * Get PPS's PPS7 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS7() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 7u));
    }

    /**
     * Set PPS's PPS7 bit.
     *
     * Port n Pin Power Save Bit 7
     */
    inline void set_PPS_PPS7() volatile
    {
        PPS |= 1u << 7u;
    }

    /**
     * Clear PPS's PPS7 bit.
     *
     * Port n Pin Power Save Bit 7
     */
    inline void clear_PPS_PPS7() volatile
    {
        PPS &= ~(1u << 7u);
    }

    /**
     * Toggle PPS's PPS7 bit.
     *
     * Port n Pin Power Save Bit 7
     */
    inline void toggle_PPS_PPS7() volatile
    {
        PPS ^= 1u << 7u;
    }

    /**
     * Get PPS's PPS6 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS6() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 6u));
    }

    /**
     * Set PPS's PPS6 bit.
     *
     * Port n Pin Power Save Bit 6
     */
    inline void set_PPS_PPS6() volatile
    {
        PPS |= 1u << 6u;
    }

    /**
     * Clear PPS's PPS6 bit.
     *
     * Port n Pin Power Save Bit 6
     */
    inline void clear_PPS_PPS6() volatile
    {
        PPS &= ~(1u << 6u);
    }

    /**
     * Toggle PPS's PPS6 bit.
     *
     * Port n Pin Power Save Bit 6
     */
    inline void toggle_PPS_PPS6() volatile
    {
        PPS ^= 1u << 6u;
    }

    /**
     * Get PPS's PPS5 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS5() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 5u));
    }

    /**
     * Set PPS's PPS5 bit.
     *
     * Port n Pin Power Save Bit 5
     */
    inline void set_PPS_PPS5() volatile
    {
        PPS |= 1u << 5u;
    }

    /**
     * Clear PPS's PPS5 bit.
     *
     * Port n Pin Power Save Bit 5
     */
    inline void clear_PPS_PPS5() volatile
    {
        PPS &= ~(1u << 5u);
    }

    /**
     * Toggle PPS's PPS5 bit.
     *
     * Port n Pin Power Save Bit 5
     */
    inline void toggle_PPS_PPS5() volatile
    {
        PPS ^= 1u << 5u;
    }

    /**
     * Get PPS's PPS4 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS4() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 4u));
    }

    /**
     * Set PPS's PPS4 bit.
     *
     * Port n Pin Power Save Bit 4
     */
    inline void set_PPS_PPS4() volatile
    {
        PPS |= 1u << 4u;
    }

    /**
     * Clear PPS's PPS4 bit.
     *
     * Port n Pin Power Save Bit 4
     */
    inline void clear_PPS_PPS4() volatile
    {
        PPS &= ~(1u << 4u);
    }

    /**
     * Toggle PPS's PPS4 bit.
     *
     * Port n Pin Power Save Bit 4
     */
    inline void toggle_PPS_PPS4() volatile
    {
        PPS ^= 1u << 4u;
    }

    /**
     * Get PPS's PPS3 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS3() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 3u));
    }

    /**
     * Set PPS's PPS3 bit.
     *
     * Port n Pin Power Save Bit 3
     */
    inline void set_PPS_PPS3() volatile
    {
        PPS |= 1u << 3u;
    }

    /**
     * Clear PPS's PPS3 bit.
     *
     * Port n Pin Power Save Bit 3
     */
    inline void clear_PPS_PPS3() volatile
    {
        PPS &= ~(1u << 3u);
    }

    /**
     * Toggle PPS's PPS3 bit.
     *
     * Port n Pin Power Save Bit 3
     */
    inline void toggle_PPS_PPS3() volatile
    {
        PPS ^= 1u << 3u;
    }

    /**
     * Get PPS's PPS2 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS2() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 2u));
    }

    /**
     * Set PPS's PPS2 bit.
     *
     * Port n Pin Power Save Bit 2
     */
    inline void set_PPS_PPS2() volatile
    {
        PPS |= 1u << 2u;
    }

    /**
     * Clear PPS's PPS2 bit.
     *
     * Port n Pin Power Save Bit 2
     */
    inline void clear_PPS_PPS2() volatile
    {
        PPS &= ~(1u << 2u);
    }

    /**
     * Toggle PPS's PPS2 bit.
     *
     * Port n Pin Power Save Bit 2
     */
    inline void toggle_PPS_PPS2() volatile
    {
        PPS ^= 1u << 2u;
    }

    /**
     * Get PPS's PPS1 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS1() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 1u));
    }

    /**
     * Set PPS's PPS1 bit.
     *
     * Port n Pin Power Save Bit 1
     */
    inline void set_PPS_PPS1() volatile
    {
        PPS |= 1u << 1u;
    }

    /**
     * Clear PPS's PPS1 bit.
     *
     * Port n Pin Power Save Bit 1
     */
    inline void clear_PPS_PPS1() volatile
    {
        PPS &= ~(1u << 1u);
    }

    /**
     * Toggle PPS's PPS1 bit.
     *
     * Port n Pin Power Save Bit 1
     */
    inline void toggle_PPS_PPS1() volatile
    {
        PPS ^= 1u << 1u;
    }

    /**
     * Get PPS's PPS0 bit.
     */
    inline PORT15_PPS_PPS15 get_PPS_PPS0() volatile
    {
        return PORT15_PPS_PPS15(PPS & (1u << 0u));
    }

    /**
     * Set PPS's PPS0 bit.
     *
     * Port n Pin Power Save Bit 0
     */
    inline void set_PPS_PPS0() volatile
    {
        PPS |= 1u << 0u;
    }

    /**
     * Clear PPS's PPS0 bit.
     *
     * Port n Pin Power Save Bit 0
     */
    inline void clear_PPS_PPS0() volatile
    {
        PPS &= ~(1u << 0u);
    }

    /**
     * Toggle PPS's PPS0 bit.
     *
     * Port n Pin Power Save Bit 0
     */
    inline void toggle_PPS_PPS0() volatile
    {
        PPS ^= 1u << 0u;
    }

    /**
     * Get all of PPS's bit fields.
     */
    inline void get_PPS(PORT15_PPS_PPS15 &PPS15, PORT15_PPS_PPS15 &PPS14,
                        PORT15_PPS_PPS15 &PPS13, PORT15_PPS_PPS15 &PPS12,
                        PORT15_PPS_PPS15 &PPS11, PORT15_PPS_PPS15 &PPS10,
                        PORT15_PPS_PPS15 &PPS9, PORT15_PPS_PPS15 &PPS8,
                        PORT15_PPS_PPS15 &PPS7, PORT15_PPS_PPS15 &PPS6,
                        PORT15_PPS_PPS15 &PPS5, PORT15_PPS_PPS15 &PPS4,
                        PORT15_PPS_PPS15 &PPS3, PORT15_PPS_PPS15 &PPS2,
                        PORT15_PPS_PPS15 &PPS1,
                        PORT15_PPS_PPS15 &PPS0) volatile
    {
        uint32_t curr = PPS;

        PPS15 = PORT15_PPS_PPS15(curr & (1u << 15u));
        PPS14 = PORT15_PPS_PPS15(curr & (1u << 14u));
        PPS13 = PORT15_PPS_PPS15(curr & (1u << 13u));
        PPS12 = PORT15_PPS_PPS15(curr & (1u << 12u));
        PPS11 = PORT15_PPS_PPS15(curr & (1u << 11u));
        PPS10 = PORT15_PPS_PPS15(curr & (1u << 10u));
        PPS9 = PORT15_PPS_PPS15(curr & (1u << 9u));
        PPS8 = PORT15_PPS_PPS15(curr & (1u << 8u));
        PPS7 = PORT15_PPS_PPS15(curr & (1u << 7u));
        PPS6 = PORT15_PPS_PPS15(curr & (1u << 6u));
        PPS5 = PORT15_PPS_PPS15(curr & (1u << 5u));
        PPS4 = PORT15_PPS_PPS15(curr & (1u << 4u));
        PPS3 = PORT15_PPS_PPS15(curr & (1u << 3u));
        PPS2 = PORT15_PPS_PPS15(curr & (1u << 2u));
        PPS1 = PORT15_PPS_PPS15(curr & (1u << 1u));
        PPS0 = PORT15_PPS_PPS15(curr & (1u << 0u));
    }

    /**
     * Set all of PPS's bit fields.
     *
     * (read-write) Port 15 Pin Power Save Register
     */
    inline void set_PPS(PORT15_PPS_PPS15 PPS15, PORT15_PPS_PPS15 PPS14,
                        PORT15_PPS_PPS15 PPS13, PORT15_PPS_PPS15 PPS12,
                        PORT15_PPS_PPS15 PPS11, PORT15_PPS_PPS15 PPS10,
                        PORT15_PPS_PPS15 PPS9, PORT15_PPS_PPS15 PPS8,
                        PORT15_PPS_PPS15 PPS7, PORT15_PPS_PPS15 PPS6,
                        PORT15_PPS_PPS15 PPS5, PORT15_PPS_PPS15 PPS4,
                        PORT15_PPS_PPS15 PPS3, PORT15_PPS_PPS15 PPS2,
                        PORT15_PPS_PPS15 PPS1, PORT15_PPS_PPS15 PPS0) volatile
    {
        uint32_t curr = PPS;

        curr &= ~(0b1u << 15u);
        curr |= (std::to_underlying(PPS15) & 0b1u) << 15u;
        curr &= ~(0b1u << 14u);
        curr |= (std::to_underlying(PPS14) & 0b1u) << 14u;
        curr &= ~(0b1u << 13u);
        curr |= (std::to_underlying(PPS13) & 0b1u) << 13u;
        curr &= ~(0b1u << 12u);
        curr |= (std::to_underlying(PPS12) & 0b1u) << 12u;
        curr &= ~(0b1u << 11u);
        curr |= (std::to_underlying(PPS11) & 0b1u) << 11u;
        curr &= ~(0b1u << 10u);
        curr |= (std::to_underlying(PPS10) & 0b1u) << 10u;
        curr &= ~(0b1u << 9u);
        curr |= (std::to_underlying(PPS9) & 0b1u) << 9u;
        curr &= ~(0b1u << 8u);
        curr |= (std::to_underlying(PPS8) & 0b1u) << 8u;
        curr &= ~(0b1u << 7u);
        curr |= (std::to_underlying(PPS7) & 0b1u) << 7u;
        curr &= ~(0b1u << 6u);
        curr |= (std::to_underlying(PPS6) & 0b1u) << 6u;
        curr &= ~(0b1u << 5u);
        curr |= (std::to_underlying(PPS5) & 0b1u) << 5u;
        curr &= ~(0b1u << 4u);
        curr |= (std::to_underlying(PPS4) & 0b1u) << 4u;
        curr &= ~(0b1u << 3u);
        curr |= (std::to_underlying(PPS3) & 0b1u) << 3u;
        curr &= ~(0b1u << 2u);
        curr |= (std::to_underlying(PPS2) & 0b1u) << 2u;
        curr &= ~(0b1u << 1u);
        curr |= (std::to_underlying(PPS1) & 0b1u) << 1u;
        curr &= ~(0b1u << 0u);
        curr |= (std::to_underlying(PPS0) & 0b1u) << 0u;

        PPS = curr;
    }

    /**
     * Get HWSEL's HW15 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW15() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 30u) & 0b11u);
    }

    /**
     * Set HWSEL's HW15 field.
     *
     * Port n Pin Hardware Select Bit 15
     */
    inline void set_HWSEL_HW15(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 30u);
        curr |= (std::to_underlying(value) & 0b11u) << 30u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW14 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW14() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 28u) & 0b11u);
    }

    /**
     * Set HWSEL's HW14 field.
     *
     * Port n Pin Hardware Select Bit 14
     */
    inline void set_HWSEL_HW14(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 28u);
        curr |= (std::to_underlying(value) & 0b11u) << 28u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW13 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW13() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 26u) & 0b11u);
    }

    /**
     * Set HWSEL's HW13 field.
     *
     * Port n Pin Hardware Select Bit 13
     */
    inline void set_HWSEL_HW13(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 26u);
        curr |= (std::to_underlying(value) & 0b11u) << 26u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW12 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW12() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 24u) & 0b11u);
    }

    /**
     * Set HWSEL's HW12 field.
     *
     * Port n Pin Hardware Select Bit 12
     */
    inline void set_HWSEL_HW12(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 24u);
        curr |= (std::to_underlying(value) & 0b11u) << 24u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW11 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW11() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 22u) & 0b11u);
    }

    /**
     * Set HWSEL's HW11 field.
     *
     * Port n Pin Hardware Select Bit 11
     */
    inline void set_HWSEL_HW11(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 22u);
        curr |= (std::to_underlying(value) & 0b11u) << 22u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW10 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW10() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 20u) & 0b11u);
    }

    /**
     * Set HWSEL's HW10 field.
     *
     * Port n Pin Hardware Select Bit 10
     */
    inline void set_HWSEL_HW10(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 20u);
        curr |= (std::to_underlying(value) & 0b11u) << 20u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW9 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW9() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 18u) & 0b11u);
    }

    /**
     * Set HWSEL's HW9 field.
     *
     * Port n Pin Hardware Select Bit 9
     */
    inline void set_HWSEL_HW9(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 18u);
        curr |= (std::to_underlying(value) & 0b11u) << 18u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW8 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW8() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 16u) & 0b11u);
    }

    /**
     * Set HWSEL's HW8 field.
     *
     * Port n Pin Hardware Select Bit 8
     */
    inline void set_HWSEL_HW8(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 16u);
        curr |= (std::to_underlying(value) & 0b11u) << 16u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW7 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW7() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 14u) & 0b11u);
    }

    /**
     * Set HWSEL's HW7 field.
     *
     * Port n Pin Hardware Select Bit 7
     */
    inline void set_HWSEL_HW7(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 14u);
        curr |= (std::to_underlying(value) & 0b11u) << 14u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW6 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW6() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 12u) & 0b11u);
    }

    /**
     * Set HWSEL's HW6 field.
     *
     * Port n Pin Hardware Select Bit 6
     */
    inline void set_HWSEL_HW6(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 12u);
        curr |= (std::to_underlying(value) & 0b11u) << 12u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW5 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW5() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 10u) & 0b11u);
    }

    /**
     * Set HWSEL's HW5 field.
     *
     * Port n Pin Hardware Select Bit 5
     */
    inline void set_HWSEL_HW5(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(value) & 0b11u) << 10u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW4 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW4() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 8u) & 0b11u);
    }

    /**
     * Set HWSEL's HW4 field.
     *
     * Port n Pin Hardware Select Bit 4
     */
    inline void set_HWSEL_HW4(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(value) & 0b11u) << 8u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW3 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW3() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 6u) & 0b11u);
    }

    /**
     * Set HWSEL's HW3 field.
     *
     * Port n Pin Hardware Select Bit 3
     */
    inline void set_HWSEL_HW3(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(value) & 0b11u) << 6u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW2 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW2() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 4u) & 0b11u);
    }

    /**
     * Set HWSEL's HW2 field.
     *
     * Port n Pin Hardware Select Bit 2
     */
    inline void set_HWSEL_HW2(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(value) & 0b11u) << 4u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW1 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW1() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 2u) & 0b11u);
    }

    /**
     * Set HWSEL's HW1 field.
     *
     * Port n Pin Hardware Select Bit 1
     */
    inline void set_HWSEL_HW1(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(value) & 0b11u) << 2u;

        HWSEL = curr;
    }

    /**
     * Get HWSEL's HW0 field.
     */
    inline PORT15_HWSEL_HW15 get_HWSEL_HW0() volatile
    {
        return PORT15_HWSEL_HW15((HWSEL >> 0u) & 0b11u);
    }

    /**
     * Set HWSEL's HW0 field.
     *
     * Port n Pin Hardware Select Bit 0
     */
    inline void set_HWSEL_HW0(PORT15_HWSEL_HW15 value) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(value) & 0b11u) << 0u;

        HWSEL = curr;
    }

    /**
     * Get all of HWSEL's bit fields.
     */
    inline void get_HWSEL(PORT15_HWSEL_HW15 &HW15, PORT15_HWSEL_HW15 &HW14,
                          PORT15_HWSEL_HW15 &HW13, PORT15_HWSEL_HW15 &HW12,
                          PORT15_HWSEL_HW15 &HW11, PORT15_HWSEL_HW15 &HW10,
                          PORT15_HWSEL_HW15 &HW9, PORT15_HWSEL_HW15 &HW8,
                          PORT15_HWSEL_HW15 &HW7, PORT15_HWSEL_HW15 &HW6,
                          PORT15_HWSEL_HW15 &HW5, PORT15_HWSEL_HW15 &HW4,
                          PORT15_HWSEL_HW15 &HW3, PORT15_HWSEL_HW15 &HW2,
                          PORT15_HWSEL_HW15 &HW1,
                          PORT15_HWSEL_HW15 &HW0) volatile
    {
        uint32_t curr = HWSEL;

        HW15 = PORT15_HWSEL_HW15((curr >> 30u) & 0b11u);
        HW14 = PORT15_HWSEL_HW15((curr >> 28u) & 0b11u);
        HW13 = PORT15_HWSEL_HW15((curr >> 26u) & 0b11u);
        HW12 = PORT15_HWSEL_HW15((curr >> 24u) & 0b11u);
        HW11 = PORT15_HWSEL_HW15((curr >> 22u) & 0b11u);
        HW10 = PORT15_HWSEL_HW15((curr >> 20u) & 0b11u);
        HW9 = PORT15_HWSEL_HW15((curr >> 18u) & 0b11u);
        HW8 = PORT15_HWSEL_HW15((curr >> 16u) & 0b11u);
        HW7 = PORT15_HWSEL_HW15((curr >> 14u) & 0b11u);
        HW6 = PORT15_HWSEL_HW15((curr >> 12u) & 0b11u);
        HW5 = PORT15_HWSEL_HW15((curr >> 10u) & 0b11u);
        HW4 = PORT15_HWSEL_HW15((curr >> 8u) & 0b11u);
        HW3 = PORT15_HWSEL_HW15((curr >> 6u) & 0b11u);
        HW2 = PORT15_HWSEL_HW15((curr >> 4u) & 0b11u);
        HW1 = PORT15_HWSEL_HW15((curr >> 2u) & 0b11u);
        HW0 = PORT15_HWSEL_HW15((curr >> 0u) & 0b11u);
    }

    /**
     * Set all of HWSEL's bit fields.
     *
     * (read-write) Port 15 Pin Hardware Select Register
     */
    inline void set_HWSEL(PORT15_HWSEL_HW15 HW15, PORT15_HWSEL_HW15 HW14,
                          PORT15_HWSEL_HW15 HW13, PORT15_HWSEL_HW15 HW12,
                          PORT15_HWSEL_HW15 HW11, PORT15_HWSEL_HW15 HW10,
                          PORT15_HWSEL_HW15 HW9, PORT15_HWSEL_HW15 HW8,
                          PORT15_HWSEL_HW15 HW7, PORT15_HWSEL_HW15 HW6,
                          PORT15_HWSEL_HW15 HW5, PORT15_HWSEL_HW15 HW4,
                          PORT15_HWSEL_HW15 HW3, PORT15_HWSEL_HW15 HW2,
                          PORT15_HWSEL_HW15 HW1,
                          PORT15_HWSEL_HW15 HW0) volatile
    {
        uint32_t curr = HWSEL;

        curr &= ~(0b11u << 30u);
        curr |= (std::to_underlying(HW15) & 0b11u) << 30u;
        curr &= ~(0b11u << 28u);
        curr |= (std::to_underlying(HW14) & 0b11u) << 28u;
        curr &= ~(0b11u << 26u);
        curr |= (std::to_underlying(HW13) & 0b11u) << 26u;
        curr &= ~(0b11u << 24u);
        curr |= (std::to_underlying(HW12) & 0b11u) << 24u;
        curr &= ~(0b11u << 22u);
        curr |= (std::to_underlying(HW11) & 0b11u) << 22u;
        curr &= ~(0b11u << 20u);
        curr |= (std::to_underlying(HW10) & 0b11u) << 20u;
        curr &= ~(0b11u << 18u);
        curr |= (std::to_underlying(HW9) & 0b11u) << 18u;
        curr &= ~(0b11u << 16u);
        curr |= (std::to_underlying(HW8) & 0b11u) << 16u;
        curr &= ~(0b11u << 14u);
        curr |= (std::to_underlying(HW7) & 0b11u) << 14u;
        curr &= ~(0b11u << 12u);
        curr |= (std::to_underlying(HW6) & 0b11u) << 12u;
        curr &= ~(0b11u << 10u);
        curr |= (std::to_underlying(HW5) & 0b11u) << 10u;
        curr &= ~(0b11u << 8u);
        curr |= (std::to_underlying(HW4) & 0b11u) << 8u;
        curr &= ~(0b11u << 6u);
        curr |= (std::to_underlying(HW3) & 0b11u) << 6u;
        curr &= ~(0b11u << 4u);
        curr |= (std::to_underlying(HW2) & 0b11u) << 4u;
        curr &= ~(0b11u << 2u);
        curr |= (std::to_underlying(HW1) & 0b11u) << 2u;
        curr &= ~(0b11u << 0u);
        curr |= (std::to_underlying(HW0) & 0b11u) << 0u;

        HWSEL = curr;
    }
};

static_assert(sizeof(port15) == port15::size);

static volatile port15 *const PORT15 = reinterpret_cast<port15 *>(0x48028F00);

}; // namespace XMC4700
