

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:00:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PRp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.621 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     570|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     156|    -|
|Register         |        0|      -|     226|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     226|     890|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_284_p2        |     +    |      0|  0|  15|           1|           5|
    |add_ln13_1_fu_504_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln16_fu_490_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln28_fu_472_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_816_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_802_p2        |     +    |      0|  0|  13|           4|           4|
    |c_fu_420_p2               |     +    |      0|  0|  10|           1|           2|
    |f_fu_290_p2               |     +    |      0|  0|  10|           1|           2|
    |i_fu_454_p2               |     +    |      0|  0|  10|           2|           2|
    |mpr_fu_484_p2             |     +    |      0|  0|  10|           1|           2|
    |r_fu_360_p2               |     +    |      0|  0|  10|           1|           2|
    |and_ln25_fu_414_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_680_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_774_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_780_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_342_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_354_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_674_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_278_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln13_fu_296_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln16_fu_348_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_1_fu_794_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_336_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_541_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_11_fu_560_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_1_fu_272_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_2_fu_638_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_644_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_656_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_662_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_738_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_744_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_756_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_762_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_260_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln25_1_fu_526_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_2_fu_531_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_3_fu_408_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln25_fu_366_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_650_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_668_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_750_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_768_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_518_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_522_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_426_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_432_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_554_p2       |    or    |      0|  0|   2|           2|           1|
    |or_ln28_fu_266_p2         |    or    |      0|  0|   2|           2|           1|
    |select_ln13_fu_510_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln16_1_fu_496_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln16_fu_446_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_386_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_394_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln25_fu_372_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln28_10_fu_566_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_786_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_573_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_694_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_302_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_5_fu_310_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln28_6_fu_322_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_7_fu_595_p3   |  select  |      0|  0|  32|           1|          24|
    |select_ln28_8_fu_438_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_547_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_686_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_402_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_330_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 570|         224|         261|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_210_p4    |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_166_p4    |   9|          2|    2|          4|
    |ap_phi_mux_max_0_phi_fu_221_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_233_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_188_p4    |   9|          2|    2|          4|
    |c_0_reg_206                     |   9|          2|    2|          4|
    |f_0_reg_162                     |   9|          2|    2|          4|
    |indvar_flatten20_reg_173        |   9|          2|    5|         10|
    |indvar_flatten53_reg_151        |   9|          2|    5|         10|
    |indvar_flatten_reg_195          |   9|          2|    4|          8|
    |max_0_reg_217                   |   9|          2|   32|         64|
    |mpr_0_reg_229                   |   9|          2|    2|          4|
    |r_0_reg_184                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 156|         34|   97|        196|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_955                   |   5|   0|    5|          0|
    |and_ln25_reg_869                     |   1|   0|    1|          0|
    |and_ln28_5_reg_857                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |c_0_reg_206                          |   2|   0|    2|          0|
    |c_reg_875                            |   2|   0|    2|          0|
    |f_0_reg_162                          |   2|   0|    2|          0|
    |icmp_ln10_reg_836                    |   1|   0|    1|          0|
    |icmp_ln13_reg_845                    |   1|   0|    1|          0|
    |icmp_ln20_1_reg_951                  |   1|   0|    1|          0|
    |icmp_ln28_1_reg_831                  |   1|   0|    1|          0|
    |icmp_ln28_reg_826                    |   1|   0|    1|          0|
    |indvar_flatten20_reg_173             |   5|   0|    5|          0|
    |indvar_flatten53_reg_151             |   5|   0|    5|          0|
    |indvar_flatten_reg_195               |   4|   0|    4|          0|
    |max_0_reg_217                        |  32|   0|   32|          0|
    |mpr_0_reg_229                        |   2|   0|    2|          0|
    |mpr_reg_907                          |   2|   0|    2|          0|
    |mpr_reg_907_pp0_iter1_reg            |   2|   0|    2|          0|
    |or_ln28_8_reg_880                    |   1|   0|    1|          0|
    |or_ln28_8_reg_880_pp0_iter1_reg      |   1|   0|    1|          0|
    |r_0_reg_184                          |   2|   0|    2|          0|
    |select_ln16_reg_885                  |   2|   0|    2|          0|
    |select_ln16_reg_885_pp0_iter1_reg    |   2|   0|    2|          0|
    |select_ln25_2_reg_863                |   2|   0|    2|          0|
    |select_ln25_2_reg_863_pp0_iter1_reg  |   2|   0|    2|          0|
    |select_ln28_10_reg_923               |   1|   0|    1|          0|
    |select_ln28_1_reg_945                |  32|   0|   32|          0|
    |select_ln28_2_reg_938                |  32|   0|   32|          0|
    |select_ln28_5_reg_851                |   2|   0|    2|          0|
    |select_ln28_5_reg_851_pp0_iter1_reg  |   2|   0|    2|          0|
    |zext_ln28_3_reg_891                  |   4|   0|   64|         60|
    |icmp_ln10_reg_836                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 226|  32|  223|         60|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |    3|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |    3|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_2_address0    | out |    3|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_ce0         | out |    1|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_q0          |  in |   32|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_3_address0    | out |    3|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_ce0         | out |    1|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_q0          |  in |   32|  ap_memory |  conv_1_out_3  |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

