Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 19:53:43 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src13_reg[0]/C
src13_reg[1]/C
src14_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src13_reg[0]/D
src13_reg[1]/D
src14_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.817ns (50.571%)  route 4.708ns (49.429%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.333 r  compressor/gpc25/carry4_inst0/O[2]
                         net (fo=2, routed)           0.609     3.942    compressor/gpc40/lut2_prop3_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut2_prop3/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.230     4.172 r  compressor/gpc40/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/gpc40/lut2_prop3_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/gpc40/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.637     5.109    compressor/gpc58/src0[2]
    SLICE_X0Y64                                                       r  compressor/gpc58/lut2_prop0/I1
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.097     5.206 r  compressor/gpc58/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.206    compressor/gpc58/lut2_prop0_n_0
    SLICE_X0Y64                                                       r  compressor/gpc58/carry4_inst0/S[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.658 r  compressor/gpc58/carry4_inst0/O[3]
                         net (fo=1, routed)           1.461     7.119    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     9.525 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.525    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.638ns (48.887%)  route 4.850ns (51.113%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.333 r  compressor/gpc25/carry4_inst0/O[2]
                         net (fo=2, routed)           0.609     3.942    compressor/gpc40/lut2_prop3_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut2_prop3/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.230     4.172 r  compressor/gpc40/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/gpc40/lut2_prop3_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/gpc40/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.637     5.109    compressor/gpc58/src0[2]
    SLICE_X0Y64                                                       r  compressor/gpc58/lut2_prop0/I1
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.097     5.206 r  compressor/gpc58/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.206    compressor/gpc58/lut2_prop0_n_0
    SLICE_X0Y64                                                       r  compressor/gpc58/carry4_inst0/S[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.601 r  compressor/gpc58/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.603     7.204    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.284     9.488 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.488    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.416ns  (logic 4.770ns (50.651%)  route 4.647ns (49.349%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.333 r  compressor/gpc25/carry4_inst0/O[2]
                         net (fo=2, routed)           0.609     3.942    compressor/gpc40/lut2_prop3_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut2_prop3/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.230     4.172 r  compressor/gpc40/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/gpc40/lut2_prop3_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/gpc40/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.637     5.109    compressor/gpc58/src0[2]
    SLICE_X0Y64                                                       r  compressor/gpc58/lut2_prop0/I1
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.097     5.206 r  compressor/gpc58/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.206    compressor/gpc58/lut2_prop0_n_0
    SLICE_X0Y64                                                       r  compressor/gpc58/carry4_inst0/S[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     5.613 r  compressor/gpc58/carry4_inst0/O[2]
                         net (fo=1, routed)           1.400     7.013    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     9.416 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.416    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.663ns (50.096%)  route 4.645ns (49.904%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.333 r  compressor/gpc25/carry4_inst0/O[2]
                         net (fo=2, routed)           0.609     3.942    compressor/gpc40/lut2_prop3_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut2_prop3/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.230     4.172 r  compressor/gpc40/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/gpc40/lut2_prop3_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/gpc40/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.637     5.109    compressor/gpc58/src0[2]
    SLICE_X0Y64                                                       r  compressor/gpc58/lut2_prop0/I1
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.097     5.206 r  compressor/gpc58/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.206    compressor/gpc58/lut2_prop0_n_0
    SLICE_X0Y64                                                       r  compressor/gpc58/carry4_inst0/S[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     5.509 r  compressor/gpc58/carry4_inst0/O[1]
                         net (fo=1, routed)           1.399     6.907    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     9.309 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.309    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 4.543ns (48.917%)  route 4.744ns (51.083%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.333 r  compressor/gpc25/carry4_inst0/O[2]
                         net (fo=2, routed)           0.609     3.942    compressor/gpc40/lut2_prop3_0[1]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut2_prop3/I1
    SLICE_X0Y65          LUT2 (Prop_lut2_I1_O)        0.230     4.172 r  compressor/gpc40/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/gpc40/lut2_prop3_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/gpc40/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.637     5.109    compressor/gpc58/src0[2]
    SLICE_X0Y64                                                       r  compressor/gpc58/lut2_prop0/I1
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.097     5.206 r  compressor/gpc58/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.206    compressor/gpc58/lut2_prop0_n_0
    SLICE_X0Y64                                                       r  compressor/gpc58/carry4_inst0/S[0]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     5.393 r  compressor/gpc58/carry4_inst0/O[0]
                         net (fo=1, routed)           1.497     6.890    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     9.287 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.287    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 4.242ns (50.493%)  route 4.159ns (49.507%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.113 r  compressor/gpc25/carry4_inst0/O[0]
                         net (fo=1, routed)           0.547     3.660    compressor/gpc40/lut6_2_inst1/I5
    SLICE_X0Y65                                                       r  compressor/gpc40/lut6_2_inst1/LUT6/I5
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.224     3.884 r  compressor/gpc40/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.884    compressor/gpc40/lut6_2_inst1_n_1
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.361 r  compressor/gpc40/carry4_inst0/O[3]
                         net (fo=1, routed)           1.612     5.973    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.428     8.401 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.401    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 4.167ns (53.374%)  route 3.640ns (46.626%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.113 r  compressor/gpc25/carry4_inst0/O[0]
                         net (fo=1, routed)           0.547     3.660    compressor/gpc40/lut6_2_inst1/I5
    SLICE_X0Y65                                                       r  compressor/gpc40/lut6_2_inst1/LUT6/I5
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.224     3.884 r  compressor/gpc40/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.884    compressor/gpc40/lut6_2_inst1_n_1
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.316 r  compressor/gpc40/carry4_inst0/O[2]
                         net (fo=1, routed)           1.093     5.409    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398     7.808 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.808    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 3.906ns (50.390%)  route 3.845ns (49.610%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[1]/Q
                         net (fo=7, routed)           1.077     1.390    compressor/gpc1/lut6_2_inst2/I3
    SLICE_X0Y68                                                       r  compressor/gpc1/lut6_2_inst2/LUT6/I3
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.215     1.605 r  compressor/gpc1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.605    compressor/gpc1/lut6_2_inst2_n_1
    SLICE_X0Y68                                                       r  compressor/gpc1/carry4_inst0/S[2]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.906 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.923     2.829    compressor/gpc25/src0[2]
    SLICE_X1Y65                                                       r  compressor/gpc25/lut2_prop0/I1
    SLICE_X1Y65          LUT2 (Prop_lut2_I1_O)        0.097     2.926 r  compressor/gpc25/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.926    compressor/gpc25/lut2_prop0_n_0
    SLICE_X1Y65                                                       r  compressor/gpc25/carry4_inst0/S[0]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.113 r  compressor/gpc25/carry4_inst0/O[0]
                         net (fo=1, routed)           0.547     3.660    compressor/gpc40/lut6_2_inst1/I5
    SLICE_X0Y65                                                       r  compressor/gpc40/lut6_2_inst1/LUT6/I5
    SLICE_X0Y65          LUT6 (Prop_lut6_I5_O)        0.224     3.884 r  compressor/gpc40/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.884    compressor/gpc40/lut6_2_inst1_n_1
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     4.053 r  compressor/gpc40/carry4_inst0/O[1]
                         net (fo=1, routed)           1.298     5.351    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     7.751 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.751    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 4.223ns (55.679%)  route 3.362ns (44.321%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.834     1.175    compressor/gpc0/src0[1]
    SLICE_X0Y67                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.272 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.272    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y67                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.667 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.632     2.300    compressor/gpc24/lut6_2_inst1/I4
    SLICE_X0Y66                                                       r  compressor/gpc24/lut6_2_inst1/LUT6/I4
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.097     2.397 r  compressor/gpc24/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.397    compressor/gpc24/lut6_2_inst1_n_1
    SLICE_X0Y66                                                       r  compressor/gpc24/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.874 r  compressor/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.596     3.470    compressor/gpc40/src0[4]
    SLICE_X0Y65                                                       r  compressor/gpc40/lut5_prop0/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.234     3.704 r  compressor/gpc40/lut5_prop0/O
                         net (fo=1, routed)           0.000     3.704    compressor/gpc40/lut5_prop0_n_0
    SLICE_X0Y65                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.891 r  compressor/gpc40/carry4_inst0/O[0]
                         net (fo=1, routed)           1.299     5.190    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     7.585 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.585    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.772ns (57.351%)  route 2.805ns (42.649%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.834     1.175    compressor/gpc0/src0[1]
    SLICE_X0Y67                                                       r  compressor/gpc0/lut2_prop0/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     1.272 r  compressor/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.272    compressor/gpc0/lut2_prop0_n_0
    SLICE_X0Y67                                                       r  compressor/gpc0/carry4_inst0/S[0]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.667 r  compressor/gpc0/carry4_inst0/CO[3]
                         net (fo=6, routed)           0.632     2.300    compressor/gpc24/lut6_2_inst1/I4
    SLICE_X0Y66                                                       r  compressor/gpc24/lut6_2_inst1/LUT6/I4
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.097     2.397 r  compressor/gpc24/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.397    compressor/gpc24/lut6_2_inst1_n_1
    SLICE_X0Y66                                                       r  compressor/gpc24/carry4_inst0/S[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.829 r  compressor/gpc24/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338     4.167    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.410     6.577 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.577    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src10_reg[0]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[0]/Q
                         net (fo=5, routed)           0.113     0.254    src10[0]
    SLICE_X1Y66          FDRE                                         r  src10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.658%)  route 0.117ns (45.342%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[2]/Q
                         net (fo=2, routed)           0.117     0.258    src4[2]
    SLICE_X1Y68          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.033%)  route 0.120ns (45.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.120     0.261    src7[3]
    SLICE_X2Y65          FDRE                                         r  src7_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.270%)  route 0.120ns (44.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.120     0.268    src9[4]
    SLICE_X2Y65          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.148ns (54.941%)  route 0.121ns (45.059%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src7_reg[5]/Q
                         net (fo=2, routed)           0.121     0.269    src7[5]
    SLICE_X2Y65          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.532%)  route 0.159ns (55.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[1]/Q
                         net (fo=3, routed)           0.159     0.287    src7[1]
    SLICE_X2Y66          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.434%)  route 0.127ns (43.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.127     0.291    src7[4]
    SLICE_X2Y65          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.050%)  route 0.172ns (54.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.172     0.313    src1[0]
    SLICE_X1Y67          FDRE                                         r  src1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.937%)  route 0.173ns (55.063%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[5]/Q
                         net (fo=5, routed)           0.173     0.314    src6[5]
    SLICE_X5Y65          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.128ns (40.588%)  route 0.187ns (59.412%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.187     0.315    src5[3]
    SLICE_X1Y69          FDRE                                         r  src5_reg[4]/D
  -------------------------------------------------------------------    -------------------





