// Seed: 3808247445
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  logic   id_3;
  supply0 id_4;
  type_8(
      id_1, id_3
  );
  assign id_4[1] = id_1;
  wire id_5 = id_4;
endmodule
module module_1 (
    input  id_0,
    input  id_1,
    output id_2,
    output id_3
);
endmodule
