
*** Running vivado
    with args -log wideband_fft_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wideband_fft_top.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wideband_fft_top.tcl -notrace
Command: synth_design -top wideband_fft_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.340 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function split_w does not always return a value [C:/Users/mybur/Work/casper_dspdevel/common_pkg/common_pkg.vhd:2326]
INFO: [Synth 8-638] synthesizing module 'wideband_fft_top' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/casper_wb_barebones/casper_wb_barebones.srcs/sources_1/new/wb_slim_fft_top.vhd:55]
	Parameter use_reorder bound to: 0 - type: bool 
	Parameter use_fft_shift bound to: 0 - type: bool 
	Parameter use_separate bound to: 1 - type: bool 
	Parameter nof_chan bound to: 0 - type: integer 
	Parameter wb_factor bound to: 4 - type: integer 
	Parameter twiddle_offset bound to: 0 - type: integer 
	Parameter nof_points bound to: 1024 - type: integer 
	Parameter in_dat_w bound to: 8 - type: integer 
	Parameter out_dat_w bound to: 14 - type: integer 
	Parameter out_gain_w bound to: 0 - type: integer 
	Parameter stage_dat_w bound to: 18 - type: integer 
	Parameter guard_w bound to: 2 - type: integer 
	Parameter guard_enable bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'fft_wide_unit' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_wide_unit.vhd:55]
	Parameter g_fft bound to: 345'b001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_fft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'fft_r2_wide' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_wide.vhd:92]
	Parameter g_fft bound to: 345'b001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_fft_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'fft_r2_pipe' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
	Parameter g_fft bound to: 345'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011000000000000000000000010000000000000000000000000000000000100100000000000000000000000000010010000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter' (1#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rTwoBF' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:89]
	Parameter g_in_a_zdly bound to: 0 - type: integer 
	Parameter g_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 18 - type: integer 
	Parameter g_depth bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay' (2#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rTwoBF' (3#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:89]
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized0' (3#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay' (4#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-638] synthesizing module 'common_pipeline' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline' (5#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized0' (5#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl' (6#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage' (7#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights' (8#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_complex_mult' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized1' (8#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized0' (8#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-638] synthesizing module 'tech_complex_mult' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ip_cmult_rtl_4dsp' declared at 'C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:66' bound to instance 'u1' of component 'ip_cmult_rtl_4dsp' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ip_cmult_rtl_4dsp' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:93]
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_cmult_rtl_4dsp' (9#1) [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'tech_complex_mult' (10#1) [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 37 - type: integer 
	Parameter g_out_dat_w bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized2' (10#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_complex_mult' (11#1) [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized3' (11#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized4' (11#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized1' (11#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul' (12#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 1 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized5' (12#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized6' (12#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round' (13#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized7' (13#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize' (14#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize' (15#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized8' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized8' (15#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 7 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized1' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 5 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 4 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized3' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 3 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized4' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized4' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 2 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized5' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized5' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 1 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized7' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized6' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized6' (16#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 0 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized0' (16#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized9' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized9' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized2' (16#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_pipe' (17#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fft_r2_pipe__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
	Parameter g_fft bound to: 345'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000010000000000000000000000000000000000100100000000000000000000000000010010000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized7' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized7' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized8' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized8' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized8' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized8' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized9' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized9' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized9' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized9' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized10' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized10' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized10' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized10' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized11' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized11' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized11' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized11' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized12' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized12' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized12' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized12' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized13' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized13' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized13' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized13' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized14' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized14' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized14' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized14' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_pipe__parameterized0' (17#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fft_r2_pipe__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
	Parameter g_fft bound to: 345'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000010000000000000000000000000000000000100100000000000000000000000000010010000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized15' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized15' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized15' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized15' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized16' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized16' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized16' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized16' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized17' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized17' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized17' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized17' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized18' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized18' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized18' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized18' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized19' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized19' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized19' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized19' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized20' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized20' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized20' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized20' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized21' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized21' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized21' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized21' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized22' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized22' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized22' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized22' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_pipe__parameterized1' (17#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fft_r2_pipe__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
	Parameter g_fft bound to: 345'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000100100000000000000000000000000010010000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_dont_flip_channels bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized23' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized23' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized23' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized23' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized24' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized24' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized24' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized24' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized25' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized25' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized25' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized25' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized26' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized26' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized26' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized26' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized27' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized27' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized27' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized27' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized28' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized28' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized28' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized28' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized29' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized29' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized29' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized29' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized30' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized30' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 2 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized30' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized30' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_pipe__parameterized2' (17#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_pipe.vhd:76]
INFO: [Synth 8-638] synthesizing module 'fft_r2_par' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_par.vhd:60]
	Parameter g_fft bound to: 345'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000010010000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010000000000000000000000000001110000000000000000000000000000000010 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'fft_r2_bf_par' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_element bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized10' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 6 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized10' (17#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized7' (17#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
Parallel: [stage = 2 [element = 0] [index = 1] 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [C:/Users/mybur/Work/casper_dspdevel/common_pkg/common_str_pkg.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_bf_par' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
INFO: [Synth 8-638] synthesizing module 'fft_r2_bf_par__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_element bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
Parallel: [stage = 2 [element = 1] [index = 1025] 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [C:/Users/mybur/Work/casper_dspdevel/common_pkg/common_str_pkg.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_bf_par__parameterized0' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
INFO: [Synth 8-638] synthesizing module 'fft_r2_bf_par__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_element bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:92]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized8' [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized8' (18#1) [C:/Users/mybur/Work/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
Parallel: [stage = 1 [element = 0] [index = 1] 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [C:/Users/mybur/Work/casper_dspdevel/common_pkg/common_str_pkg.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_bf_par__parameterized1' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
INFO: [Synth 8-638] synthesizing module 'fft_r2_bf_par__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_element bound to: 1 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter g_variant bound to: 4DSP - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:92]
Parallel: [stage = 1 [element = 1] [index = 1] 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: non-synthesizable procedure call [C:/Users/mybur/Work/casper_dspdevel/common_pkg/common_str_pkg.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_bf_par__parameterized2' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_bf_par.vhd:65]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 0 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 1 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized11' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized11' (18#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized1' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized1' (18#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_par' (19#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_par.vhd:60]
INFO: [Synth 8-638] synthesizing module 'fft_sepa_wide' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_sepa_wide.vhd:64]
	Parameter g_fft bound to: 345'b001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized7' [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized7' (19#1) [C:/Users/mybur/Work/casper_dspdevel/casper_counter/common_counter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_r_w' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:62]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 256 - type: integer 
	Parameter g_wr_start_page bound to: 0 - type: integer 
	Parameter g_rd_start_page bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_rw_rw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:68]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 256 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_crw_crw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:81]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_adr - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 256 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'common_ram_crw_crw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:54]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_ram bound to: 125'b00000000000000000000000000000010000000000000000000000000001001000000000000000000000000010010000000000000000000000010000000000 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_memory_ram_cr_cw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 512 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 512 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
INFO: [Synth 8-3491] module 'ip_xpm_ram_cr_cw' declared at 'C:/Users/mybur/Work/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:24' bound to instance 'u1' of component 'ip_xpm_ram_cr_cw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ip_xpm_ram_cr_cw' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:46]
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 512 - type: integer 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_ram_primitive bound to: auto - type: string 
	Parameter MEMORY_SIZE bound to: 18432 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independant_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/Users/mybur/Work/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
	Parameter MEMORY_SIZE bound to: 18432 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independant_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18432 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (20#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (21#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-256] done synthesizing module 'ip_xpm_ram_cr_cw' (22#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/ip_xpm_ram_cr_cw.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'tech_memory_ram_cr_cw' (23#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized12' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized12' (23#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized13' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized13' (23#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_ram_crw_crw' (24#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_crw_crw' (25#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_rw_rw' (26#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_r_w' (27#1) [C:/Users/mybur/Work/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:62]
INFO: [Synth 8-638] synthesizing module 'common_zip' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplexer/common_zip.vhd:45]
	Parameter g_nof_streams bound to: 2 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_zip' (28#1) [C:/Users/mybur/Work/casper_dspdevel/casper_multiplexer/common_zip.vhd:45]
INFO: [Synth 8-638] synthesizing module 'fft_sepa' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_sepa.vhd:70]
INFO: [Synth 8-638] synthesizing module 'common_add_sub' [C:/Users/mybur/Work/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
	Parameter g_direction bound to: ADD - type: string 
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized14' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized14' (28#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_add_sub' (29#1) [C:/Users/mybur/Work/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
INFO: [Synth 8-638] synthesizing module 'common_add_sub__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
	Parameter g_direction bound to: SUB - type: string 
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_add_sub__parameterized0' (29#1) [C:/Users/mybur/Work/casper_dspdevel/casper_adder/casper_common_add_sub.vhd:74]
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized2' (29#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'fft_sepa' (30#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_sepa.vhd:70]
INFO: [Synth 8-226] default block is never used [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_sepa_wide.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'fft_sepa_wide' (31#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_sepa_wide.vhd:64]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized2' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 4 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized3' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized15' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 14 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized15' (31#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized3' (31#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 14 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized16' [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 15 - type: integer 
	Parameter g_out_dat_w bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized16' (31#1) [C:/Users/mybur/Work/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized1' (31#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized2' (31#1) [C:/Users/mybur/Work/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'fft_r2_wide' (32#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_r2_wide.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fft_wide_unit_control' [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_wide_unit_control.vhd:61]
	Parameter g_fft bound to: 345'b001000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000010100000000000000000000000001110000000000000000000000000000000010 
	Parameter g_nof_ffts bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_fifo_sc' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_note_is_ful bound to: 1 - type: bool 
	Parameter g_fail_rd_emp bound to: 0 - type: bool 
	Parameter g_use_lut bound to: 1 - type: bool 
	Parameter g_reset bound to: 0 - type: bool 
	Parameter g_init bound to: 0 - type: bool 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_af_margin bound to: 0 - type: integer 
	Parameter g_fifo_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_fifo_sc' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_eab bound to: OFF - type: string 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
INFO: [Synth 8-3491] module 'ip_xilinx_fifo_sc' declared at 'C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:7' bound to instance 'u1' of component 'ip_xilinx_fifo_sc' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ip_xilinx_fifo_sc' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
	Parameter g_dat_w bound to: 64 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (32#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (33#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (34#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (35#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (35#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (35#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (36#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (37#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'ip_xilinx_fifo_sc' (38#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'tech_fifo_sc' (39#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'common_fifo_sc' (40#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'common_fifo_sc__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_note_is_ful bound to: 1 - type: bool 
	Parameter g_fail_rd_emp bound to: 0 - type: bool 
	Parameter g_use_lut bound to: 1 - type: bool 
	Parameter g_reset bound to: 0 - type: bool 
	Parameter g_init bound to: 0 - type: bool 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_af_margin bound to: 0 - type: integer 
	Parameter g_fifo_primitive bound to: auto - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_fifo_sc__parameterized0' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_eab bound to: OFF - type: string 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
INFO: [Synth 8-3491] module 'ip_xilinx_fifo_sc' declared at 'C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:7' bound to instance 'u1' of component 'ip_xilinx_fifo_sc' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ip_xilinx_fifo_sc__parameterized1' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
	Parameter g_dat_w bound to: 32 - type: integer 
	Parameter g_nof_words bound to: 16 - type: integer 
	Parameter g_fifo_primitive bound to: distributed - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (40#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (40#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (40#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'ip_xilinx_fifo_sc__parameterized1' (40#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/ip_xilinx_fifo_sc.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'tech_fifo_sc__parameterized0' (40#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/tech_fifo_sc.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'common_fifo_sc__parameterized0' (40#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_sc.vhd:58]
INFO: [Synth 8-638] synthesizing module 'common_fifo_rd' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_rd.vhd:51]
	Parameter g_dat_w bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_rl_decrease' [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_rl_decrease.vhd:51]
	Parameter g_adapt bound to: 1 - type: bool 
	Parameter g_dat_w bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_rl_decrease' (41#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_rl_decrease.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'common_fifo_rd' (42#1) [C:/Users/mybur/Work/casper_dspdevel/casper_fifo/common_fifo_rd.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'fft_wide_unit_control' (43#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_wide_unit_control.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fft_wide_unit' (44#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/fft_wide_unit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'wideband_fft_top' (45#1) [C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/casper_wb_barebones/casper_wb_barebones.srcs/sources_1/new/wb_slim_fft_top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1228.438 ; gain = 190.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1229.660 ; gain = 191.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1229.660 ; gain = 191.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1232.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'fft_wide_unit/u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wideband_fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wideband_fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[0].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[0].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[3].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[3].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wideband_fft_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wideband_fft_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1464.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1464.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'fft_wide_unit_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                   s_run |                              010 |                               01
                  s_hold |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'one-hot' in module 'fft_wide_unit_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 20    
	   3 Input   19 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 216   
	   3 Input   18 Bit       Adders := 72    
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 7     
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 9     
	   3 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 12    
+---Registers : 
	              129 Bit    Registers := 8     
	               65 Bit    Registers := 8     
	               64 Bit    Registers := 6     
	               37 Bit    Registers := 72    
	               36 Bit    Registers := 1110  
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 663   
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 32    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 592   
+---RAMs : 
	              18K Bit	(512 X 36 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input  129 Bit        Muxes := 8     
	   2 Input  128 Bit        Muxes := 24    
	   2 Input   65 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 27    
	   2 Input   36 Bit        Muxes := 72    
	   2 Input   33 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 608   
	 128 Input   18 Bit        Muxes := 8     
	  64 Input   18 Bit        Muxes := 8     
	  32 Input   18 Bit        Muxes := 8     
	  16 Input   18 Bit        Muxes := 6     
	   8 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 72    
	   2 Input   16 Bit        Muxes := 24    
	   2 Input   14 Bit        Muxes := 8     
	  64 Input   11 Bit        Muxes := 3     
	  32 Input   11 Bit        Muxes := 3     
	  16 Input   11 Bit        Muxes := 3     
	   8 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 9     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 36    
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 32    
	   2 Input    3 Bit        Muxes := 16    
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 40    
	   2 Input    1 Bit        Muxes := 558   
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module fft_r2_pipe__parameterized2 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg[4]' (FD) to 'gen_fft[4].u_stage/u_weights/gen_reg.weight_re_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[0]' (FD) to 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[1]' (FD) to 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[2]' (FD) to 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[6]' (FD) to 'gen_fft[4].u_stage/u_weights/gen_reg.weight_im_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[4].u_stage /\u_weights/gen_reg.weight_im_reg[14] )
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[0]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[1]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[2]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[3]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[4]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[5]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[6]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[7]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[8]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[9]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[10]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[12]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[11]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[13]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[12]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[15]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[13]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[14]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[14]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[0]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[1]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[2]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[3]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[4]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[5]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[6]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[7]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[8]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[9]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[10]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[12]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[11]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[13]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[12]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[13]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[14]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[14]' (FD) to 'gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[0]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[1]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[2]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[3]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[4]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[5]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[6]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[7]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[8]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[9]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[10]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[11]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[12]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[13]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[14]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[15]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_re_reg[16] )
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_re_reg[17]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[0]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[1]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[2]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[3]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[4]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[5]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[6]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[7]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[8]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[9]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[10]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[11]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[12]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[12]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[13]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[13]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[14]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[14]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[15]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[15]' (FD) to 'gen_fft[2].u_stage/u_weights/gen_reg.weight_im_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[2].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[0]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[1]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[2]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[3]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[4]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[5]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[6]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[7]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[8]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[9]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[10]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[11]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[12]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[13]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[14]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[15]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_re_reg[16] )
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_fft[2].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[2].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[0]' (FD) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module fft_r2_pipe__parameterized0 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[5].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[4].u_stage /\u_weights/gen_reg.weight_im_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[4].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:171]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:172]
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:170]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [C:/Users/mybur/Work/casper_dspdevel/casper_multiplier/ip_cmult_rtl_4dsp.vhd:169]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module fft_r2_pipe__parameterized1 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[5].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[4].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_im_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-5546] ROM "u_weights/weight_re0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weights/weight_im0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP nxt_prod_ar_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_prod_ar_br.
DSP Report: operator nxt_prod_ar_br is absorbed into DSP nxt_prod_ar_br.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_prod_ai_bi is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP nxt_prod_ai_br, operation Mode is: A2*B2.
DSP Report: register reg_br_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_prod_ai_br.
DSP Report: operator nxt_prod_ai_br is absorbed into DSP nxt_prod_ai_br.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_prod_ar_bi is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module common_requantize__parameterized0__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module common_requantize__parameterized0__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clken in module fft_r2_pipe is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[5].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[4].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[3].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[2].u_stage /\u_weights/gen_reg.weight_im_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[1].u_stage /\u_weights/gen_reg.weight_re_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft /\gen_fft[1].u_stage /\u_weights/gen_reg.weight_re_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
|rTwoWeights | weight_re2 | 2048x11       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[3].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[0].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|fft_wide_uniti_2/\u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11	 | 
|fft_wide_uniti_2/\u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 32              | RAM32M x 6	  | 
|fft_wide_uniti_2/\u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11	 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN-A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ip_cmult_rtl_4dsp | A2*B2         | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ip_cmult_rtl_4dsp | (PCIN+A2*B2)' | 18     | 18     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[3].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[0].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(READ_FIRST)   | W |   | 512 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|fft_wide_uniti_2/\u_fft_control/u_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11	 | 
|fft_wide_uniti_2/\u_fft_control/u_error_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 32              | RAM32M x 6	  | 
|fft_wide_uniti_2/\u_fft_control/u_sync_bsn_fifo/u_fifo/gen_ip_xilinx.u1/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M x 11	 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_0/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_0/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fft_widei_1/fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:17 . Memory (MB): peak = 1464.352 ; gain = 426.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[2].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_separate.u_separator/gen_dual_paged_rams[1].u_buff/u_rw_rw/u_crw_crw/gen_adr.u_mem/gen_simple_dual_port.u_ram/gen_ip_xilinx.u1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[1].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[8].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[3].u_pft/gen_fft[6].u_stage/u_weights/gen_reg.weight_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:28 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:28 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[128][35]                       | 127    | 124   | NO           | NO                 | YES               | 0      | 496     | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_TwiddleMult/u_re_lat/gen_pipe_n.out_dat_p_reg[4][17]                      | 4      | 1296  | NO           | NO                 | YES               | 1296   | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[64][35]                        | 64     | 144   | NO           | NO                 | YES               | 0      | 288     | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[32][35]                        | 32     | 144   | NO           | NO                 | YES               | 0      | 144     | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[5].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[16][35]                        | 16     | 144   | NO           | NO                 | YES               | 144    | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[4].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[8][35]                         | 8      | 144   | NO           | NO                 | YES               | 144    | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[0].u_pft/gen_fft[8].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[128][35]                       | 128    | 20    | NO           | NO                 | YES               | 0      | 80      | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[2].gen_fft_elements[0].u_element/u_pipeline_sum/gen_pipe_n.out_dat_p_reg[6][35]                       | 6      | 72    | NO           | YES                | YES               | 72     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[2].gen_fft_elements[0].u_element/u_TwiddleMult/u_re_lat/gen_pipe_n.out_dat_p_reg[4][17]               | 4      | 144   | NO           | NO                 | YES               | 144    | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.u_fft/gen_output_requantizers[0].u_requantize_re/u_remove_lsb/u_output_pipe/gen_pipe_n.out_dat_p_reg[1][17]                | 7      | 72    | NO           | YES                | YES               | 72     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_control/r_reg[in_re_arr2_dly][2][0][13]                                                                                                         | 3      | 28    | NO           | NO                 | NO                | 28     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[128]                          | 128    | 8     | YES          | NO                 | YES               | 0      | 32      | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[8].u_stage/u_TwiddleMult/u_pipeline_out_val/u_sl/gen_pipe_n.out_dat_p_reg[4][0]        | 4      | 69    | YES          | NO                 | YES               | 69     | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.u_fft/gen_fft_stages[2].gen_fft_elements[0].u_element/u_TwiddleMult/u_pipeline_out_val/u_sl/gen_pipe_n.out_dat_p_reg[4][0] | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[7].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[64]                           | 64     | 8     | YES          | NO                 | YES               | 0      | 16      | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[6].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[32]                           | 32     | 8     | YES          | NO                 | YES               | 0      | 8       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[5].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[16]                           | 16     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|wideband_fft_top | fft_wide_unit/u_fft_wide/gen_fft_r2_wide.gen_pipelined_ffts[2].u_pft/gen_fft[4].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[8]                            | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1088|
|3     |DSP48E1  |   144|
|8     |LUT1     |   188|
|9     |LUT2     |  2641|
|10    |LUT3     |  3909|
|11    |LUT4     |   229|
|12    |LUT5     |   138|
|13    |LUT6     |  1106|
|14    |RAM32M   |    28|
|15    |RAMB18E1 |     4|
|17    |RAMB36E1 |    40|
|27    |SRL16E   |  1988|
|28    |SRLC32E  |  1064|
|29    |FDCE     |  1027|
|30    |FDPE     |     4|
|31    |FDRE     |  9639|
|32    |FDSE     |    85|
|33    |IBUF     |   118|
|34    |OBUF     |   176|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:31 . Memory (MB): peak = 1480.035 ; gain = 441.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:15 . Memory (MB): peak = 1480.035 ; gain = 207.004
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:33 . Memory (MB): peak = 1480.035 ; gain = 441.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1492.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1496.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
761 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:51 . Memory (MB): peak = 1496.023 ; gain = 457.684
INFO: [Common 17-1381] The checkpoint 'C:/Users/mybur/Work/casper_dspdevel/casper_wb_barebones/casper_wb_barebones/casper_wb_barebones.runs/synth_1/wideband_fft_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.023 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wideband_fft_top_utilization_synth.rpt -pb wideband_fft_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 17:21:33 2020...
