{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603843210291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603843210295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 01:00:10 2020 " "Processing started: Wed Oct 28 01:00:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603843210295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603843210295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPC-Verilog -c GPC-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603843210295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1603843210626 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GPC-Verilog.v(48) " "Verilog HDL information at GPC-Verilog.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1603843219594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GPC-Verilog.v(534) " "Verilog HDL warning at GPC-Verilog.v(534): extended using \"x\" or \"z\"" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 534 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603843219594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpc-verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file gpc-verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpc_cpu " "Found entity 1: gpc_cpu" {  } { { "GPC-Verilog.v" "" { Text "E:/Development/Hardware/GPC-Verilog/GPC-Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603843219596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843219596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpc-test.v 0 0 " "Found 0 design units, including 0 entities, in source file gpc-test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843219597 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" videoCache.v(15) " "Verilog HDL syntax error at videoCache.v(15) near text \"=\"" {  } { { "videoCache.v" "" { Text "E:/Development/Hardware/GPC-Verilog/videoCache.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1603843219598 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "videoCache videoCache.v(1) " "Ignored design unit \"videoCache\" at videoCache.v(1) due to previous errors" {  } { { "videoCache.v" "" { Text "E:/Development/Hardware/GPC-Verilog/videoCache.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1603843219598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocache.v 0 0 " "Found 0 design units, including 0 entities, in source file videocache.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843219598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/Development/Hardware/GPC-Verilog/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603843219601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603843219601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Development/Hardware/GPC-Verilog/output_files/GPC-Verilog.map.smsg " "Generated suppressed messages file E:/Development/Hardware/GPC-Verilog/output_files/GPC-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603843219613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603843219673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 01:00:19 2020 " "Processing ended: Wed Oct 28 01:00:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603843219673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603843219673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603843219673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603843219673 ""}
