Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 7669a192513f4c2f970b15644b440e24 --debug typical --relax --mt 8 -d SINGLE=1 -generic_top W=32 -generic_top SW=23 -generic_top EW=8 -generic_top EWR=5 -generic_top SWR=26 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FPU_PIPELINED_FPADDSUB2_vector_testing_behav xil_defaultlib.tb_FPU_PIPELINED_FPADDSUB2_vector_testing xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1761] module glbl does not have a parameter named W to override [/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/CORDIC_Arch3_Vivado/CORDIC_Arch3_Vivado.sim/FPADD_vector_test_SINGLE/behav/glbl.v:6]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [/home/jorge/Documents/Karatsuba_FPU/Resultados/CORDIC/CORDIC_Arch3_Vivado/CORDIC_Arch3_Vivado.srcs/sources_1/imports/addsub/FPU_ADD_Substract_PIPELINED.v:832]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_INPUT_ENABLE
Compiling module xil_defaultlib.ShiftRegister(W=7)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=3)
Compiling module xil_defaultlib.RegisterAdd(W=23)
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=13)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.FORMATTER(EW=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.FRMT_STAGE(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_PIPELINED_FPADDSUB(W=32,EW=8...
Compiling module xil_defaultlib.tb_FPU_PIPELINED_FPADDSUB2_vecto...
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FPU_PIPELINED_FPADDSUB2_vector_testing_behav
