{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512875619037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512875619039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:13:38 2017 " "Processing started: Sun Dec 10 00:13:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512875619039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512875619039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512875619039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512875619220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bits-hardware " "Found design unit 1: reg8bits-hardware" {  } { { "components/reg8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg8bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619598 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bits " "Found entity 1: reg8bits" {  } { { "components/reg8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-hardware " "Found design unit 1: divisor_freq-hardware" {  } { { "components/divisor_freq.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/divisor_freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "components/divisor_freq.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/divisor_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_full-hardware " "Found design unit 1: comparador_full-hardware" {  } { { "components/comparador_full.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_full.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_full " "Found entity 1: comparador_full" {  } { { "components/comparador_full.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_full.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/BinToBCD_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/BinToBCD_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD_8bits-behavior " "Found design unit 1: BinToBCD_8bits-behavior" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/BinToBCD_8bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD_8bits " "Found entity 1: BinToBCD_8bits" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/BinToBCD_8bits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_4bits-hardware " "Found design unit 1: comparador_4bits-hardware" {  } { { "components/comparador_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "components/comparador_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin_to_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin_to_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_disp-bin_to_disp " "Found design unit 1: bin_to_disp-bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619601 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_disp " "Found entity 1: bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-bin2bcd_12bit " "Found design unit 1: bin2bcd_12bit-bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619602 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/cpu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619605 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619608 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619609 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619610 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619611 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/Vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/Vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-hardware " "Found design unit 1: opcode_decoder-hardware" {  } { { "components/opcode_decoder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "components/opcode_decoder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bit_shiftable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bit_shiftable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit_shiftable-hardware " "Found design unit 1: reg4bit_shiftable-hardware" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit_shiftable " "Found entity 1: reg4bit_shiftable" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-hardware " "Found design unit 1: mux2x1_1bit-hardware" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619614 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512875619614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512875619614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg4bit_shiftable " "Elaborating entity \"reg4bit_shiftable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512875619677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux0_FF1 reg4bit_shiftable.vhd(47) " "Verilog HDL or VHDL warning at reg4bit_shiftable.vhd(47): object \"aux0_FF1\" assigned a value but never read" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512875619679 "|reg4bit_shiftable"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bit_shiftable.vhd(61) " "Verilog HDL or VHDL warning at reg4bit_shiftable.vhd(61): object \"void\" assigned a value but never read" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512875619679 "|reg4bit_shiftable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_1bit mux2x1_1bit:muxLFF0 " "Elaborating entity \"mux2x1_1bit\" for hierarchy \"mux2x1_1bit:muxLFF0\"" {  } { { "components/reg4bit_shiftable.vhd" "muxLFF0" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512875619681 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2x1_1bit.vhd(21) " "VHDL Process Statement warning at mux2x1_1bit.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512875619682 "|reg4bit_shiftable|mux2x1_1bit:muxLFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2x1_1bit.vhd(23) " "VHDL Process Statement warning at mux2x1_1bit.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512875619682 "|reg4bit_shiftable|mux2x1_1bit:muxLFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"FFJK:FF0\"" {  } { { "components/reg4bit_shiftable.vhd" "FF0" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512875619684 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF0\|aux FFJK:FF0\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF0\|aux\" is converted into an equivalent circuit using register \"FFJK:FF0\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512875619939 "|reg4bit_shiftable|FFJK:FF0|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF1\|aux FFJK:FF1\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF1\|aux\" is converted into an equivalent circuit using register \"FFJK:FF1\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512875619939 "|reg4bit_shiftable|FFJK:FF1|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF2\|aux FFJK:FF2\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF2\|aux\" is converted into an equivalent circuit using register \"FFJK:FF2\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512875619939 "|reg4bit_shiftable|FFJK:FF2|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF3\|aux FFJK:FF3\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF3\|aux\" is converted into an equivalent circuit using register \"FFJK:FF3\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512875619939 "|reg4bit_shiftable|FFJK:FF3|aux"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1512875619939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512875620082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512875620082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512875620127 "|reg4bit_shiftable|input[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512875620127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512875620128 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512875620128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512875620128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512875620128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512875620136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:13:40 2017 " "Processing ended: Sun Dec 10 00:13:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512875620136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512875620136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512875620136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512875620136 ""}
