<profile>

<section name = "Vitis HLS Report for 'matrixmul_3_Pipeline_loop1_loop2'" level="0">
<item name = "Date">Thu May 22 14:54:09 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">matrixmul_3</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">azynq</item>
<item name = "Target device">xa7z020-clg400-1I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">72, 72, 0.720 us, 0.720 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop1_loop2">70, 70, 8, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 337, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 1320, 400, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 940, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 2, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_2_1_U19">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U20">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U21">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U22">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U23">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U24">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U25">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U26">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln167_1_fu_359_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln167_fu_376_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln168_fu_442_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln174_1_fu_476_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln174_2_fu_480_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln174_3_fu_458_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln174_4_fu_462_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln174_5_fu_466_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln174_fu_472_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln176_fu_436_p2">+, 0, 0, 14, 6, 6</column>
<column name="res_fu_486_p2">+, 0, 0, 32, 32, 32</column>
<column name="icmp_ln167_fu_353_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln168_fu_382_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="select_ln142_fu_388_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln167_fu_396_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten13_load">9, 2, 7, 14</column>
<column name="col_fu_70">9, 2, 4, 8</column>
<column name="indvar_flatten13_fu_78">9, 2, 7, 14</column>
<column name="row_fu_74">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln174_5_reg_741">32, 0, 32, 0</column>
<column name="add_ln176_reg_556">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="col_fu_70">4, 0, 4, 0</column>
<column name="indvar_flatten13_fu_78">7, 0, 7, 0</column>
<column name="input_A_1_load_reg_666">32, 0, 32, 0</column>
<column name="input_A_2_load_reg_671">32, 0, 32, 0</column>
<column name="input_A_3_load_reg_676">32, 0, 32, 0</column>
<column name="input_A_4_load_reg_601">32, 0, 32, 0</column>
<column name="input_A_5_load_reg_606">32, 0, 32, 0</column>
<column name="input_A_6_load_reg_611">32, 0, 32, 0</column>
<column name="input_A_7_load_reg_616">32, 0, 32, 0</column>
<column name="input_A_load_reg_661">32, 0, 32, 0</column>
<column name="input_B_1_load_reg_686">32, 0, 32, 0</column>
<column name="input_B_2_load_reg_691">32, 0, 32, 0</column>
<column name="input_B_3_load_reg_696">32, 0, 32, 0</column>
<column name="input_B_4_load_reg_641">32, 0, 32, 0</column>
<column name="input_B_5_load_reg_646">32, 0, 32, 0</column>
<column name="input_B_6_load_reg_651">32, 0, 32, 0</column>
<column name="input_B_7_load_reg_656">32, 0, 32, 0</column>
<column name="input_B_load_reg_681">32, 0, 32, 0</column>
<column name="mul_ln174_1_reg_721">32, 0, 32, 0</column>
<column name="mul_ln174_2_reg_706">32, 0, 32, 0</column>
<column name="mul_ln174_3_reg_711">32, 0, 32, 0</column>
<column name="mul_ln174_4_reg_726">32, 0, 32, 0</column>
<column name="mul_ln174_5_reg_716">32, 0, 32, 0</column>
<column name="mul_ln174_6_reg_731">32, 0, 32, 0</column>
<column name="mul_ln174_7_reg_736">32, 0, 32, 0</column>
<column name="mul_ln174_reg_701">32, 0, 32, 0</column>
<column name="res_reg_746">32, 0, 32, 0</column>
<column name="row_fu_74">4, 0, 4, 0</column>
<column name="zext_ln167_reg_520">4, 0, 64, 60</column>
<column name="zext_ln168_reg_548">4, 0, 64, 60</column>
<column name="add_ln176_reg_556">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_3_Pipeline_loop1_loop2, return value</column>
<column name="input_A_address0">out, 3, ap_memory, input_A, array</column>
<column name="input_A_ce0">out, 1, ap_memory, input_A, array</column>
<column name="input_A_q0">in, 32, ap_memory, input_A, array</column>
<column name="input_A_1_address0">out, 3, ap_memory, input_A_1, array</column>
<column name="input_A_1_ce0">out, 1, ap_memory, input_A_1, array</column>
<column name="input_A_1_q0">in, 32, ap_memory, input_A_1, array</column>
<column name="input_A_2_address0">out, 3, ap_memory, input_A_2, array</column>
<column name="input_A_2_ce0">out, 1, ap_memory, input_A_2, array</column>
<column name="input_A_2_q0">in, 32, ap_memory, input_A_2, array</column>
<column name="input_A_3_address0">out, 3, ap_memory, input_A_3, array</column>
<column name="input_A_3_ce0">out, 1, ap_memory, input_A_3, array</column>
<column name="input_A_3_q0">in, 32, ap_memory, input_A_3, array</column>
<column name="input_A_4_address0">out, 3, ap_memory, input_A_4, array</column>
<column name="input_A_4_ce0">out, 1, ap_memory, input_A_4, array</column>
<column name="input_A_4_q0">in, 32, ap_memory, input_A_4, array</column>
<column name="input_A_5_address0">out, 3, ap_memory, input_A_5, array</column>
<column name="input_A_5_ce0">out, 1, ap_memory, input_A_5, array</column>
<column name="input_A_5_q0">in, 32, ap_memory, input_A_5, array</column>
<column name="input_A_6_address0">out, 3, ap_memory, input_A_6, array</column>
<column name="input_A_6_ce0">out, 1, ap_memory, input_A_6, array</column>
<column name="input_A_6_q0">in, 32, ap_memory, input_A_6, array</column>
<column name="input_A_7_address0">out, 3, ap_memory, input_A_7, array</column>
<column name="input_A_7_ce0">out, 1, ap_memory, input_A_7, array</column>
<column name="input_A_7_q0">in, 32, ap_memory, input_A_7, array</column>
<column name="output_C_address0">out, 6, ap_memory, output_C, array</column>
<column name="output_C_ce0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_we0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_d0">out, 32, ap_memory, output_C, array</column>
<column name="input_B_address0">out, 3, ap_memory, input_B, array</column>
<column name="input_B_ce0">out, 1, ap_memory, input_B, array</column>
<column name="input_B_q0">in, 32, ap_memory, input_B, array</column>
<column name="input_B_1_address0">out, 3, ap_memory, input_B_1, array</column>
<column name="input_B_1_ce0">out, 1, ap_memory, input_B_1, array</column>
<column name="input_B_1_q0">in, 32, ap_memory, input_B_1, array</column>
<column name="input_B_2_address0">out, 3, ap_memory, input_B_2, array</column>
<column name="input_B_2_ce0">out, 1, ap_memory, input_B_2, array</column>
<column name="input_B_2_q0">in, 32, ap_memory, input_B_2, array</column>
<column name="input_B_3_address0">out, 3, ap_memory, input_B_3, array</column>
<column name="input_B_3_ce0">out, 1, ap_memory, input_B_3, array</column>
<column name="input_B_3_q0">in, 32, ap_memory, input_B_3, array</column>
<column name="input_B_4_address0">out, 3, ap_memory, input_B_4, array</column>
<column name="input_B_4_ce0">out, 1, ap_memory, input_B_4, array</column>
<column name="input_B_4_q0">in, 32, ap_memory, input_B_4, array</column>
<column name="input_B_5_address0">out, 3, ap_memory, input_B_5, array</column>
<column name="input_B_5_ce0">out, 1, ap_memory, input_B_5, array</column>
<column name="input_B_5_q0">in, 32, ap_memory, input_B_5, array</column>
<column name="input_B_6_address0">out, 3, ap_memory, input_B_6, array</column>
<column name="input_B_6_ce0">out, 1, ap_memory, input_B_6, array</column>
<column name="input_B_6_q0">in, 32, ap_memory, input_B_6, array</column>
<column name="input_B_7_address0">out, 3, ap_memory, input_B_7, array</column>
<column name="input_B_7_ce0">out, 1, ap_memory, input_B_7, array</column>
<column name="input_B_7_q0">in, 32, ap_memory, input_B_7, array</column>
</table>
</item>
</section>
</profile>
