
AVRASM ver. 2.1.30  E:\Documents\cavr\finalproject\Debug\List\final.asm Sat Jan 14 12:50:30 2023

E:\Documents\cavr\finalproject\Debug\List\final.asm(1088): warning: Register r4 already defined by the .DEF directive
E:\Documents\cavr\finalproject\Debug\List\final.asm(1089): warning: Register r5 already defined by the .DEF directive
E:\Documents\cavr\finalproject\Debug\List\final.asm(1090): warning: Register r7 already defined by the .DEF directive
E:\Documents\cavr\finalproject\Debug\List\final.asm(1091): warning: Register r6 already defined by the .DEF directive
E:\Documents\cavr\finalproject\Debug\List\final.asm(1092): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _temp=R4
                 	.DEF _temp_msb=R5
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 003e 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
000033 7245
000034 726f
E:\Documents\cavr\finalproject\Debug\List\final.asm(1130): warning: .cseg .db misalignment - padding zero byte
000035 0000      	.DB  0x45,0x72,0x6F,0x72,0x0
                 _0x2020003:
000036 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000037 0005      	.DW  0x05
000038 0260      	.DW  _0x10
000039 0066      	.DW  _0x0*2
                 
00003a 0002      	.DW  0x02
00003b 0265      	.DW  __base_y_G101
00003c 006c      	.DW  _0x2020003*2
                 
                 _0xFFFFFFFF:
00003d 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00003e 94f8      	CLI
00003f 27ee      	CLR  R30
000040 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000041 e0f1      	LDI  R31,1
000042 bffb      	OUT  GICR,R31
000043 bfeb      	OUT  GICR,R30
000044 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000045 e08d      	LDI  R24,(14-2)+1
000046 e0a2      	LDI  R26,2
000047 27bb      	CLR  R27
                 __CLEAR_REG:
000048 93ed      	ST   X+,R30
000049 958a      	DEC  R24
00004a f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004b e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004c e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004d e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004e 93ed      	ST   X+,R30
00004f 9701      	SBIW R24,1
000050 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000051 e6ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000052 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000053 9185      	LPM  R24,Z+
000054 9195      	LPM  R25,Z+
000055 9700      	SBIW R24,0
000056 f061      	BREQ __GLOBAL_INI_END
000057 91a5      	LPM  R26,Z+
000058 91b5      	LPM  R27,Z+
000059 9005      	LPM  R0,Z+
00005a 9015      	LPM  R1,Z+
00005b 01bf      	MOVW R22,R30
00005c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005d 9005      	LPM  R0,Z+
00005e 920d      	ST   X+,R0
00005f 9701      	SBIW R24,1
000060 f7e1      	BRNE __GLOBAL_INI_LOOP
000061 01fb      	MOVW R30,R22
000062 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000063 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000064 bfed      	OUT  SPL,R30
000065 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000066 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000067 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000068 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000069 940c 0079 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/10/2023
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;int temp;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0026 {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0027 ADMUX=adc_input | ADC_VREF_TYPE;
00006b 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
00006c 81e8      	LD   R30,Y
00006d b9e7      	OUT  0x7,R30
                 ; 0000 0028 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0029 delay_us(10);
                +
00006e e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
00006f 958a     +DEC R24
000070 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 002A // Start the AD conversion
                 ; 0000 002B ADCSRA|=(1<<ADSC);
000071 9a36      	SBI  0x6,6
                 ; 0000 002C // Wait for the AD conversion to complete
                 ; 0000 002D while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
000072 9b34      	SBIS 0x6,4
000073 cffe      	RJMP _0x3
                 ; 0000 002E ADCSRA|=(1<<ADIF);
000074 9a34      	SBI  0x6,4
                 ; 0000 002F return ADCW;
000075 b1e4      	IN   R30,0x4
000076 b1f5      	IN   R31,0x4+1
000077 940c 0164 	JMP  _0x2080001
                 ; 0000 0030 }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0033 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0034 // Declare your local variables here
                 ; 0000 0035 
                 ; 0000 0036 // Input/Output Ports initialization
                 ; 0000 0037 // Port A initialization
                 ; 0000 0038 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0039 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000079 e0e0      	LDI  R30,LOW(0)
00007a bbea      	OUT  0x1A,R30
                 ; 0000 003A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003B PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00007b bbeb      	OUT  0x1B,R30
                 ; 0000 003C 
                 ; 0000 003D // Port B initialization
                 ; 0000 003E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003F DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00007c bbe7      	OUT  0x17,R30
                 ; 0000 0040 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0041 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00007d bbe8      	OUT  0x18,R30
                 ; 0000 0042 
                 ; 0000 0043 // Port C initialization
                 ; 0000 0044 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 0045 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (1<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00007e e0e8      	LDI  R30,LOW(8)
00007f bbe4      	OUT  0x14,R30
                 ; 0000 0046 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 0047 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000080 e0e0      	LDI  R30,LOW(0)
000081 bbe5      	OUT  0x15,R30
                 ; 0000 0048 
                 ; 0000 0049 // Port D initialization
                 ; 0000 004A // Function: Bit7=In Bit6=In Bit5=Out Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004B DDRD=(0<<DDD7) | (0<<DDD6) | (1<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000082 e2e0      	LDI  R30,LOW(32)
000083 bbe1      	OUT  0x11,R30
                 ; 0000 004C // State: Bit7=T Bit6=T Bit5=0 Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000084 e0e0      	LDI  R30,LOW(0)
000085 bbe2      	OUT  0x12,R30
                 ; 0000 004E 
                 ; 0000 004F // Timer/Counter 0 initialization
                 ; 0000 0050 // Clock source: System Clock
                 ; 0000 0051 // Clock value: Timer 0 Stopped
                 ; 0000 0052 // Mode: Normal top=0xFF
                 ; 0000 0053 // OC0 output: Disconnected
                 ; 0000 0054 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000086 bfe3      	OUT  0x33,R30
                 ; 0000 0055 TCNT0=0x00;
000087 bfe2      	OUT  0x32,R30
                 ; 0000 0056 OCR0=0x00;
000088 bfec      	OUT  0x3C,R30
                 ; 0000 0057 
                 ; 0000 0058 // Timer/Counter 1 initialization
                 ; 0000 0059 // Clock source: System Clock
                 ; 0000 005A // Clock value: Timer1 Stopped
                 ; 0000 005B // Mode: Normal top=0xFFFF
                 ; 0000 005C // OC1A output: Disconnected
                 ; 0000 005D // OC1B output: Disconnected
                 ; 0000 005E // Noise Canceler: Off
                 ; 0000 005F // Input Capture on Falling Edge
                 ; 0000 0060 // Timer1 Overflow Interrupt: Off
                 ; 0000 0061 // Input Capture Interrupt: Off
                 ; 0000 0062 // Compare A Match Interrupt: Off
                 ; 0000 0063 // Compare B Match Interrupt: Off
                 ; 0000 0064 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000089 bdef      	OUT  0x2F,R30
                 ; 0000 0065 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00008a bdee      	OUT  0x2E,R30
                 ; 0000 0066 TCNT1H=0x00;
00008b bded      	OUT  0x2D,R30
                 ; 0000 0067 TCNT1L=0x00;
00008c bdec      	OUT  0x2C,R30
                 ; 0000 0068 ICR1H=0x00;
00008d bde7      	OUT  0x27,R30
                 ; 0000 0069 ICR1L=0x00;
00008e bde6      	OUT  0x26,R30
                 ; 0000 006A OCR1AH=0x00;
00008f bdeb      	OUT  0x2B,R30
                 ; 0000 006B OCR1AL=0x00;
000090 bdea      	OUT  0x2A,R30
                 ; 0000 006C OCR1BH=0x00;
000091 bde9      	OUT  0x29,R30
                 ; 0000 006D OCR1BL=0x00;
000092 bde8      	OUT  0x28,R30
                 ; 0000 006E 
                 ; 0000 006F // Timer/Counter 2 initialization
                 ; 0000 0070 // Clock source: System Clock
                 ; 0000 0071 // Clock value: Timer2 Stopped
                 ; 0000 0072 // Mode: Normal top=0xFF
                 ; 0000 0073 // OC2 output: Disconnected
                 ; 0000 0074 ASSR=0<<AS2;
000093 bde2      	OUT  0x22,R30
                 ; 0000 0075 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000094 bde5      	OUT  0x25,R30
                 ; 0000 0076 TCNT2=0x00;
000095 bde4      	OUT  0x24,R30
                 ; 0000 0077 OCR2=0x00;
000096 bde3      	OUT  0x23,R30
                 ; 0000 0078 
                 ; 0000 0079 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 007A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000097 bfe9      	OUT  0x39,R30
                 ; 0000 007B 
                 ; 0000 007C // External Interrupt(s) initialization
                 ; 0000 007D // INT0: Off
                 ; 0000 007E // INT1: Off
                 ; 0000 007F // INT2: Off
                 ; 0000 0080 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000098 bfe5      	OUT  0x35,R30
                 ; 0000 0081 MCUCSR=(0<<ISC2);
000099 bfe4      	OUT  0x34,R30
                 ; 0000 0082 
                 ; 0000 0083 // USART initialization
                 ; 0000 0084 // USART disabled
                 ; 0000 0085 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00009a b9ea      	OUT  0xA,R30
                 ; 0000 0086 
                 ; 0000 0087 // Analog Comparator initialization
                 ; 0000 0088 // Analog Comparator: Off
                 ; 0000 0089 // The Analog Comparator's positive input is
                 ; 0000 008A // connected to the AIN0 pin
                 ; 0000 008B // The Analog Comparator's negative input is
                 ; 0000 008C // connected to the AIN1 pin
                 ; 0000 008D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00009b e8e0      	LDI  R30,LOW(128)
00009c b9e8      	OUT  0x8,R30
                 ; 0000 008E 
                 ; 0000 008F // ADC initialization
                 ; 0000 0090 // ADC Clock frequency: 500.000 kHz
                 ; 0000 0091 // ADC Voltage Reference: AREF pin
                 ; 0000 0092 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0093 ADMUX=ADC_VREF_TYPE;
00009d e0e0      	LDI  R30,LOW(0)
00009e b9e7      	OUT  0x7,R30
                 ; 0000 0094 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (1<<ADPS0);
00009f e8e1      	LDI  R30,LOW(129)
0000a0 b9e6      	OUT  0x6,R30
                 ; 0000 0095 SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000a1 e0e0      	LDI  R30,LOW(0)
0000a2 bfe0      	OUT  0x30,R30
                 ; 0000 0096 
                 ; 0000 0097 // SPI initialization
                 ; 0000 0098 // SPI disabled
                 ; 0000 0099 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000a3 b9ed      	OUT  0xD,R30
                 ; 0000 009A 
                 ; 0000 009B // TWI initialization
                 ; 0000 009C // TWI disabled
                 ; 0000 009D TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a4 bfe6      	OUT  0x36,R30
                 ; 0000 009E 
                 ; 0000 009F // Alphanumeric LCD initialization
                 ; 0000 00A0 // Connections are specified in the
                 ; 0000 00A1 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00A2 // RS - PORTC Bit 0
                 ; 0000 00A3 // RD - PORTC Bit 1
                 ; 0000 00A4 // EN - PORTC Bit 2
                 ; 0000 00A5 // D4 - PORTC Bit 4
                 ; 0000 00A6 // D5 - PORTC Bit 5
                 ; 0000 00A7 // D6 - PORTC Bit 6
                 ; 0000 00A8 // D7 - PORTC Bit 7
                 ; 0000 00A9 // Characters/line: 16
                 ; 0000 00AA lcd_init(16);
0000a5 e1a0      	LDI  R26,LOW(16)
0000a6 940e 0139 	CALL _lcd_init
                 ; 0000 00AB 
                 ; 0000 00AC while (1)
                 _0x6:
                 ; 0000 00AD       {
                 ; 0000 00AE       // Place your code here
                 ; 0000 00AF       temp = read_adc(0)/2.054;
0000a8 e0a0      	LDI  R26,LOW(0)
0000a9 dfc1      	RCALL _read_adc
0000aa 2766      	CLR  R22
0000ab 2777      	CLR  R23
0000ac 940e 01e3 	CALL __CDF1
0000ae 01df      	MOVW R26,R30
0000af 01cb      	MOVW R24,R22
                +
0000b0 ebec     +LDI R30 , LOW ( 0x400374BC )
0000b1 e7f4     +LDI R31 , HIGH ( 0x400374BC )
0000b2 e063     +LDI R22 , BYTE3 ( 0x400374BC )
0000b3 e470     +LDI R23 , BYTE4 ( 0x400374BC )
                 	__GETD1N 0x400374BC
0000b4 940e 0211 	CALL __DIVF21
0000b6 940e 01ac 	CALL __CFD1
0000b8 012f      	MOVW R4,R30
                 ; 0000 00B0 
                 ; 0000 00B1       if(temp >= 20){
0000b9 e1e4      	LDI  R30,LOW(20)
0000ba e0f0      	LDI  R31,HIGH(20)
0000bb 164e      	CP   R4,R30
0000bc 065f      	CPC  R5,R31
0000bd f014      	BRLT _0x9
                 ; 0000 00B2       PORTC.3 = 0xff;
0000be 9aab      	SBI  0x15,3
                 ; 0000 00B3       }
                 ; 0000 00B4       else{
0000bf c001      	RJMP _0xC
                 _0x9:
                 ; 0000 00B5         PORTC.3 = 0x00;}
0000c0 98ab      	CBI  0x15,3
                 _0xC:
                 ; 0000 00B6 
                 ; 0000 00B7       if(temp > 30){
0000c1 e1ee      	LDI  R30,LOW(30)
0000c2 e0f0      	LDI  R31,HIGH(30)
0000c3 15e4      	CP   R30,R4
0000c4 05f5      	CPC  R31,R5
0000c5 f444      	BRGE _0xF
                 ; 0000 00B8       lcd_puts("Eror");
                +
0000c6 e6a0     +LDI R26 , LOW ( _0x10 + ( 0 ) )
0000c7 e0b2     +LDI R27 , HIGH ( _0x10 + ( 0 ) )
                 	__POINTW2MN _0x10,0
0000c8 940e 0128 	CALL _lcd_puts
                 ; 0000 00B9       delay_ms(200);
0000ca eca8      	LDI  R26,LOW(200)
0000cb e0b0      	LDI  R27,0
0000cc 940e 0173 	CALL _delay_ms
                 ; 0000 00BA       lcd_clear();}
                 ; 0000 00BB       else{
                 _0xF:
                 ; 0000 00BC       lcd_clear();
                 _0x19:
0000ce 940e 0107 	CALL _lcd_clear
                 ; 0000 00BD       }
                 ; 0000 00BE 
                 ; 0000 00BF       if (temp > 39){
0000d0 e2e7      	LDI  R30,LOW(39)
0000d1 e0f0      	LDI  R31,HIGH(39)
0000d2 15e4      	CP   R30,R4
0000d3 05f5      	CPC  R31,R5
0000d4 f414      	BRGE _0x12
                 ; 0000 00C0       PORTD.5=0x00;
0000d5 9895      	CBI  0x12,5
                 ; 0000 00C1       }
                 ; 0000 00C2       else{
0000d6 c001      	RJMP _0x15
                 _0x12:
                 ; 0000 00C3       PORTD.5=0xff;}
0000d7 9a95      	SBI  0x12,5
                 _0x15:
                 ; 0000 00C4       }
0000d8 cfcf      	RJMP _0x6
                 ; 0000 00C5 }
                 _0x18:
0000d9 cfff      	RJMP _0x18
                 ; .FEND
                 
                 	.DSEG
                 _0x10:
000260           	.BYTE 0x5
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
                 ; .FSTART __lcd_write_nibble_G101
0000da 93aa      	ST   -Y,R26
0000db b3e5      	IN   R30,0x15
0000dc 70ef      	ANDI R30,LOW(0xF)
0000dd 2fae      	MOV  R26,R30
0000de 81e8      	LD   R30,Y
0000df 7fe0      	ANDI R30,LOW(0xF0)
0000e0 2bea      	OR   R30,R26
0000e1 bbe5      	OUT  0x15,R30
                +
0000e2 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0000e3 958a     +DEC R24
0000e4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0000e5 9aaa      	SBI  0x15,2
                +
0000e6 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0000e7 958a     +DEC R24
0000e8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0000e9 98aa      	CBI  0x15,2
                +
0000ea e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0000eb 958a     +DEC R24
0000ec f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
0000ed c076      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000ee 93aa      	ST   -Y,R26
0000ef 81a8      	LD   R26,Y
0000f0 dfe9      	RCALL __lcd_write_nibble_G101
0000f1 81e8          ld    r30,y
0000f2 95e2          swap  r30
0000f3 83e8          st    y,r30
0000f4 81a8      	LD   R26,Y
0000f5 dfe4      	RCALL __lcd_write_nibble_G101
                +
0000f6 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
0000f7 958a     +DEC R24
0000f8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
0000f9 c06a      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0000fa 93aa      	ST   -Y,R26
0000fb 81e8      	LD   R30,Y
0000fc e0f0      	LDI  R31,0
0000fd 59eb      	SUBI R30,LOW(-__base_y_G101)
0000fe 4ffd      	SBCI R31,HIGH(-__base_y_G101)
0000ff 81e0      	LD   R30,Z
000100 81a9      	LDD  R26,Y+1
000101 0fae      	ADD  R26,R30
000102 dfeb      	RCALL __lcd_write_data
000103 8079      	LDD  R7,Y+1
000104 8068      	LDD  R6,Y+0
000105 9622      	ADIW R28,2
000106 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000107 e0a2      	LDI  R26,LOW(2)
000108 940e 0166 	CALL SUBOPT_0x0
00010a e0ac      	LDI  R26,LOW(12)
00010b dfe2      	RCALL __lcd_write_data
00010c e0a1      	LDI  R26,LOW(1)
00010d 940e 0166 	CALL SUBOPT_0x0
00010f e0e0      	LDI  R30,LOW(0)
000110 2e6e      	MOV  R6,R30
000111 2e7e      	MOV  R7,R30
000112 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000113 93aa      	ST   -Y,R26
000114 81a8      	LD   R26,Y
000115 30aa      	CPI  R26,LOW(0xA)
000116 f011      	BREQ _0x2020005
000117 1479      	CP   R7,R9
000118 f048      	BRLO _0x2020004
                 _0x2020005:
000119 e0e0      	LDI  R30,LOW(0)
00011a 93ea      	ST   -Y,R30
00011b 9463      	INC  R6
00011c 2da6      	MOV  R26,R6
00011d dfdc      	RCALL _lcd_gotoxy
00011e 81a8      	LD   R26,Y
00011f 30aa      	CPI  R26,LOW(0xA)
000120 f409      	BRNE _0x2020007
000121 c042      	RJMP _0x2080001
                 _0x2020007:
                 _0x2020004:
000122 9473      	INC  R7
000123 9aa8      	SBI  0x15,0
000124 81a8      	LD   R26,Y
000125 dfc8      	RCALL __lcd_write_data
000126 98a8      	CBI  0x15,0
000127 c03c      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000128 93ba      	ST   -Y,R27
000129 93aa      	ST   -Y,R26
00012a 931a      	ST   -Y,R17
                 _0x2020008:
00012b 81a9      	LDD  R26,Y+1
00012c 81ba      	LDD  R27,Y+1+1
00012d 91ed      	LD   R30,X+
00012e 83a9      	STD  Y+1,R26
00012f 83ba      	STD  Y+1+1,R27
000130 2f1e      	MOV  R17,R30
000131 30e0      	CPI  R30,0
000132 f019      	BREQ _0x202000A
000133 2fa1      	MOV  R26,R17
000134 dfde      	RCALL _lcd_putchar
000135 cff5      	RJMP _0x2020008
                 _0x202000A:
000136 8118      	LDD  R17,Y+0
000137 9623      	ADIW R28,3
000138 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000139 93aa      	ST   -Y,R26
00013a b3e4      	IN   R30,0x14
00013b 6fe0      	ORI  R30,LOW(0xF0)
00013c bbe4      	OUT  0x14,R30
00013d 9aa2      	SBI  0x14,2
00013e 9aa0      	SBI  0x14,0
00013f 9aa1      	SBI  0x14,1
000140 98aa      	CBI  0x15,2
000141 98a8      	CBI  0x15,0
000142 98a9      	CBI  0x15,1
000143 8098      	LDD  R9,Y+0
000144 81e8      	LD   R30,Y
000145 58e0      	SUBI R30,-LOW(128)
                +
000146 93e0 0267+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000148 81e8      	LD   R30,Y
000149 54e0      	SUBI R30,-LOW(192)
                +
00014a 93e0 0268+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
00014c e1a4      	LDI  R26,LOW(20)
00014d e0b0      	LDI  R27,0
00014e 940e 0173 	CALL _delay_ms
000150 940e 016c 	CALL SUBOPT_0x1
000152 940e 016c 	CALL SUBOPT_0x1
000154 940e 016c 	CALL SUBOPT_0x1
000156 e2a0      	LDI  R26,LOW(32)
000157 df82      	RCALL __lcd_write_nibble_G101
                +
000158 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000159 958a     +DEC R24
00015a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
00015b e2a8      	LDI  R26,LOW(40)
00015c df91      	RCALL __lcd_write_data
00015d e0a4      	LDI  R26,LOW(4)
00015e df8f      	RCALL __lcd_write_data
00015f e8a5      	LDI  R26,LOW(133)
000160 df8d      	RCALL __lcd_write_data
000161 e0a6      	LDI  R26,LOW(6)
000162 df8b      	RCALL __lcd_write_data
000163 dfa3      	RCALL _lcd_clear
                 _0x2080001:
000164 9621      	ADIW R28,1
000165 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G101:
000265           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000166 940e 00ee 	CALL __lcd_write_data
000168 e0a3      	LDI  R26,LOW(3)
000169 e0b0      	LDI  R27,0
00016a 940c 0173 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
00016c e3a0      	LDI  R26,LOW(48)
00016d 940e 00da 	CALL __lcd_write_nibble_G101
                +
00016f e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000170 958a     +DEC R24
000171 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
000172 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000173 9610      	adiw r26,0
000174 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000175 ef8a     +LDI R24 , LOW ( 0xFA )
000176 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
000177 9701     +SBIW R24 , 1
000178 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
000179 95a8      	wdr
00017a 9711      	sbiw r26,1
00017b f7c9      	brne __delay_ms0
                 __delay_ms1:
00017c 9508      	ret
                 
                 __ROUND_REPACK:
00017d 2355      	TST  R21
00017e f442      	BRPL __REPACK
00017f 3850      	CPI  R21,0x80
000180 f411      	BRNE __ROUND_REPACK0
000181 ffe0      	SBRS R30,0
000182 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000183 9631      	ADIW R30,1
000184 1f69      	ADC  R22,R25
000185 1f79      	ADC  R23,R25
000186 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000187 e850      	LDI  R21,0x80
000188 2757      	EOR  R21,R23
000189 f411      	BRNE __REPACK0
00018a 935f      	PUSH R21
00018b c073      	RJMP __ZERORES
                 __REPACK0:
00018c 3f5f      	CPI  R21,0xFF
00018d f031      	BREQ __REPACK1
00018e 0f66      	LSL  R22
00018f 0c00      	LSL  R0
000190 9557      	ROR  R21
000191 9567      	ROR  R22
000192 2f75      	MOV  R23,R21
000193 9508      	RET
                 __REPACK1:
000194 935f      	PUSH R21
000195 2000      	TST  R0
000196 f00a      	BRMI __REPACK2
000197 c073      	RJMP __MAXRES
                 __REPACK2:
000198 c06c      	RJMP __MINRES
                 
                 __UNPACK:
000199 e850      	LDI  R21,0x80
00019a 2e19      	MOV  R1,R25
00019b 2215      	AND  R1,R21
00019c 0f88      	LSL  R24
00019d 1f99      	ROL  R25
00019e 2795      	EOR  R25,R21
00019f 0f55      	LSL  R21
0001a0 9587      	ROR  R24
                 
                 __UNPACK1:
0001a1 e850      	LDI  R21,0x80
0001a2 2e07      	MOV  R0,R23
0001a3 2205      	AND  R0,R21
0001a4 0f66      	LSL  R22
0001a5 1f77      	ROL  R23
0001a6 2775      	EOR  R23,R21
0001a7 0f55      	LSL  R21
0001a8 9567      	ROR  R22
0001a9 9508      	RET
                 
                 __CFD1U:
0001aa 9468      	SET
0001ab c001      	RJMP __CFD1U0
                 __CFD1:
0001ac 94e8      	CLT
                 __CFD1U0:
0001ad 935f      	PUSH R21
0001ae dff2      	RCALL __UNPACK1
0001af 3870      	CPI  R23,0x80
0001b0 f018      	BRLO __CFD10
0001b1 3f7f      	CPI  R23,0xFF
0001b2 f408      	BRCC __CFD10
0001b3 c04b      	RJMP __ZERORES
                 __CFD10:
0001b4 e156      	LDI  R21,22
0001b5 1b57      	SUB  R21,R23
0001b6 f4aa      	BRPL __CFD11
0001b7 9551      	NEG  R21
0001b8 3058      	CPI  R21,8
0001b9 f40e      	BRTC __CFD19
0001ba 3059      	CPI  R21,9
                 __CFD19:
0001bb f030      	BRLO __CFD17
0001bc efef      	SER  R30
0001bd efff      	SER  R31
0001be ef6f      	SER  R22
0001bf e77f      	LDI  R23,0x7F
0001c0 f977      	BLD  R23,7
0001c1 c01a      	RJMP __CFD15
                 __CFD17:
0001c2 2777      	CLR  R23
0001c3 2355      	TST  R21
0001c4 f0b9      	BREQ __CFD15
                 __CFD18:
0001c5 0fee      	LSL  R30
0001c6 1fff      	ROL  R31
0001c7 1f66      	ROL  R22
0001c8 1f77      	ROL  R23
0001c9 955a      	DEC  R21
0001ca f7d1      	BRNE __CFD18
0001cb c010      	RJMP __CFD15
                 __CFD11:
0001cc 2777      	CLR  R23
                 __CFD12:
0001cd 3058      	CPI  R21,8
0001ce f028      	BRLO __CFD13
0001cf 2fef      	MOV  R30,R31
0001d0 2ff6      	MOV  R31,R22
0001d1 2f67      	MOV  R22,R23
0001d2 5058      	SUBI R21,8
0001d3 cff9      	RJMP __CFD12
                 __CFD13:
0001d4 2355      	TST  R21
0001d5 f031      	BREQ __CFD15
                 __CFD14:
0001d6 9576      	LSR  R23
0001d7 9567      	ROR  R22
0001d8 95f7      	ROR  R31
0001d9 95e7      	ROR  R30
0001da 955a      	DEC  R21
0001db f7d1      	BRNE __CFD14
                 __CFD15:
0001dc 2000      	TST  R0
0001dd f40a      	BRPL __CFD16
0001de d077      	RCALL __ANEGD1
                 __CFD16:
0001df 915f      	POP  R21
0001e0 9508      	RET
                 
                 __CDF1U:
0001e1 9468      	SET
0001e2 c001      	RJMP __CDF1U0
                 __CDF1:
0001e3 94e8      	CLT
                 __CDF1U0:
0001e4 9730      	SBIW R30,0
0001e5 4060      	SBCI R22,0
0001e6 4070      	SBCI R23,0
0001e7 f0b1      	BREQ __CDF10
0001e8 2400      	CLR  R0
0001e9 f026      	BRTS __CDF11
0001ea 2377      	TST  R23
0001eb f412      	BRPL __CDF11
0001ec 9400      	COM  R0
0001ed d068      	RCALL __ANEGD1
                 __CDF11:
0001ee 2e17      	MOV  R1,R23
0001ef e17e      	LDI  R23,30
0001f0 2011      	TST  R1
                 __CDF12:
0001f1 f032      	BRMI __CDF13
0001f2 957a      	DEC  R23
0001f3 0fee      	LSL  R30
0001f4 1fff      	ROL  R31
0001f5 1f66      	ROL  R22
0001f6 1c11      	ROL  R1
0001f7 cff9      	RJMP __CDF12
                 __CDF13:
0001f8 2fef      	MOV  R30,R31
0001f9 2ff6      	MOV  R31,R22
0001fa 2d61      	MOV  R22,R1
0001fb 935f      	PUSH R21
0001fc df8a      	RCALL __REPACK
0001fd 915f      	POP  R21
                 __CDF10:
0001fe 9508      	RET
                 
                 __ZERORES:
0001ff 27ee      	CLR  R30
000200 27ff      	CLR  R31
000201 2766      	CLR  R22
000202 2777      	CLR  R23
000203 915f      	POP  R21
000204 9508      	RET
                 
                 __MINRES:
000205 efef      	SER  R30
000206 efff      	SER  R31
000207 e76f      	LDI  R22,0x7F
000208 ef7f      	SER  R23
000209 915f      	POP  R21
00020a 9508      	RET
                 
                 __MAXRES:
00020b efef      	SER  R30
00020c efff      	SER  R31
00020d e76f      	LDI  R22,0x7F
00020e e77f      	LDI  R23,0x7F
00020f 915f      	POP  R21
000210 9508      	RET
                 
                 __DIVF21:
000211 935f      	PUSH R21
000212 df86      	RCALL __UNPACK
000213 3870      	CPI  R23,0x80
000214 f421      	BRNE __DIVF210
000215 2011      	TST  R1
                 __DIVF211:
000216 f40a      	BRPL __DIVF219
000217 cfed      	RJMP __MINRES
                 __DIVF219:
000218 cff2      	RJMP __MAXRES
                 __DIVF210:
000219 3890      	CPI  R25,0x80
00021a f409      	BRNE __DIVF218
                 __DIVF217:
00021b cfe3      	RJMP __ZERORES
                 __DIVF218:
00021c 2401      	EOR  R0,R1
00021d 9408      	SEC
00021e 0b97      	SBC  R25,R23
00021f f41b      	BRVC __DIVF216
000220 f3d4      	BRLT __DIVF217
000221 2000      	TST  R0
000222 cff3      	RJMP __DIVF211
                 __DIVF216:
000223 2f79      	MOV  R23,R25
000224 931f      	PUSH R17
000225 932f      	PUSH R18
000226 933f      	PUSH R19
000227 934f      	PUSH R20
000228 2411      	CLR  R1
000229 2711      	CLR  R17
00022a 2722      	CLR  R18
00022b 2733      	CLR  R19
00022c 2744      	CLR  R20
00022d 2755      	CLR  R21
00022e e290      	LDI  R25,32
                 __DIVF212:
00022f 17ae      	CP   R26,R30
000230 07bf      	CPC  R27,R31
000231 0786      	CPC  R24,R22
000232 0741      	CPC  R20,R17
000233 f030      	BRLO __DIVF213
000234 1bae      	SUB  R26,R30
000235 0bbf      	SBC  R27,R31
000236 0b86      	SBC  R24,R22
000237 0b41      	SBC  R20,R17
000238 9408      	SEC
000239 c001      	RJMP __DIVF214
                 __DIVF213:
00023a 9488      	CLC
                 __DIVF214:
00023b 1f55      	ROL  R21
00023c 1f22      	ROL  R18
00023d 1f33      	ROL  R19
00023e 1c11      	ROL  R1
00023f 1faa      	ROL  R26
000240 1fbb      	ROL  R27
000241 1f88      	ROL  R24
000242 1f44      	ROL  R20
000243 959a      	DEC  R25
000244 f751      	BRNE __DIVF212
000245 01f9      	MOVW R30,R18
000246 2d61      	MOV  R22,R1
000247 914f      	POP  R20
000248 913f      	POP  R19
000249 912f      	POP  R18
00024a 911f      	POP  R17
00024b 2366      	TST  R22
00024c f032      	BRMI __DIVF215
00024d 0f55      	LSL  R21
00024e 1fee      	ROL  R30
00024f 1fff      	ROL  R31
000250 1f66      	ROL  R22
000251 957a      	DEC  R23
000252 f243      	BRVS __DIVF217
                 __DIVF215:
000253 df29      	RCALL __ROUND_REPACK
000254 915f      	POP  R21
000255 9508      	RET
                 
                 __ANEGD1:
000256 95f0      	COM  R31
000257 9560      	COM  R22
000258 9570      	COM  R23
000259 95e1      	NEG  R30
00025a 4fff      	SBCI R31,-1
00025b 4f6f      	SBCI R22,-1
00025c 4f7f      	SBCI R23,-1
00025d 9508      	RET
                 
                 __CWD1:
00025e 2f6f      	MOV  R22,R31
00025f 0f66      	ADD  R22,R22
000260 0b66      	SBC  R22,R22
000261 2f76      	MOV  R23,R22
000262 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  13 r1 :  12 r2 :   0 r3 :   0 r4 :   4 r5 :   3 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   9 r18:   5 r19:   4 r20:   6 r21:  40 r22:  35 r23:  33 
r24:  29 r25:  13 r26:  46 r27:  12 r28:   4 r29:   1 r30: 118 r31:  30 
x  :   4 y  :  31 z  :   8 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   2 
adiw  :   5 and   :   2 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   8 
brge  :   2 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   2 brmi  :   3 brne  :  20 brpl  :   5 brsh  :   0 brtc  :   1 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   0 call  :  15 
cbi   :   7 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  17 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   5 cpc   :   6 cpi   :  12 cpse  :   0 dec   :  13 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   2 jmp   :  24 ld    :  13 ldd   :   7 ldi   :  72 
lds   :   0 lpm   :   7 lsl   :   9 lsr   :   1 mov   :  20 movw  :   7 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   1 out   :  44 pop   :  10 push  :   9 rcall :  20 ret   :  16 
reti  :   0 rjmp  :  27 rol   :  19 ror   :   7 sbc   :   5 sbci  :   6 
sbi   :   9 sbic  :   0 sbis  :   1 sbiw  :   6 sbr   :   0 sbrc  :   0 
sbrs  :   1 sec   :   2 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  14 std   :   2 sts   :   2 sub   :   2 subi  :   4 swap  :   1 
tst   :  10 wdr   :   1 
Instructions used: 69 out of 116 (59.5%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004c6   1182     40   1222   32768   3.7%
[.dseg] 0x000060 0x000269      0      9      9    2048   0.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 6 warnings
