Model {
  Name			  "StFilteringLab"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.156"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "clc\nclear\nclose all\nFilterOrder = 34;\nInputBitWidth = 12;\nCoefBitWidth = 14;\ncoef_max = 2^(Coef"
  "BitWidth - 1) - 1;\ncoef_min = -2^(CoefBitWidth - 1);\nLowPassFreqBand = [0 0.001045 0.0015 1];\nLowPassMagnBand = ["
  "1 0.975 0.00001 0.00001];\n\nFlCoef_org = firls(FilterOrder,LowPassFreqBand,LowPassMagnBand);\nw=blackman(FilterOrde"
  "r + 1);\nFlCoef_win = FlCoef_org .* w';\nFlCoef = FlCoef_win;\nScalingFactor = max(coef_max/max(FlCoef), coef_min/mi"
  "n(FlCoef));\n\nFpCoef = fix(ScalingFactor * FlCoef);\n\nplot(FpCoef,'o');\ntitle('Coefficient Value');\nImpulseData "
  "= zeros(1,1000);\nImpulseData(1) = 100;\nh = conv(ImpulseData,FpCoef);\nfftplot(h);\ntitle('Frequency response');\nF"
  "irSamplingPeriod=1;"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder End\n"
  StopFcn		  "plot_fft(adder_result_sim, 'Frequency Response - Unfiltered Data', 8e7)\n plot_fft(fir_result_sim, 'Freq"
  "uency Response - Filtered Data', 8e7)"
  Created		  "Tue Oct 21 15:51:49 2003"
  Creator		  "akarapet"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "akarapet"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Jun 18 13:48:32 2013"
  RTWModifiedTimeStamp	  293464109
  ModelVersionFormat	  "1.%<AutoIncrement:156>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "4096*FirSamplingPeriod"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 508, 251, 1388, 881 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
  }
  System {
    Name		    "StFilteringLab"
    Location		    [385, 135, 1579, 1102]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    162
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "54"
    Block {
      BlockType		      Reference
      Name		      "A2D1_HSMC_A \n14 Bit Signed"
      SID		      "53"
      Ports		      [1, 1]
      Position		      [295, 505, 340, 545]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.1"
      SourceBlock	      "Cyclone_III_EP3C120_alteradspbuilder2/A2D1_HSMC_A 14 Bit Signed"
      SourceType	      "CycloneIIIEP3C120 A2D1_HSMC_A 14 Bit Signed AlteraBlockSet"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_A2D1%5FHSMC%5FA+%0A14+Bit+Signed.salt"
      externalType	      "Inferred"
      SpecifyClock	      off
      location		      "Pin_P1,Pin_P2,Pin_M7,Pin_M8,Pin_R4,Pin_R3,Pin_T3,Pin_T4,Pin_V3,Pin_V4,Pin_R6,Pin_R7,Pin_AE3,Pin"
      "_AB6"
    }
    Block {
      BlockType		      Reference
      Name		      "Clock"
      SID		      "2"
      Ports		      []
      Position		      [1060, 75, 1110, 93]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Clock"
      SourceType	      "BaseClock AlteraBlockset"
      ClockPeriod	      "10"
      ClockPeriodUnit	      "ns"
      SampleTime	      "1"
      ResetLatency	      "0"
      ResetRegisterCascadeDepth	"0"
      SimulationStartCycle    "5"
      PhaseOffset	      "0"
      Reset		      "aclr"
      ResetType		      "Active Low"
      Export		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      SID		      "3"
      Ports		      [5, 1]
      Position		      [140, 363, 280, 447]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Counter"
      SourceType	      "Counter AlteraBlockset"
      BusType		      "Signed Integer"
      bwl		      "13"
      bwr		      "0"
      use_modulo	      on
      modulo		      "2^12 - 1"
      SpecifyClock	      off
      direction		      "Use Direction Port (updown)"
      use_sload		      on
      use_sset		      off
      svalue		      "1"
      use_clk_ena	      on
      use_ena		      off
      use_sclr		      on
      pipeline_display	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Cyclone III EP3C120 \nFPGA Development Board"
      SID		      "54"
      Ports		      []
      Position		      [910, 50, 969, 104]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.1"
      SourceBlock	      "Cyclone_III_EP3C120_alteradspbuilder2/Cyclone III EP3C120 FPGA Development Board"
      SourceType	      "CycloneIIIEP3C120 Configuration AlteraBlockSet"
      ClockPinIn	      "Pin_AH15"
      GlobalResetPin	      "Pin_T21"
      device		      "EP3C120F780C7"
    }
    Block {
      BlockType		      Reference
      Name		      "D2A2_HSMC_A \n14 Bit Unsigned"
      SID		      "52"
      Ports		      [1, 1]
      Position		      [1010, 585, 1050, 630]
      BlockRotation	      270
      BlockMirror	      on
      ForegroundColor	      "blue"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.1"
      SourceBlock	      "Cyclone_III_EP3C120_alteradspbuilder2/D2A2_HSMC_A 14 Bit Unsigned"
      SourceType	      "CycloneIIIEP3C120 D2A2_HSMC_A 14 Bit Unsigned AlteraBlockSet"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_D2A2%5FHSMC%5FA+%0A14+Bit+Unsigned.capture"
      externalType	      "Inferred"
      location		      "Pin_G3,Pin_G4,Pin_H3,Pin_H4,Pin_J5,Pin_J6,Pin_K1,Pin_K2,Pin_L1,Pin_L2,Pin_L3,Pin_L4,Pin_N3,Pin_"
      "N4"
    }
    Block {
      BlockType		      Reference
      Name		      "Decoder"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [315, 398, 415, 412]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Decoder"
      SourceType	      "Decoder AlteraBlockset"
      BusType		      "Signed Integer"
      bwl		      "13"
      bwr		      "0"
      registered	      off
      pipeline_display	      "0"
      value		      "1000"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [1009, 495, 1051, 545]
      BlockRotation	      270
      BlockMirror	      on
      ForegroundColor	      "blue"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
      SourceType	      "Delay AlteraBlockset"
      pipeline		      "1"
      pipeline_display	      "1"
      ClockPhase	      "1"
      use_ena		      off
      use_sclr		      off
      allowFloatingPointOverride on
      logOutputs	      off
      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demo"
      "s/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_Delay.fixedpointlog"
      use_init		      off
      reset_value	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Dip Switch"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [75, 273, 150, 307]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.1"
      SourceBlock	      "Cyclone_III_EP3C120_alteradspbuilder2/Dip Switch"
      SourceType	      "CycloneIIIEP3C120 Dip Switch AlteraBlockSet"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_Dip+Switch.salt"
      externalType	      "Inferred"
      SpecifyClock	      off
      location		      "Pin_AC14,Pin_AD18,Pin_AG23,Pin_AC19,Pin_AD14,Pin_G20,Pin_AB15,Pin_AF25"
    }
    Block {
      BlockType		      Reference
      Name		      "ExtractBit"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [175, 278, 230, 302]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Extract Bit"
      SourceType	      "Extract Bit AlteraBlockset"
      BusType		      "Signed Fractional"
      bwl		      "8"
      bwr		      "0"
      bitToSelect	      "0"
      pipeline_display	      "0"
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      "8"
      Position		      [375, 556, 415, 584]
      ForegroundColor	      "blue"
      CloseFcn		      "tagdialog Close"
      GotoTag		      "start"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "9"
      Position		      [20, 411, 80, 429]
      ForegroundColor	      "blue"
      CloseFcn		      "tagdialog Close"
      GotoTag		      "start1"
    }
    Block {
      BlockType		      Reference
      Name		      "GND"
      SID		      "10"
      Ports		      [0, 1]
      Position		      [330, 292, 350, 308]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/GND"
      SourceType	      "GND AlteraBlockset"
      SpecifyClock	      off
    }
    Block {
      BlockType		      Reference
      Name		      "GND1"
      SID		      "11"
      Ports		      [0, 1]
      Position		      [90, 367, 110, 383]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/GND"
      SourceType	      "GND AlteraBlockset"
      SpecifyClock	      off
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "12"
      Position		      [535, 209, 600, 231]
      ForegroundColor	      "blue"
      GotoTag		      "start"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "13"
      Position		      [280, 215, 320, 245]
      ForegroundColor	      "blue"
      GotoTag		      "start1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "LED0"
      SID		      "49"
      Ports		      [1, 1]
      Position		      [540, 399, 585, 411]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.1"
      SourceBlock	      "Cyclone_III_EP3C120_alteradspbuilder2/LED0"
      SourceType	      "CycloneIIIEP3C120 LED0 AlteraBlockSet"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LED0.capture"
      externalType	      "Inferred"
      location		      "Pin_AD15"
    }
    Block {
      BlockType		      SubSystem
      Name		      "LowPass_SerialFilter"
      SID		      "15"
      Ports		      [2, 1]
      Position		      [470, 500, 595, 595]
      ForegroundColor	      "blue"
      AncestorBlock	      "filter_lib/lp_filter"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "SubSystem AlteraBlockSet"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"LowPass_SerialFilter"
	Location		[253, 108, 1447, 1075]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"21"
	Block {
	  BlockType		  Inport
	  Name			  "data_in[11:0]"
	  SID			  "15:1"
	  Position		  [30, 83, 60, 97]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "start_filter"
	  SID			  "15:2"
	  Position		  [25, 153, 55, 167]
	  ForegroundColor	  "blue"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Level \nSum of Product1"
	  SID			  "15:3"
	  Ports			  [8, 1]
	  Position		  [375, 230, 450, 390]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bit Level Sum of Products"
	  SourceType		  "BitSumProducts AlteraBlockset"
	  number_of_coefficients  "8"
	  BusType		  "Signed Integer"
	  bwl			  "14"
	  bwr			  "0"
	  coefficients		  "[FpCoef(9:16)]"
	  register_inputs	  off
	  pipeline_display	  "0"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Bit+Level+%0ASum+of+Product1.fixedpoin"
	  "tlog"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Level \nSum of Product2"
	  SID			  "15:4"
	  Ports			  [8, 1]
	  Position		  [375, 435, 450, 595]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bit Level Sum of Products"
	  SourceType		  "BitSumProducts AlteraBlockset"
	  number_of_coefficients  "8"
	  BusType		  "Signed Integer"
	  bwl			  "14"
	  bwr			  "0"
	  coefficients		  "[FpCoef(17:24)]"
	  register_inputs	  off
	  pipeline_display	  "0"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Bit+Level+%0ASum+of+Product2.fixedpoin"
	  "tlog"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Level \nSum of Product3"
	  SID			  "15:5"
	  Ports			  [8, 1]
	  Position		  [375, 15, 450, 175]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bit Level Sum of Products"
	  SourceType		  "BitSumProducts AlteraBlockset"
	  number_of_coefficients  "8"
	  BusType		  "Signed Integer"
	  bwl			  "14"
	  bwr			  "0"
	  coefficients		  "[FpCoef(1:8)]"
	  register_inputs	  off
	  pipeline_display	  "0"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Bit+Level+%0ASum+of+Product3.fixedpoin"
	  "tlog"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Level \nSum of Product5"
	  SID			  "15:6"
	  Ports			  [8, 1]
	  Position		  [375, 640, 450, 800]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bit Level Sum of Products"
	  SourceType		  "BitSumProducts AlteraBlockset"
	  number_of_coefficients  "8"
	  BusType		  "Signed Integer"
	  bwl			  "14"
	  bwr			  "0"
	  coefficients		  "[FpCoef(25:32)]"
	  register_inputs	  off
	  pipeline_display	  "0"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Bit+Level+%0ASum+of+Product5.fixedpoin"
	  "tlog"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit Level \nSum of Product6"
	  SID			  "15:7"
	  Ports			  [3, 1]
	  Position		  [375, 852, 435, 928]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bit Level Sum of Products"
	  SourceType		  "BitSumProducts AlteraBlockset"
	  number_of_coefficients  "3"
	  BusType		  "Signed Integer"
	  bwl			  "14"
	  bwr			  "0"
	  coefficients		  "[FpCoef(33:35)]"
	  register_inputs	  off
	  pipeline_display	  "0"
	  use_ena		  off
	  use_sclr		  off
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Bit+Level+%0ASum+of+Product6.fixedpoin"
	  "tlog"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "15:8"
	  Position		  [580, 532, 635, 548]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "SyncRst"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "15:9"
	  Position		  [780, 417, 835, 433]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "InputFilter"
	  Port {
	    PortNumber		    1
	    Name		    "InputFilter"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "15:10"
	  Position		  [190, 152, 245, 168]
	  ShowName		  off
	  GotoTag		  "SyncRst"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "15:11"
	  Position		  [210, 52, 265, 68]
	  ShowName		  off
	  GotoTag		  "InputFilter"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Parallel To Serial"
	  SID			  "15:12"
	  Ports			  [2, 1]
	  Position		  [210, 76, 255, 129]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Parallel To Serial"
	  SourceType		  "Parallel To Serial AlteraBlockset"
	  BusType		  "Signed Integer"
	  bwl			  "12"
	  bwr			  "0"
	  msbfirsttext		  "LSB First"
	  msbfirst		  "0"
	  repeatlastbit		  on
	  use_ena		  off
	  use_sclr		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Partial Product \nAdder"
	  SID			  "15:13"
	  Ports			  [5, 1]
	  Position		  [540, 377, 630, 493]
	  ForegroundColor	  "blue"
	  AncestorBlock		  "ALTELINK/AltLab/HDL SubSystem"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "SubSystem AlteraBlockSet"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Partial Product \nAdder"
	    Location		    [161, 521, 1125, 942]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "11"
	    Block {
	      BlockType		      Inport
	      Name		      "In1[16:0]"
	      SID		      "15:13:1"
	      Position		      [60, 43, 90, 57]
	      ForegroundColor	      "blue"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2[16:0]"
	      SID		      "15:13:2"
	      Position		      [60, 88, 90, 102]
	      ForegroundColor	      "blue"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3[16:0]"
	      SID		      "15:13:3"
	      Position		      [60, 188, 90, 202]
	      ForegroundColor	      "blue"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4[16:0]"
	      SID		      "15:13:4"
	      Position		      [60, 248, 90, 262]
	      ForegroundColor	      "blue"
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5[15:0]"
	      SID		      "15:13:5"
	      Position		      [60, 358, 90, 372]
	      ForegroundColor	      "blue"
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "15:13:6"
	      Ports		      [1, 1]
	      Position		      [340, 340, 385, 390]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
	      SourceType	      "Delay AlteraBlockset"
	      pipeline		      "3"
	      pipeline_display	      "3"
	      ClockPhase	      "1"
	      use_ena		      off
	      use_sclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Partial+Product+%0AAdder_D"
	      "elay.fixedpointlog"
	      use_init		      off
	      reset_value	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pipelined Adder"
	      SID		      "15:13:7"
	      Ports		      [2, 1]
	      Position		      [250, 55, 365, 95]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
	      SourceType	      "Pipelined Adder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "18"
	      bwr		      "0"
	      pipeline		      "2"
	      pipeline_display	      "2"
	      AddSubDirection	      "ADD"
	      use_cin		      off
	      use_ovl		      off
	      use_addsub	      off
	      use_ena		      off
	      use_aclr		      off
	      or_aclr_inputs	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pipelined Adder1"
	      SID		      "15:13:8"
	      Ports		      [2, 1]
	      Position		      [255, 205, 370, 245]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
	      SourceType	      "Pipelined Adder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "18"
	      bwr		      "0"
	      pipeline		      "2"
	      pipeline_display	      "2"
	      AddSubDirection	      "ADD"
	      use_cin		      off
	      use_ovl		      off
	      use_addsub	      off
	      use_ena		      off
	      use_aclr		      off
	      or_aclr_inputs	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pipelined Adder2"
	      SID		      "15:13:9"
	      Ports		      [2, 1]
	      Position		      [415, 195, 530, 235]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
	      SourceType	      "Pipelined Adder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "19"
	      bwr		      "0"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      AddSubDirection	      "ADD"
	      use_cin		      off
	      use_ovl		      off
	      use_addsub	      off
	      use_ena		      off
	      use_aclr		      off
	      or_aclr_inputs	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pipelined Adder3"
	      SID		      "15:13:10"
	      Ports		      [2, 1]
	      Position		      [615, 205, 730, 245]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
	      SourceType	      "Pipelined Adder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "19"
	      bwr		      "0"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      AddSubDirection	      "ADD"
	      use_cin		      off
	      use_ovl		      off
	      use_addsub	      off
	      use_ena		      off
	      use_aclr		      off
	      or_aclr_inputs	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out[18:0]"
	      SID		      "15:13:11"
	      Position		      [795, 218, 825, 232]
	      ForegroundColor	      "blue"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [175, 0; 0, -130]
	      DstBlock		      "Pipelined Adder3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In5[15:0]"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pipelined Adder2"
	      SrcPort		      1
	      DstBlock		      "Pipelined Adder3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pipelined Adder3"
	      SrcPort		      1
	      DstBlock		      "Out[18:0]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pipelined Adder1"
	      SrcPort		      1
	      DstBlock		      "Pipelined Adder2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Pipelined Adder"
	      SrcPort		      1
	      Points		      [25, 0; 0, 130]
	      DstBlock		      "Pipelined Adder2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In4[16:0]"
	      SrcPort		      1
	      Points		      [135, 0; 0, -20]
	      DstBlock		      "Pipelined Adder1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In3[16:0]"
	      SrcPort		      1
	      Points		      [135, 0; 0, 20]
	      DstBlock		      "Pipelined Adder1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2[16:0]"
	      SrcPort		      1
	      Points		      [125, 0; 0, -10]
	      DstBlock		      "Pipelined Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1[16:0]"
	      SrcPort		      1
	      Points		      [130, 0; 0, 15]
	      DstBlock		      "Pipelined Adder"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Scaling Accumulator"
	  SID			  "15:14"
	  Ports			  [2, 1]
	  Position		  [680, 421, 755, 474]
	  ForegroundColor	  "blue"
	  AncestorBlock		  "ALTELINK/AltLab/HDL SubSystem"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "SubSystem AlteraBlockSet"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortNumber		    1
	    Name		    "sFirResult"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Scaling Accumulator"
	    Location		    [394, 183, 1462, 719]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "87"
	    SIDHighWatermark	    "28"
	    Block {
	      BlockType		      Inport
	      Name		      "In[18:0]"
	      SID		      "15:14:1"
	      Position		      [60, 153, 90, 167]
	      ForegroundColor	      "blue"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "clr"
	      SID		      "15:14:2"
	      Position		      [55, 298, 85, 312]
	      ForegroundColor	      "blue"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Adder"
	      SID		      "15:14:3"
	      Ports		      [4, 2]
	      Position		      [510, 68, 560, 182]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
	      SourceType	      "Pipelined Adder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "20"
	      bwr		      "0"
	      pipeline		      "0"
	      pipeline_display	      "0"
	      AddSubDirection	      "ADD"
	      use_cin		      on
	      use_ovl		      on
	      use_addsub	      on
	      use_ena		      on
	      use_aclr		      on
	      or_aclr_inputs	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BusBuild"
	      SID		      "15:14:4"
	      Ports		      [2, 1]
	      Position		      [235, 176, 270, 234]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Bus Builder"
	      SourceType	      "BusBuilder AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "2"
	      bwr		      "0"
	      pipeline_display	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BusConcatenation"
	      SID		      "15:14:5"
	      Ports		      [2, 1]
	      Position		      [845, 216, 930, 254]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Bus Concatenation"
	      SourceType	      "Bus Concatenate AlteraBlockset"
	      isSigned		      on
	      awidth		      "19"
	      bwidth		      "12"
	      pipeline_display	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "15:14:6"
	      Ports		      [1, 1]
	      Position		      [640, 124, 670, 186]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
	      SourceType	      "Delay AlteraBlockset"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      ClockPhase	      "1"
	      use_ena		      off
	      use_sclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Delay."
	      "fixedpointlog"
	      use_init		      off
	      reset_value	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "15:14:7"
	      Ports		      [3, 1]
	      Position		      [1135, 221, 1165, 299]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
	      SourceType	      "Delay AlteraBlockset"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      ClockPhase	      "1"
	      use_ena		      on
	      use_sclr		      on
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Delay4"
	      ".fixedpointlog"
	      use_init		      off
	      reset_value	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ExtractBit"
	      SID		      "15:14:8"
	      Ports		      [1, 1]
	      Position		      [640, 213, 695, 237]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Extract Bit"
	      SourceType	      "Extract Bit AlteraBlockset"
	      BusType		      "Signed Fractional"
	      bwl		      "21"
	      bwr		      "0"
	      bitToSelect	      "0"
	      pipeline_display	      "0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "15:14:9"
	      Position		      [230, 70, 300, 90]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "FeedBack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "15:14:10"
	      Position		      [1060, 250, 1110, 270]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "Sync"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "15:14:11"
	      Position		      [230, 45, 285, 65]
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "Sync"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GND"
	      SID		      "15:14:12"
	      Ports		      [0, 1]
	      Position		      [715, 257, 735, 273]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/GND"
	      SourceType	      "GND AlteraBlockset"
	      SpecifyClock	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GND1"
	      SID		      "15:14:13"
	      Ports		      [0, 1]
	      Position		      [1085, 277, 1105, 293]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/GND"
	      SourceType	      "GND AlteraBlockset"
	      SpecifyClock	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GND2"
	      SID		      "15:14:14"
	      Ports		      [0, 1]
	      Position		      [300, 97, 320, 113]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/GND"
	      SourceType	      "GND AlteraBlockset"
	      SpecifyClock	      off
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      SID		      "15:14:15"
	      Position		      [855, 146, 940, 164]
	      ShowName		      off
	      GotoTag		      "FeedBack"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      SID		      "15:14:16"
	      Position		      [305, 296, 360, 314]
	      ShowName		      off
	      GotoTag		      "Sync"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverse Last\nPartial Product"
	      SID		      "15:14:17"
	      Ports		      [2, 1]
	      Position		      [315, 146, 405, 199]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Bitwise Logical Bus Operator"
	      SourceType	      "Bitwise Logical Bus Operator AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "19"
	      bwr		      "0"
	      LogicalOperator	      "XOR"
	      pipeline_display	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Output Resolution\nArea of Interrest"
	      SID		      "15:14:18"
	      Ports		      [1, 1]
	      Position		      [970, 224, 1050, 246]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Round"
	      SourceType	      "Round AlteraBlockset"
	      BusType		      "Signed Integer"
	      bwl		      "31"
	      bwr		      "0"
	      bitsToRemove	      "14"
	      roundMode		      "ROUND_UP_SYM"
	      userRoundMode	      "Round Away From Zero"
	      pipeline		      off
	      pipeline_display	      "0"
	      use_ena		      off
	      use_aclr		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pipeline \nDelay"
	      SID		      "15:14:19"
	      Ports		      [1, 1]
	      Position		      [140, 141, 160, 179]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
	      SourceType	      "Delay AlteraBlockset"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      ClockPhase	      "1"
	      use_ena		      off
	      use_sclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Pipeli"
	      "ne+%0ADelay.fixedpointlog"
	      use_init		      off
	      reset_value	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reset On\nLast Partial Product"
	      SID		      "15:14:20"
	      Ports		      [3, 1]
	      Position		      [340, 43, 375, 117]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Multiplexer"
	      SourceType	      "Multiplexer AlteraBlockset"
	      numInputs		      "2"
	      pipeline		      "0"
	      oneHot		      off
	      pipeline_display	      "0"
	      use_ena		      off
	      use_aclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Reset+"
	      "On%0ALast+Partial+Product.fixedpointlog"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Serial To Parallel"
	      SID		      "15:14:21"
	      Ports		      [3, 1]
	      Position		      [755, 214, 805, 276]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Serial To Parallel"
	      SourceType	      "Serial To Parallel AlteraBlockset"
	      BusType		      "Unsigned Integer"
	      bwl		      "12"
	      bwr		      "0"
	      msbfirsttext	      "LSB First"
	      msbfirst		      "0"
	      use_ena		      on
	      use_sclr		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift by Two"
	      SID		      "15:14:22"
	      Ports		      [1, 1]
	      Position		      [730, 146, 805, 164]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Bus Conversion"
	      SourceType	      "Bus Conversion AlteraBlockset"
	      BusType		      "Signed Integer"
	      ibwl		      "20"
	      ibwr		      "0"
	      bwl		      "19"
	      bwr		      "0"
	      bitToConnectToOutputLSB "1"
	      round		      off
	      saturate		      off
	      pipeline_display	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sync Delay"
	      SID		      "15:14:23"
	      Ports		      [1, 1]
	      Position		      [130, 283, 155, 327]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Memory Delay"
	      SourceType	      "Memory Delay AlteraBlockset"
	      BusType		      "Inferred"
	      bwl		      "8"
	      bwr		      "0"
	      pipeline		      "17"
	      pipeline_display	      "17"
	      ram_type		      "AUTO"
	      use_ena		      off
	      use_sclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Sync+D"
	      "elay.fixedpointlog"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sync Delay2"
	      SID		      "15:14:24"
	      Ports		      [1, 1]
	      Position		      [240, 274, 270, 336]
	      ForegroundColor	      "blue"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/Delay"
	      SourceType	      "Delay AlteraBlockset"
	      pipeline		      "1"
	      pipeline_display	      "1"
	      ClockPhase	      "1"
	      use_ena		      off
	      use_sclr		      off
	      allowFloatingPointOverride on
	      logOutputs	      off
	      logFile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Dem"
	      "os/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Scaling+Accumulator_Sync+D"
	      "elay2.fixedpointlog"
	      use_init		      off
	      reset_value	      "1"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "15:14:25"
	      Position		      [595, 90, 615, 110]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VCC1"
	      SID		      "15:14:26"
	      Ports		      [0, 1]
	      Position		      [715, 237, 735, 253]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/VCC"
	      SourceType	      "VCC AlteraBlockset"
	      SpecifyClock	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "VCC2"
	      SID		      "15:14:27"
	      Ports		      [0, 1]
	      Position		      [465, 162, 485, 178]
	      ForegroundColor	      "blue"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "allblocks_alteradspbuilder2/VCC"
	      SourceType	      "VCC AlteraBlockset"
	      SpecifyClock	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out[17:0]"
	      SID		      "15:14:28"
	      Position		      [1210, 253, 1240, 267]
	      ForegroundColor	      "blue"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "BusBuild"
	      SrcPort		      1
	      Points		      [10, 0; 0, -20]
	      DstBlock		      "Inverse Last\nPartial Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Output Resolution\nArea of Interrest"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sync Delay2"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pipeline \nDelay"
	      SrcPort		      1
	      DstBlock		      "Inverse Last\nPartial Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverse Last\nPartial Product"
	      SrcPort		      1
	      Points		      [0, -65]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In[18:0]"
	      SrcPort		      1
	      DstBlock		      "Pipeline \nDelay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sync Delay"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, -50]
		Branch {
		  Points		  [240, 0; 0, -115]
		  DstBlock		  "Adder"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -35]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "BusBuild"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "BusBuild"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"Sync Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      2
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"ExtractBit"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "VCC2"
	      SrcPort		      1
	      DstBlock		      "Adder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reset On\nLast Partial Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reset On\nLast Partial Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "clr"
	      SrcPort		      1
	      DstBlock		      "Sync Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "GND2"
	      SrcPort		      1
	      DstBlock		      "Reset On\nLast Partial Product"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Reset On\nLast Partial Product"
	      SrcPort		      1
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ExtractBit"
	      SrcPort		      1
	      DstBlock		      "Serial To Parallel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BusConcatenation"
	      SrcPort		      1
	      DstBlock		      "Output Resolution\nArea of Interrest"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "GND1"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "GND"
	      SrcPort		      1
	      DstBlock		      "Serial To Parallel"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Serial To Parallel"
	      SrcPort		      1
	      DstBlock		      "BusConcatenation"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "VCC1"
	      SrcPort		      1
	      DstBlock		      "Serial To Parallel"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Shift by Two"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Goto"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"BusConcatenation"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Shift by Two"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Out[17:0]"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  "15:15"
	  Ports			  [2]
	  Position		  [910, 413, 940, 462]
	  Floating		  off
	  Location		  [796, 374, 1275, 900]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "-125~-25"
	  YMax			  "125~25"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Taps1"
	  SID			  "15:16"
	  Ports			  [1, 9]
	  Position		  [285, 236, 340, 404]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Shift Taps"
	  SourceType		  "Shift Taps AlteraBlockset"
	  number_of_taps	  "8"
	  tap_distance		  "12"
	  use_shiftout		  on
	  use_ena		  off
	  use_sclr		  off
	  use_dedicated_circuitry on
	  ram_type		  "AUTO"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedpointlog,/data"
	  "/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/S"
	  "tap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedpointlog,/data/akarapet/qshell_"
	  "linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilterin"
	  "gLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/d"
	  "sp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringL"
	  "ab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_bu"
	  "ilder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSeri"
	  "alFilter_Shift+Taps1%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentat"
	  "ion/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Ta"
	  "ps1%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExample"
	  "s/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedp"
	  "ointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/F"
	  "ilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3At.fixedpointlog,/data/aka"
	  "rapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/"
	  "tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps1%3A%3Ashiftout.fixedpointlog,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Taps2"
	  SID			  "15:17"
	  Ports			  [1, 9]
	  Position		  [285, 441, 340, 609]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Shift Taps"
	  SourceType		  "Shift Taps AlteraBlockset"
	  number_of_taps	  "8"
	  tap_distance		  "12"
	  use_shiftout		  on
	  use_ena		  off
	  use_sclr		  off
	  use_dedicated_circuitry on
	  ram_type		  "AUTO"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedpointlog,/data"
	  "/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/S"
	  "tap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedpointlog,/data/akarapet/qshell_"
	  "linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilterin"
	  "gLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/d"
	  "sp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringL"
	  "ab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_bu"
	  "ilder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSeri"
	  "alFilter_Shift+Taps2%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentat"
	  "ion/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Ta"
	  "ps2%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExample"
	  "s/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedp"
	  "ointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/F"
	  "ilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3At.fixedpointlog,/data/aka"
	  "rapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/"
	  "tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps2%3A%3Ashiftout.fixedpointlog,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Taps3"
	  SID			  "15:18"
	  Ports			  [1, 9]
	  Position		  [285, 21, 340, 189]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Shift Taps"
	  SourceType		  "Shift Taps AlteraBlockset"
	  number_of_taps	  "8"
	  tap_distance		  "12"
	  use_shiftout		  on
	  use_ena		  off
	  use_sclr		  off
	  use_dedicated_circuitry on
	  ram_type		  "AUTO"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedpointlog,/data"
	  "/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/S"
	  "tap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedpointlog,/data/akarapet/qshell_"
	  "linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilterin"
	  "gLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/d"
	  "sp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringL"
	  "ab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_bu"
	  "ilder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSeri"
	  "alFilter_Shift+Taps3%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentat"
	  "ion/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Ta"
	  "ps3%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExample"
	  "s/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedp"
	  "ointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/F"
	  "ilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3At.fixedpointlog,/data/aka"
	  "rapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/"
	  "tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps3%3A%3Ashiftout.fixedpointlog,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Taps4"
	  SID			  "15:19"
	  Ports			  [1, 9]
	  Position		  [285, 646, 340, 814]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Shift Taps"
	  SourceType		  "Shift Taps AlteraBlockset"
	  number_of_taps	  "8"
	  tap_distance		  "12"
	  use_shiftout		  on
	  use_ena		  off
	  use_sclr		  off
	  use_dedicated_circuitry on
	  ram_type		  "AUTO"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedpointlog,/data"
	  "/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/S"
	  "tap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedpointlog,/data/akarapet/qshell_"
	  "linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilterin"
	  "gLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/d"
	  "sp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringL"
	  "ab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_bu"
	  "ilder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSeri"
	  "alFilter_Shift+Taps4%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentat"
	  "ion/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Ta"
	  "ps4%3A%3At.fixedpointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExample"
	  "s/Demos/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedp"
	  "ointlog,/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/F"
	  "ilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3At.fixedpointlog,/data/aka"
	  "rapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/"
	  "tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps4%3A%3Ashiftout.fixedpointlog,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift Taps6"
	  SID			  "15:20"
	  Ports			  [1, 3]
	  Position		  [285, 853, 340, 927]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Shift Taps"
	  SourceType		  "Shift Taps AlteraBlockset"
	  number_of_taps	  "3"
	  tap_distance		  "12"
	  use_shiftout		  off
	  use_ena		  off
	  use_sclr		  off
	  use_dedicated_circuitry on
	  ram_type		  "AUTO"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps6%3A%3At.fixedpointlog,/data"
	  "/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/S"
	  "tap/tb_StFilteringLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps6%3A%3At.fixedpointlog,/data/akarapet/qshell_"
	  "linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filters/FilteringLab/Stap/tb_StFilterin"
	  "gLab/StFilteringLab_LowPass%5FSerialFilter_Shift+Taps6%3A%3At.fixedpointlog,"
	}
	Block {
	  BlockType		  Outport
	  Name			  "fir_result[17:0]"
	  SID			  "15:21"
	  Position		  [915, 498, 945, 512]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Bit Level \nSum of Product6"
	  SrcPort		  1
	  Points		  [55, 0; 0, -405]
	  DstBlock		  "Partial Product \nAdder"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Bit Level \nSum of Product5"
	  SrcPort		  1
	  Points		  [25, 0; 0, -260]
	  DstBlock		  "Partial Product \nAdder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Bit Level \nSum of Product2"
	  SrcPort		  1
	  Points		  [10, 0; 0, -80]
	  DstBlock		  "Partial Product \nAdder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Bit Level \nSum of Product1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 100]
	  DstBlock		  "Partial Product \nAdder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Bit Level \nSum of Product3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 290]
	  DstBlock		  "Partial Product \nAdder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  8
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  7
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  6
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  5
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  4
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  3
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  2
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  1
	  DstBlock		  "Bit Level \nSum of Product5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  9
	  Points		  [20, 0; 0, 30; -105, 0; 0, 105]
	  DstBlock		  "Shift Taps1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  8
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  7
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  6
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  5
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  4
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  3
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  2
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Taps3"
	  SrcPort		  1
	  DstBlock		  "Bit Level \nSum of Product3"
	  DstPort		  1
	}
	Line {
	  Name			  "sFirResult"
	  Labels		  [1, 0; 0, 0]
	  SrcBlock		  "Scaling Accumulator"
	  SrcPort		  1
	  Points		  [125, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "fir_result[17:0]"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Scope"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "InputFilter"
	  Labels		  [0, 0]
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in[11:0]"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    DstBlock		    "Parallel To Serial"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  9
	  Points		  [10, 0; 0, 30; -105, 0; 0, 95]
	  DstBlock		  "Shift Taps4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps4"
	  SrcPort		  9
	  Points		  [15, 0; 0, 25; -105, 0; 0, 55]
	  DstBlock		  "Shift Taps6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps6"
	  SrcPort		  3
	  DstBlock		  "Bit Level \nSum of Product6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Taps6"
	  SrcPort		  2
	  DstBlock		  "Bit Level \nSum of Product6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Taps6"
	  SrcPort		  1
	  DstBlock		  "Bit Level \nSum of Product6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Partial Product \nAdder"
	  SrcPort		  1
	  DstBlock		  "Scaling Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Parallel To Serial"
	  SrcPort		  1
	  DstBlock		  "Shift Taps3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  9
	  Points		  [15, 0; 0, 25; -105, 0; 0, 100]
	  DstBlock		  "Shift Taps2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  8
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  7
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  6
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  5
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  4
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  3
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  2
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Taps2"
	  SrcPort		  1
	  DstBlock		  "Bit Level \nSum of Product2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  8
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  7
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  6
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  5
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  4
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  3
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  2
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Shift Taps1"
	  SrcPort		  1
	  DstBlock		  "Bit Level \nSum of Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "start_filter"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Parallel To Serial"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [5, 0; 0, -80]
	  DstBlock		  "Scaling Accumulator"
	  DstPort		  2
	}
	Annotation {
	  Name			  "% Filter M-Script:\nFilterOrder = 34;\nInputBitWidth = 12;\nCoefBitWidth = 14;\ncoef_max = 2^(CoefBitWidt"
	  "h - 1) - 1;\ncoef_min = -2^(CoefBitWidth - 1);\nLowPassFreqBand = [0 0.001045 0.0015 1];\nLowPassMagnBand = [1 0.97"
	  "5 0.00001 0.00001];\nFlCoef_org = firls(FilterOrder,LowPassFreqBand,LowPassMagnBand);\nw=blackman(FilterOrder + 1);"
	  "\nFlCoef_win = FlCoef_org .* w';\nFlCoef = FlCoef_win;\nScalingFactor = min(coef_max/max(FlCoef), coef_min/min(FlCo"
	  "ef));\nFpCoef = fix(ScalingFactor * FlCoef);"
	  Position		  [548, 735]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  16
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "PLL"
      SID		      "16"
      Ports		      []
      Position		      [1065, 140, 1115, 184]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/PLL"
      SourceType	      "PLL AlteraBlockset"
      clock_mult	      "[1, 1, 1, 1, 1, 1, 1, 1, 1]"
      clock_divide	      "[1, 1, 1, 1, 1, 1, 1, 1, 1]"
      clock_export	      "[1, 1, 1, 0, 0, 0, 0, 0, 0]"
      num_clocks	      "3"
      input_clock	      "Clock"
      use_base_clock	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Pattern"
      SID		      "17"
      Ports		      [2, 1]
      Position		      [365, 284, 470, 306]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Pattern"
      SourceType	      "Pattern AlteraBlockset"
      Sequence		      "100000000000"
      SpecifyClock	      off
      use_ena		      on
      use_sclr		      on
    }
    Block {
      BlockType		      Reference
      Name		      "Pipelined Adder2"
      SID		      "18"
      Ports		      [2, 1]
      Position		      [795, 269, 875, 316]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Pipelined Adder"
      SourceType	      "Pipelined Adder AlteraBlockset"
      BusType		      "Signed Integer"
      bwl		      "14"
      bwr		      "0"
      pipeline		      "1"
      pipeline_display	      "1"
      AddSubDirection	      "ADD"
      use_cin		      off
      use_ovl		      off
      use_addsub	      off
      use_ena		      off
      use_aclr		      off
      or_aclr_inputs	      on
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "20"
      Ports		      [3]
      Position		      [1000, 173, 1040, 247]
      ForegroundColor	      "blue"
      Floating		      off
      Location		      [191, 472, 931, 994]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      SID		      "21"
      Ports		      [2]
      Position		      [895, 486, 925, 519]
      ForegroundColor	      "blue"
      Floating		      off
      Location		      [457, 421, 1197, 943]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "-5~-5"
      YMax		      "5~5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "SignalCompiler"
      SID		      "22"
      Ports		      []
      Position		      [639, 58, 708, 105]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Signal Compiler"
      SourceType	      "Signal Compiler AlteraBlockset"
      DeviceFamily	      "Cyclone III"
      DeviceName	      "EP3C120F780C7"
      EnableSignalTap	      on
      SignalTapDepth	      "2048"
      UseBoardBlock	      on
      StpUseDefaultClock      on
      StpClock		      "Clock"
      ExportDir		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/De"
      "mos/Filters/FilteringLab/Stap"
    }
    Block {
      BlockType		      Reference
      Name		      "SignalTap II Analysis"
      SID		      "23"
      Ports		      []
      Position		      [790, 59, 840, 101]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Logic Analyzer"
      SourceType	      "SignalTap Analyzer AlteraBlockset"
    }
    Block {
      BlockType		      Reference
      Name		      "SignedToUnsigned"
      SID		      "24"
      Ports		      [1, 1]
      Position		      [900, 278, 1000, 312]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Logical Bus Operator"
      SourceType	      "Logical Bus Operator AlteraBlockset"
      BusType		      "Signed Fractional"
      bwl		      "14"
      bwr		      "0"
      LogicalOp_text	      "XOR"
      mask_value_num	      "8192"
      shift_amount	      "3"
      force_sign_ext	      off
      pipeline_display	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SineWave_Generator"
      SID		      "25"
      Ports		      [1, 2]
      Position		      [510, 246, 640, 339]
      ForegroundColor	      "blue"
      AncestorBlock	      "filter_lib/sin_gen"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "SubSystem AlteraBlockSet"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"SineWave_Generator"
	Location		[253, 108, 1447, 1075]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"10"
	Block {
	  BlockType		  Inport
	  Name			  "start_filter"
	  SID			  "25:1"
	  Position		  [70, 228, 100, 242]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusConversion"
	  SID			  "25:2"
	  Ports			  [1, 1]
	  Position		  [410, 101, 485, 119]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Conversion"
	  SourceType		  "Bus Conversion AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  ibwl			  "7"
	  ibwr			  "0"
	  bwl			  "3"
	  bwr			  "0"
	  bitToConnectToOutputLSB "0"
	  round			  off
	  saturate		  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusConversion1"
	  SID			  "25:3"
	  Ports			  [1, 1]
	  Position		  [620, 226, 695, 244]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Conversion"
	  SourceType		  "Bus Conversion AlteraBlockset"
	  BusType		  "Signed Integer"
	  ibwl			  "16"
	  ibwr			  "0"
	  bwl			  "13"
	  bwr			  "0"
	  bitToConnectToOutputLSB "0"
	  round			  off
	  saturate		  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BusConversion2"
	  SID			  "25:4"
	  Ports			  [1, 1]
	  Position		  [705, 101, 780, 119]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Bus Conversion"
	  SourceType		  "Bus Conversion AlteraBlockset"
	  BusType		  "Signed Integer"
	  ibwl			  "16"
	  ibwr			  "0"
	  bwl			  "13"
	  bwr			  "0"
	  bitToConnectToOutputLSB "0"
	  round			  off
	  saturate		  off
	  pipeline_display	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  SID			  "25:5"
	  Ports			  [5, 1]
	  Position		  [210, 188, 350, 282]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/Counter"
	  SourceType		  "Counter AlteraBlockset"
	  BusType		  "Unsigned Integer"
	  bwl			  "7"
	  bwr			  "0"
	  use_modulo		  on
	  modulo		  "80"
	  SpecifyClock		  off
	  direction		  "Use Direction Port (updown)"
	  use_sload		  on
	  use_sset		  off
	  svalue		  "1"
	  use_clk_ena		  on
	  use_ena		  off
	  use_sclr		  on
	  pipeline_display	  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GND"
	  SID			  "25:6"
	  Ports			  [0, 1]
	  Position		  [115, 267, 135, 283]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/GND"
	  SourceType		  "GND AlteraBlockset"
	  SpecifyClock		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM_833_33kHz"
	  SID			  "25:7"
	  Ports			  [1, 1]
	  Position		  [515, 79, 660, 141]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/ROM"
	  SourceType		  "ROM AlteraBlockset"
	  numwords		  "2^(16)"
	  BusType		  "Signed Integer"
	  bwl			  "16"
	  bwr			  "0"
	  memory_type		  "AUTO"
	  ram_type		  "ROM"
	  initialization	  "From HEX file"
	  init_file		  "sin_833kHz.hex"
	  init_array		  "[0:1:15]"
	  register_outputs	  off
	  use_ena		  off
	  ClockPhase		  "1"
	  pipeline_display	  "1"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_SineWave%5FGenerator_ROM%5F833%5F33kHz.fixedpointlog"
	  enable_runtime_mod	  off
	  instance_name		  "AAAA"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM_83_33kHz"
	  SID			  "25:8"
	  Ports			  [1, 1]
	  Position		  [410, 208, 560, 262]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "allblocks_alteradspbuilder2/ROM"
	  SourceType		  "ROM AlteraBlockset"
	  numwords		  "2^(16)"
	  BusType		  "Signed Integer"
	  bwl			  "16"
	  bwr			  "0"
	  memory_type		  "AUTO"
	  ram_type		  "ROM"
	  initialization	  "From HEX file"
	  init_file		  "sin_83kHz.hex"
	  init_array		  "[0:1:15]"
	  register_outputs	  off
	  use_ena		  off
	  ClockPhase		  "1"
	  pipeline_display	  "1"
	  allowFloatingPointOverride on
	  logOutputs		  off
	  logFile		  "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos/Filte"
	  "rs/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_SineWave%5FGenerator_ROM%5F83%5F33kHz.fixedpointlog"
	  enable_runtime_mod	  off
	  instance_name		  "AAAA"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin833_33kHz[12:0]"
	  SID			  "25:9"
	  Position		  [825, 103, 855, 117]
	  ForegroundColor	  "blue"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin83_33kHz[12:0]"
	  SID			  "25:10"
	  Position		  [750, 228, 780, 242]
	  ForegroundColor	  "blue"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "BusConversion1"
	  SrcPort		  1
	  DstBlock		  "sin83_33kHz[12:0]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ROM_83_33kHz"
	  SrcPort		  1
	  DstBlock		  "BusConversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BusConversion2"
	  SrcPort		  1
	  DstBlock		  "sin833_33kHz[12:0]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ROM_833_33kHz"
	  SrcPort		  1
	  DstBlock		  "BusConversion2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "ROM_83_33kHz"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "BusConversion"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "start_filter"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Counter"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "BusConversion"
	  SrcPort		  1
	  DstBlock		  "ROM_833_33kHz"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GND"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      Points		      [0, -20]
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    5
	  }
	}
      }
    }
    Block {
      BlockType		      Step
      Name		      "Step"
      SID		      "26"
      Position		      [25, 275, 55, 305]
      ForegroundColor	      "blue"
      SampleTime	      "FirSamplingPeriod"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "28"
      Position		      [620, 395, 640, 415]
      ShowName		      off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace"
      SID		      "29"
      Ports		      [1]
      Position		      [625, 604, 720, 626]
      ForegroundColor	      "blue"
      VariableName	      "adder_result_sim"
      MaxDataPoints	      "inf"
      SampleTime	      "FirSamplingPeriod"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace1"
      SID		      "30"
      Ports		      [1]
      Position		      [670, 494, 760, 516]
      ForegroundColor	      "blue"
      VariableName	      "fir_result_sim"
      MaxDataPoints	      "inf"
      SampleTime	      "FirSamplingPeriod"
      SaveFormat	      "Array"
    }
    Block {
      BlockType		      Reference
      Name		      "VCC"
      SID		      "31"
      Ports		      [0, 1]
      Position		      [90, 397, 110, 413]
      ForegroundColor	      "blue"
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/VCC"
      SourceType	      "VCC AlteraBlockset"
      SpecifyClock	      off
    }
    Block {
      BlockType		      Reference
      Name		      "adder_result_tap"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [1014, 360, 1046, 435]
      BlockRotation	      270
      BlockMirror	      on
      ForegroundColor	      "blue"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "after_and_gate"
      SID		      "33"
      Ports		      [1, 1]
      Position		      [905, 227, 970, 243]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_after%5Fand%5Fgate.capture"
      BusType		      "Signed Integer"
      bwl		      "14"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "fir_datain"
      SID		      "34"
      Ports		      [1, 1]
      Position		      [765, 462, 830, 478]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_fir%5Fdatain.capture"
      BusType		      "Signed Integer"
      bwl		      "12"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "fir_datain_tap"
      SID		      "35"
      Ports		      [1, 1]
      Position		      [490, 454, 565, 486]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "fir_result"
      SID		      "36"
      Ports		      [1, 1]
      Position		      [770, 542, 835, 558]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_fir%5Fresult.capture"
      BusType		      "Signed Integer"
      bwl		      "18"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "fir_result_tap"
      SID		      "37"
      Ports		      [1, 1]
      Position		      [665, 534, 740, 566]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "high_sin_out"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [780, 177, 845, 193]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_high%5Fsin%5Fout.capture"
      BusType		      "Signed Integer"
      bwl		      "13"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "high_sin_tap"
      SID		      "39"
      Ports		      [1, 1]
      Position		      [665, 254, 740, 286]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "3"
    }
    Block {
      BlockType		      Reference
      Name		      "low_sin_out"
      SID		      "40"
      Ports		      [1, 1]
      Position		      [840, 202, 905, 218]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "/data/akarapet/qshell_linux64_test/p4/dsp_builder/dsp_builder2/Documentation/DesignExamples/Demos"
      "/Filters/FilteringLab/Stap/tb_StFilteringLab/StFilteringLab_low%5Fsin%5Fout.capture"
      BusType		      "Signed Integer"
      bwl		      "13"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "low_sin_tap"
      SID		      "41"
      Ports		      [1, 1]
      Position		      [670, 299, 745, 331]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "start_tap"
      SID		      "42"
      Ports		      [1, 1]
      Position		      [270, 275, 330, 305]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "5"
    }
    Block {
      BlockType		      Reference
      Name		      "trigger_tap"
      SID		      "43"
      Ports		      [1, 1]
      Position		      [445, 386, 510, 424]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.2"
      SourceBlock	      "allblocks_alteradspbuilder2/SignalTap II Node"
      SourceType	      "SignalTap Node AlteraBlockset"
      id		      "6"
    }
    Line {
      SrcBlock		      "LowPass_SerialFilter"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	Points			[0, -45]
	DstBlock		"To Workspace1"
	DstPort			1
      }
      Branch {
	DstBlock		"fir_result_tap"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "ExtractBit"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"start_tap"
	DstPort			1
      }
      Branch {
	Points			[0, -60]
	DstBlock		"Goto1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Step"
      SrcPort		      1
      DstBlock		      "Dip Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GND"
      SrcPort		      1
      DstBlock		      "Pattern"
      DstPort		      2
    }
    Line {
      SrcBlock		      "A2D1_HSMC_A \n14 Bit Signed"
      SrcPort		      1
      Points		      [85, 0]
      Branch {
	DstBlock		"LowPass_SerialFilter"
	DstPort			1
      }
      Branch {
	Points			[0, 90]
	DstBlock		"To Workspace"
	DstPort			1
      }
      Branch {
	Points			[0, -55]
	DstBlock		"fir_datain_tap"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "LowPass_SerialFilter"
      DstPort		      2
    }
    Line {
      SrcBlock		      "SignedToUnsigned"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "adder_result_tap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SineWave_Generator"
      SrcPort		      1
      DstBlock		      "high_sin_tap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SineWave_Generator"
      SrcPort		      2
      DstBlock		      "low_sin_tap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adder_result_tap"
      SrcPort		      1
      DstBlock		      "Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fir_result_tap"
      SrcPort		      1
      DstBlock		      "fir_result"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fir_result"
      SrcPort		      1
      Points		      [15, 0; 0, -40]
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Dip Switch"
      SrcPort		      1
      DstBlock		      "ExtractBit"
      DstPort		      1
    }
    Line {
      SrcBlock		      "start_tap"
      SrcPort		      1
      DstBlock		      "Pattern"
      DstPort		      1
    }
    Line {
      SrcBlock		      "high_sin_tap"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	Points			[30, 0]
	DstBlock		"Pipelined Adder2"
	DstPort			1
      }
      Branch {
	Points			[0, -85]
	DstBlock		"high_sin_out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "low_sin_tap"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[15, 0]
	DstBlock		"Pipelined Adder2"
	DstPort			2
      }
      Branch {
	Points			[0, -105]
	DstBlock		"low_sin_out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "Counter"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Decoder"
      SrcPort		      1
      DstBlock		      "trigger_tap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      DstBlock		      "Decoder"
      DstPort		      1
    }
    Line {
      SrcBlock		      "trigger_tap"
      SrcPort		      1
      DstBlock		      "LED0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "VCC"
      SrcPort		      1
      DstBlock		      "Counter"
      DstPort		      3
    }
    Line {
      SrcBlock		      "fir_datain_tap"
      SrcPort		      1
      DstBlock		      "fir_datain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fir_datain"
      SrcPort		      1
      Points		      [20, 0; 0, 25]
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "D2A2_HSMC_A \n14 Bit Unsigned"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pipelined Adder2"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"SignedToUnsigned"
	DstPort			1
      }
      Branch {
	Points			[0, -60]
	DstBlock		"after_and_gate"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "GND1"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"Counter"
	DstPort			1
      }
      Branch {
	Points			[0, 15]
	Branch {
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 45]
	  DstBlock		  "Counter"
	  DstPort		  5
	}
      }
    }
    Line {
      SrcBlock		      "Pattern"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[0, -75]
	DstBlock		"Goto"
	DstPort			1
      }
      Branch {
	DstBlock		"SineWave_Generator"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "high_sin_out"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "low_sin_out"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "after_and_gate"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "D2A2_HSMC_A \n14 Bit Unsigned"
      SrcPort		      1
      Points		      [0, 15; -810, 0; 0, -125]
      DstBlock		      "A2D1_HSMC_A \n14 Bit Signed"
      DstPort		      1
    }
    Line {
      SrcBlock		      "LED0"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Annotation {
      Name		      "(c) 2004 Altera Corporation. All rights reserved.  Altera products are protected under numerous U.S"
      ". and foreign patents, maskwork rights, copyrights and other intellectual property laws. \nThis reference design"
      " file, and your use thereof, is subject to and governed by the terms and conditions of the applicable Altera Ref"
      "erence Design License Agreement (found at www.altera.com).\nBy using this reference design file, you indicate yo"
      "ur acceptance of such terms and conditions between you and Altera Corporation. \nIn the event that you do not ag"
      "ree with such terms and conditions, you may not use the reference design file and please promptly destroy any co"
      "pies you have made.\nThis reference design file being provided on an \"as-is\" basis and as an accommodation and"
      " therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory)\nin"
      "cluding, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpos"
      "e, are specifically disclaimed.\nBy making this reference design file available, Altera expressly does not recom"
      "mend, suggest or require that this reference design file be used in combination with any other product not provi"
      "ded by Altera"
      Position		      [8, 720]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      8
    }
    Annotation {
      Name		      "Two numerically-controlled oscillators generate a 833.33kHz  sinusoidal\nsignal and a 83.33kHz sinu"
      "soidal signal. The signals are added together onchip\nbefore they pass through a digital-to-analog converter on "
      "the Cyclone III board. \nThe resulting analog signal is looped back to an analog-todigital\nconverter on the boa"
      "rd and then passed to an on-chip, low-pass\nfilter. The low-pass filter removes the 833.33kHz sinusoidal signal "
      "and \nallows the 83.33kHz sinusoidal signal\nthrough to the fir_result output"
      Position		      [13, 80]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      16
    }
  }
}
