xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s002: Started on Apr 03, 2025 at 00:11:08 CEST
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
	-linedebug
	-gui
xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
Recompiling... reason: file '../Verilog/RTL/alu.v' is newer than expected.
	expected: Wed Apr  2 23:30:52 2025
	actual:   Thu Apr  3 00:09:23 2025
file: ../Verilog/RTL/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/alu_control.v
	module worklib.alu_control:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x0a7f3c6f>
			streams:   7, words: 11024
		worklib.alu_control:v <0x752127f4>
			streams:   3, words:  3084
		worklib.cpu_tb:v <0x4f2f4573>
			streams:  27, words: 95808
		worklib.cpu:v <0x3bee7d64>
			streams:   3, words:   581
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18      15
		Registers:              103     100
		Scalar wires:            31       -
		Expanded wires:          32       1
		Vectored wires:          38       -
		Always blocks:           40      37
		Initial blocks:           3       3
		Cont. assignments:        4       4
		Pseudo assignments:      33       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm cpu_tb.addr_ext cpu_tb.addr_ext_2 cpu_tb.arst_n cpu_tb.clk cpu_tb.counter cpu_tb.data_mem cpu_tb.dmem_cnt cpu_tb.enable cpu_tb.half_clock_period_ns cpu_tb.imem_cnt cpu_tb.instr_mem cpu_tb.rdata_ext cpu_tb.rdata_ext_2 cpu_tb.ref_reg cpu_tb.ref_str cpu_tb.ren_ext cpu_tb.ren_ext_2 cpu_tb.wdata_ext cpu_tb.wdata_ext_2 cpu_tb.wen_ext cpu_tb.wen_ext_2
Created probe 1
xcelium> run

Start Execution

[1;34m
Mult1 Working Correctly
[0m
       2300 cycles
Simulation complete via $finish(1) at time 258450 NS + 8
../Verilog/cpu_tb.v:341    $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	23.03-s002: Exiting on Apr 03, 2025 at 00:12:08 CEST  (total: 00:01:00)
