// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/27/2021 14:41:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tops_combined (
	clock,
	rst,
	rst_sel1,
	rst_sel2,
	rst_sel3,
	enable1,
	enable2,
	enable3,
	button_raw1,
	button_raw2,
	button_raw3,
	switch_array,
	mode_switch1,
	mode_switch2,
	mode_switch3,
	scaled_clk1,
	scaled_clk2,
	scaled_clk3,
	display1_pin,
	display2_pin,
	display3_pin,
	display4_pin,
	display5_pin,
	display6_pin,
	display7_pin,
	display8_pin);
input 	clock;
input 	rst;
input 	rst_sel1;
input 	rst_sel2;
input 	rst_sel3;
input 	enable1;
input 	enable2;
input 	enable3;
input 	button_raw1;
input 	button_raw2;
input 	button_raw3;
input 	[7:0] switch_array;
input 	mode_switch1;
input 	mode_switch2;
input 	mode_switch3;
output 	scaled_clk1;
output 	scaled_clk2;
output 	scaled_clk3;
output 	[6:0] display1_pin;
output 	[6:0] display2_pin;
output 	[6:0] display3_pin;
output 	[6:0] display4_pin;
output 	[6:0] display5_pin;
output 	[6:0] display6_pin;
output 	[6:0] display7_pin;
output 	[6:0] display8_pin;

// Design Ports Information
// scaled_clk1	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scaled_clk2	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scaled_clk3	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3_pin[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4_pin[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5_pin[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6_pin[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7_pin[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8_pin[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_sel3	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_switch3	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_raw3	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_sel2	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_switch2	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_raw2	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_sel1	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_switch1	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_raw1	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable1	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable2	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable3	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \rst_sel3~input_o ;
wire \mode_switch3~input_o ;
wire \button_raw3~input_o ;
wire \rst_sel2~input_o ;
wire \mode_switch2~input_o ;
wire \button_raw2~input_o ;
wire \rst_sel1~input_o ;
wire \mode_switch1~input_o ;
wire \button_raw1~input_o ;
wire \switch_array[7]~input_o ;
wire \switch_array[6]~input_o ;
wire \switch_array[5]~input_o ;
wire \switch_array[4]~input_o ;
wire \switch_array[3]~input_o ;
wire \switch_array[2]~input_o ;
wire \switch_array[1]~input_o ;
wire \switch_array[0]~input_o ;
wire \scaled_clk1~output_o ;
wire \scaled_clk2~output_o ;
wire \scaled_clk3~output_o ;
wire \display1_pin[0]~output_o ;
wire \display1_pin[1]~output_o ;
wire \display1_pin[2]~output_o ;
wire \display1_pin[3]~output_o ;
wire \display1_pin[4]~output_o ;
wire \display1_pin[5]~output_o ;
wire \display1_pin[6]~output_o ;
wire \display2_pin[0]~output_o ;
wire \display2_pin[1]~output_o ;
wire \display2_pin[2]~output_o ;
wire \display2_pin[3]~output_o ;
wire \display2_pin[4]~output_o ;
wire \display2_pin[5]~output_o ;
wire \display2_pin[6]~output_o ;
wire \display3_pin[0]~output_o ;
wire \display3_pin[1]~output_o ;
wire \display3_pin[2]~output_o ;
wire \display3_pin[3]~output_o ;
wire \display3_pin[4]~output_o ;
wire \display3_pin[5]~output_o ;
wire \display3_pin[6]~output_o ;
wire \display4_pin[0]~output_o ;
wire \display4_pin[1]~output_o ;
wire \display4_pin[2]~output_o ;
wire \display4_pin[3]~output_o ;
wire \display4_pin[4]~output_o ;
wire \display4_pin[5]~output_o ;
wire \display4_pin[6]~output_o ;
wire \display5_pin[0]~output_o ;
wire \display5_pin[1]~output_o ;
wire \display5_pin[2]~output_o ;
wire \display5_pin[3]~output_o ;
wire \display5_pin[4]~output_o ;
wire \display5_pin[5]~output_o ;
wire \display5_pin[6]~output_o ;
wire \display6_pin[0]~output_o ;
wire \display6_pin[1]~output_o ;
wire \display6_pin[2]~output_o ;
wire \display6_pin[3]~output_o ;
wire \display6_pin[4]~output_o ;
wire \display6_pin[5]~output_o ;
wire \display6_pin[6]~output_o ;
wire \display7_pin[0]~output_o ;
wire \display7_pin[1]~output_o ;
wire \display7_pin[2]~output_o ;
wire \display7_pin[3]~output_o ;
wire \display7_pin[4]~output_o ;
wire \display7_pin[5]~output_o ;
wire \display7_pin[6]~output_o ;
wire \display8_pin[0]~output_o ;
wire \display8_pin[1]~output_o ;
wire \display8_pin[2]~output_o ;
wire \display8_pin[3]~output_o ;
wire \display8_pin[4]~output_o ;
wire \display8_pin[5]~output_o ;
wire \display8_pin[6]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \top_module_1|CLK_DIV|count[0]~32_combout ;
wire \enable1~input_o ;
wire \top_module_1|CLK_DIV|count[0]~33 ;
wire \top_module_1|CLK_DIV|count[1]~34_combout ;
wire \top_module_1|CLK_DIV|count[1]~35 ;
wire \top_module_1|CLK_DIV|count[2]~36_combout ;
wire \top_module_1|CLK_DIV|count[2]~37 ;
wire \top_module_1|CLK_DIV|count[3]~38_combout ;
wire \top_module_1|CLK_DIV|count[3]~39 ;
wire \top_module_1|CLK_DIV|count[4]~40_combout ;
wire \top_module_1|CLK_DIV|count[4]~41 ;
wire \top_module_1|CLK_DIV|count[5]~42_combout ;
wire \top_module_1|CLK_DIV|count[5]~43 ;
wire \top_module_1|CLK_DIV|count[6]~44_combout ;
wire \top_module_1|CLK_DIV|count[6]~45 ;
wire \top_module_1|CLK_DIV|count[7]~46_combout ;
wire \top_module_1|CLK_DIV|count[7]~47 ;
wire \top_module_1|CLK_DIV|count[8]~48_combout ;
wire \top_module_1|CLK_DIV|count[8]~49 ;
wire \top_module_1|CLK_DIV|count[9]~50_combout ;
wire \top_module_1|CLK_DIV|count[9]~51 ;
wire \top_module_1|CLK_DIV|count[10]~52_combout ;
wire \top_module_1|CLK_DIV|count[10]~53 ;
wire \top_module_1|CLK_DIV|count[11]~54_combout ;
wire \top_module_1|CLK_DIV|count[11]~55 ;
wire \top_module_1|CLK_DIV|count[12]~56_combout ;
wire \top_module_1|CLK_DIV|count[12]~57 ;
wire \top_module_1|CLK_DIV|count[13]~58_combout ;
wire \top_module_1|CLK_DIV|count[13]~59 ;
wire \top_module_1|CLK_DIV|count[14]~60_combout ;
wire \top_module_1|CLK_DIV|count[14]~61 ;
wire \top_module_1|CLK_DIV|count[15]~62_combout ;
wire \top_module_1|CLK_DIV|count[15]~63 ;
wire \top_module_1|CLK_DIV|count[16]~64_combout ;
wire \top_module_1|CLK_DIV|count[16]~65 ;
wire \top_module_1|CLK_DIV|count[17]~66_combout ;
wire \top_module_1|CLK_DIV|count[17]~67 ;
wire \top_module_1|CLK_DIV|count[18]~68_combout ;
wire \top_module_1|CLK_DIV|LessThan0~4_combout ;
wire \top_module_1|CLK_DIV|count[18]~69 ;
wire \top_module_1|CLK_DIV|count[19]~70_combout ;
wire \top_module_1|CLK_DIV|count[19]~71 ;
wire \top_module_1|CLK_DIV|count[20]~72_combout ;
wire \top_module_1|CLK_DIV|count[20]~73 ;
wire \top_module_1|CLK_DIV|count[21]~74_combout ;
wire \top_module_1|CLK_DIV|count[21]~75 ;
wire \top_module_1|CLK_DIV|count[22]~76_combout ;
wire \top_module_1|CLK_DIV|count[22]~77 ;
wire \top_module_1|CLK_DIV|count[23]~78_combout ;
wire \top_module_1|CLK_DIV|count[23]~79 ;
wire \top_module_1|CLK_DIV|count[24]~80_combout ;
wire \top_module_1|CLK_DIV|count[24]~81 ;
wire \top_module_1|CLK_DIV|count[25]~82_combout ;
wire \top_module_1|CLK_DIV|count[25]~83 ;
wire \top_module_1|CLK_DIV|count[26]~84_combout ;
wire \top_module_1|CLK_DIV|count[26]~85 ;
wire \top_module_1|CLK_DIV|count[27]~86_combout ;
wire \top_module_1|CLK_DIV|count[27]~87 ;
wire \top_module_1|CLK_DIV|count[28]~88_combout ;
wire \top_module_1|CLK_DIV|count[28]~89 ;
wire \top_module_1|CLK_DIV|count[29]~90_combout ;
wire \top_module_1|CLK_DIV|count[29]~91 ;
wire \top_module_1|CLK_DIV|count[30]~92_combout ;
wire \top_module_1|CLK_DIV|count[30]~93 ;
wire \top_module_1|CLK_DIV|count[31]~94_combout ;
wire \top_module_1|CLK_DIV|LessThan0~7_combout ;
wire \top_module_1|CLK_DIV|LessThan0~6_combout ;
wire \top_module_1|CLK_DIV|LessThan0~5_combout ;
wire \top_module_1|CLK_DIV|LessThan0~8_combout ;
wire \top_module_1|CLK_DIV|LessThan0~1_combout ;
wire \top_module_1|CLK_DIV|LessThan0~0_combout ;
wire \top_module_1|CLK_DIV|LessThan0~2_combout ;
wire \top_module_1|CLK_DIV|LessThan0~3_combout ;
wire \top_module_1|CLK_DIV|LessThan0~9_combout ;
wire \top_module_1|CLK_DIV|clk~0_combout ;
wire \top_module_1|CLK_DIV|clk~q ;
wire \top_module_2|CLK_DIV|count[0]~32_combout ;
wire \enable2~input_o ;
wire \top_module_2|CLK_DIV|count[0]~33 ;
wire \top_module_2|CLK_DIV|count[1]~34_combout ;
wire \top_module_2|CLK_DIV|count[1]~35 ;
wire \top_module_2|CLK_DIV|count[2]~36_combout ;
wire \top_module_2|CLK_DIV|count[2]~37 ;
wire \top_module_2|CLK_DIV|count[3]~38_combout ;
wire \top_module_2|CLK_DIV|count[3]~39 ;
wire \top_module_2|CLK_DIV|count[4]~40_combout ;
wire \top_module_2|CLK_DIV|count[4]~41 ;
wire \top_module_2|CLK_DIV|count[5]~42_combout ;
wire \top_module_2|CLK_DIV|count[5]~43 ;
wire \top_module_2|CLK_DIV|count[6]~44_combout ;
wire \top_module_2|CLK_DIV|count[6]~45 ;
wire \top_module_2|CLK_DIV|count[7]~46_combout ;
wire \top_module_2|CLK_DIV|count[7]~47 ;
wire \top_module_2|CLK_DIV|count[8]~48_combout ;
wire \top_module_2|CLK_DIV|count[8]~49 ;
wire \top_module_2|CLK_DIV|count[9]~50_combout ;
wire \top_module_2|CLK_DIV|count[9]~51 ;
wire \top_module_2|CLK_DIV|count[10]~52_combout ;
wire \top_module_2|CLK_DIV|count[10]~53 ;
wire \top_module_2|CLK_DIV|count[11]~54_combout ;
wire \top_module_2|CLK_DIV|count[11]~55 ;
wire \top_module_2|CLK_DIV|count[12]~56_combout ;
wire \top_module_2|CLK_DIV|count[12]~57 ;
wire \top_module_2|CLK_DIV|count[13]~58_combout ;
wire \top_module_2|CLK_DIV|count[13]~59 ;
wire \top_module_2|CLK_DIV|count[14]~60_combout ;
wire \top_module_2|CLK_DIV|count[14]~61 ;
wire \top_module_2|CLK_DIV|count[15]~62_combout ;
wire \top_module_2|CLK_DIV|count[15]~63 ;
wire \top_module_2|CLK_DIV|count[16]~64_combout ;
wire \top_module_2|CLK_DIV|count[16]~65 ;
wire \top_module_2|CLK_DIV|count[17]~66_combout ;
wire \top_module_2|CLK_DIV|count[17]~67 ;
wire \top_module_2|CLK_DIV|count[18]~68_combout ;
wire \top_module_2|CLK_DIV|LessThan0~4_combout ;
wire \top_module_2|CLK_DIV|count[18]~69 ;
wire \top_module_2|CLK_DIV|count[19]~70_combout ;
wire \top_module_2|CLK_DIV|count[19]~71 ;
wire \top_module_2|CLK_DIV|count[20]~72_combout ;
wire \top_module_2|CLK_DIV|count[20]~73 ;
wire \top_module_2|CLK_DIV|count[21]~74_combout ;
wire \top_module_2|CLK_DIV|count[21]~75 ;
wire \top_module_2|CLK_DIV|count[22]~76_combout ;
wire \top_module_2|CLK_DIV|count[22]~77 ;
wire \top_module_2|CLK_DIV|count[23]~78_combout ;
wire \top_module_2|CLK_DIV|count[23]~79 ;
wire \top_module_2|CLK_DIV|count[24]~80_combout ;
wire \top_module_2|CLK_DIV|count[24]~81 ;
wire \top_module_2|CLK_DIV|count[25]~82_combout ;
wire \top_module_2|CLK_DIV|count[25]~83 ;
wire \top_module_2|CLK_DIV|count[26]~84_combout ;
wire \top_module_2|CLK_DIV|count[26]~85 ;
wire \top_module_2|CLK_DIV|count[27]~86_combout ;
wire \top_module_2|CLK_DIV|count[27]~87 ;
wire \top_module_2|CLK_DIV|count[28]~88_combout ;
wire \top_module_2|CLK_DIV|count[28]~89 ;
wire \top_module_2|CLK_DIV|count[29]~90_combout ;
wire \top_module_2|CLK_DIV|count[29]~91 ;
wire \top_module_2|CLK_DIV|count[30]~92_combout ;
wire \top_module_2|CLK_DIV|count[30]~93 ;
wire \top_module_2|CLK_DIV|count[31]~94_combout ;
wire \top_module_2|CLK_DIV|LessThan0~6_combout ;
wire \top_module_2|CLK_DIV|LessThan0~7_combout ;
wire \top_module_2|CLK_DIV|LessThan0~5_combout ;
wire \top_module_2|CLK_DIV|LessThan0~8_combout ;
wire \top_module_2|CLK_DIV|LessThan0~1_combout ;
wire \top_module_2|CLK_DIV|LessThan0~0_combout ;
wire \top_module_2|CLK_DIV|LessThan0~2_combout ;
wire \top_module_2|CLK_DIV|LessThan0~3_combout ;
wire \top_module_2|CLK_DIV|LessThan0~9_combout ;
wire \top_module_2|CLK_DIV|clk~0_combout ;
wire \top_module_2|CLK_DIV|clk~q ;
wire \top_module_3|CLK_DIV|count[0]~32_combout ;
wire \enable3~input_o ;
wire \top_module_3|CLK_DIV|count[0]~33 ;
wire \top_module_3|CLK_DIV|count[1]~34_combout ;
wire \top_module_3|CLK_DIV|count[1]~35 ;
wire \top_module_3|CLK_DIV|count[2]~36_combout ;
wire \top_module_3|CLK_DIV|count[2]~37 ;
wire \top_module_3|CLK_DIV|count[3]~38_combout ;
wire \top_module_3|CLK_DIV|count[3]~39 ;
wire \top_module_3|CLK_DIV|count[4]~40_combout ;
wire \top_module_3|CLK_DIV|count[4]~41 ;
wire \top_module_3|CLK_DIV|count[5]~42_combout ;
wire \top_module_3|CLK_DIV|count[5]~43 ;
wire \top_module_3|CLK_DIV|count[6]~44_combout ;
wire \top_module_3|CLK_DIV|count[6]~45 ;
wire \top_module_3|CLK_DIV|count[7]~46_combout ;
wire \top_module_3|CLK_DIV|count[7]~47 ;
wire \top_module_3|CLK_DIV|count[8]~48_combout ;
wire \top_module_3|CLK_DIV|count[8]~49 ;
wire \top_module_3|CLK_DIV|count[9]~50_combout ;
wire \top_module_3|CLK_DIV|count[9]~51 ;
wire \top_module_3|CLK_DIV|count[10]~52_combout ;
wire \top_module_3|CLK_DIV|count[10]~53 ;
wire \top_module_3|CLK_DIV|count[11]~54_combout ;
wire \top_module_3|CLK_DIV|count[11]~55 ;
wire \top_module_3|CLK_DIV|count[12]~56_combout ;
wire \top_module_3|CLK_DIV|count[12]~57 ;
wire \top_module_3|CLK_DIV|count[13]~58_combout ;
wire \top_module_3|CLK_DIV|count[13]~59 ;
wire \top_module_3|CLK_DIV|count[14]~60_combout ;
wire \top_module_3|CLK_DIV|count[14]~61 ;
wire \top_module_3|CLK_DIV|count[15]~62_combout ;
wire \top_module_3|CLK_DIV|count[15]~63 ;
wire \top_module_3|CLK_DIV|count[16]~64_combout ;
wire \top_module_3|CLK_DIV|count[16]~65 ;
wire \top_module_3|CLK_DIV|count[17]~66_combout ;
wire \top_module_3|CLK_DIV|count[17]~67 ;
wire \top_module_3|CLK_DIV|count[18]~68_combout ;
wire \top_module_3|CLK_DIV|LessThan0~4_combout ;
wire \top_module_3|CLK_DIV|count[18]~69 ;
wire \top_module_3|CLK_DIV|count[19]~70_combout ;
wire \top_module_3|CLK_DIV|count[19]~71 ;
wire \top_module_3|CLK_DIV|count[20]~72_combout ;
wire \top_module_3|CLK_DIV|count[20]~73 ;
wire \top_module_3|CLK_DIV|count[21]~74_combout ;
wire \top_module_3|CLK_DIV|count[21]~75 ;
wire \top_module_3|CLK_DIV|count[22]~76_combout ;
wire \top_module_3|CLK_DIV|count[22]~77 ;
wire \top_module_3|CLK_DIV|count[23]~78_combout ;
wire \top_module_3|CLK_DIV|count[23]~79 ;
wire \top_module_3|CLK_DIV|count[24]~80_combout ;
wire \top_module_3|CLK_DIV|count[24]~81 ;
wire \top_module_3|CLK_DIV|count[25]~82_combout ;
wire \top_module_3|CLK_DIV|count[25]~83 ;
wire \top_module_3|CLK_DIV|count[26]~84_combout ;
wire \top_module_3|CLK_DIV|count[26]~85 ;
wire \top_module_3|CLK_DIV|count[27]~86_combout ;
wire \top_module_3|CLK_DIV|count[27]~87 ;
wire \top_module_3|CLK_DIV|count[28]~88_combout ;
wire \top_module_3|CLK_DIV|count[28]~89 ;
wire \top_module_3|CLK_DIV|count[29]~90_combout ;
wire \top_module_3|CLK_DIV|count[29]~91 ;
wire \top_module_3|CLK_DIV|count[30]~92_combout ;
wire \top_module_3|CLK_DIV|count[30]~93 ;
wire \top_module_3|CLK_DIV|count[31]~94_combout ;
wire \top_module_3|CLK_DIV|LessThan0~6_combout ;
wire \top_module_3|CLK_DIV|LessThan0~7_combout ;
wire \top_module_3|CLK_DIV|LessThan0~5_combout ;
wire \top_module_3|CLK_DIV|LessThan0~8_combout ;
wire \top_module_3|CLK_DIV|LessThan0~1_combout ;
wire \top_module_3|CLK_DIV|LessThan0~0_combout ;
wire \top_module_3|CLK_DIV|LessThan0~2_combout ;
wire \top_module_3|CLK_DIV|LessThan0~3_combout ;
wire \top_module_3|CLK_DIV|LessThan0~9_combout ;
wire \top_module_3|CLK_DIV|clk~0_combout ;
wire \top_module_3|CLK_DIV|clk~q ;
wire [31:0] \top_module_1|CLK_DIV|count ;
wire [31:0] \top_module_2|CLK_DIV|count ;
wire [31:0] \top_module_3|CLK_DIV|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \scaled_clk1~output (
	.i(\top_module_1|CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scaled_clk1~output_o ),
	.obar());
// synopsys translate_off
defparam \scaled_clk1~output .bus_hold = "false";
defparam \scaled_clk1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \scaled_clk2~output (
	.i(\top_module_2|CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scaled_clk2~output_o ),
	.obar());
// synopsys translate_off
defparam \scaled_clk2~output .bus_hold = "false";
defparam \scaled_clk2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \scaled_clk3~output (
	.i(\top_module_3|CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scaled_clk3~output_o ),
	.obar());
// synopsys translate_off
defparam \scaled_clk3~output .bus_hold = "false";
defparam \scaled_clk3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \display1_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[0]~output .bus_hold = "false";
defparam \display1_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \display1_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[1]~output .bus_hold = "false";
defparam \display1_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \display1_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[2]~output .bus_hold = "false";
defparam \display1_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display1_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[3]~output .bus_hold = "false";
defparam \display1_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \display1_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[4]~output .bus_hold = "false";
defparam \display1_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \display1_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[5]~output .bus_hold = "false";
defparam \display1_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \display1_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[6]~output .bus_hold = "false";
defparam \display1_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display2_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[0]~output .bus_hold = "false";
defparam \display2_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display2_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[1]~output .bus_hold = "false";
defparam \display2_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \display2_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[2]~output .bus_hold = "false";
defparam \display2_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display2_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[3]~output .bus_hold = "false";
defparam \display2_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \display2_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[4]~output .bus_hold = "false";
defparam \display2_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \display2_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[5]~output .bus_hold = "false";
defparam \display2_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display2_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[6]~output .bus_hold = "false";
defparam \display2_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \display3_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[0]~output .bus_hold = "false";
defparam \display3_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \display3_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[1]~output .bus_hold = "false";
defparam \display3_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \display3_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[2]~output .bus_hold = "false";
defparam \display3_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \display3_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[3]~output .bus_hold = "false";
defparam \display3_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \display3_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[4]~output .bus_hold = "false";
defparam \display3_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \display3_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[5]~output .bus_hold = "false";
defparam \display3_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \display3_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3_pin[6]~output .bus_hold = "false";
defparam \display3_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \display4_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[0]~output .bus_hold = "false";
defparam \display4_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \display4_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[1]~output .bus_hold = "false";
defparam \display4_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \display4_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[2]~output .bus_hold = "false";
defparam \display4_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \display4_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[3]~output .bus_hold = "false";
defparam \display4_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \display4_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[4]~output .bus_hold = "false";
defparam \display4_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \display4_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[5]~output .bus_hold = "false";
defparam \display4_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \display4_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4_pin[6]~output .bus_hold = "false";
defparam \display4_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \display5_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[0]~output .bus_hold = "false";
defparam \display5_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \display5_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[1]~output .bus_hold = "false";
defparam \display5_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \display5_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[2]~output .bus_hold = "false";
defparam \display5_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \display5_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[3]~output .bus_hold = "false";
defparam \display5_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \display5_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[4]~output .bus_hold = "false";
defparam \display5_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \display5_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[5]~output .bus_hold = "false";
defparam \display5_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \display5_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5_pin[6]~output .bus_hold = "false";
defparam \display5_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \display6_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[0]~output .bus_hold = "false";
defparam \display6_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \display6_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[1]~output .bus_hold = "false";
defparam \display6_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \display6_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[2]~output .bus_hold = "false";
defparam \display6_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \display6_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[3]~output .bus_hold = "false";
defparam \display6_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \display6_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[4]~output .bus_hold = "false";
defparam \display6_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \display6_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[5]~output .bus_hold = "false";
defparam \display6_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \display6_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6_pin[6]~output .bus_hold = "false";
defparam \display6_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \display7_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[0]~output .bus_hold = "false";
defparam \display7_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \display7_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[1]~output .bus_hold = "false";
defparam \display7_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \display7_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[2]~output .bus_hold = "false";
defparam \display7_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \display7_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[3]~output .bus_hold = "false";
defparam \display7_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \display7_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[4]~output .bus_hold = "false";
defparam \display7_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \display7_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[5]~output .bus_hold = "false";
defparam \display7_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \display7_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7_pin[6]~output .bus_hold = "false";
defparam \display7_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \display8_pin[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[0]~output .bus_hold = "false";
defparam \display8_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \display8_pin[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[1]~output .bus_hold = "false";
defparam \display8_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \display8_pin[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[2]~output .bus_hold = "false";
defparam \display8_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \display8_pin[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[3]~output .bus_hold = "false";
defparam \display8_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \display8_pin[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[4]~output .bus_hold = "false";
defparam \display8_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \display8_pin[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[5]~output .bus_hold = "false";
defparam \display8_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \display8_pin[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8_pin[6]~output .bus_hold = "false";
defparam \display8_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N0
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[0]~32 (
// Equation(s):
// \top_module_1|CLK_DIV|count[0]~32_combout  = \top_module_1|CLK_DIV|count [0] $ (VCC)
// \top_module_1|CLK_DIV|count[0]~33  = CARRY(\top_module_1|CLK_DIV|count [0])

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|count[0]~32_combout ),
	.cout(\top_module_1|CLK_DIV|count[0]~33 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[0]~32 .lut_mask = 16'h33CC;
defparam \top_module_1|CLK_DIV|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \enable1~input (
	.i(enable1),
	.ibar(gnd),
	.o(\enable1~input_o ));
// synopsys translate_off
defparam \enable1~input .bus_hold = "false";
defparam \enable1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y68_N1
dffeas \top_module_1|CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N2
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[1]~34 (
// Equation(s):
// \top_module_1|CLK_DIV|count[1]~34_combout  = (\top_module_1|CLK_DIV|count [1] & (!\top_module_1|CLK_DIV|count[0]~33 )) # (!\top_module_1|CLK_DIV|count [1] & ((\top_module_1|CLK_DIV|count[0]~33 ) # (GND)))
// \top_module_1|CLK_DIV|count[1]~35  = CARRY((!\top_module_1|CLK_DIV|count[0]~33 ) # (!\top_module_1|CLK_DIV|count [1]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[0]~33 ),
	.combout(\top_module_1|CLK_DIV|count[1]~34_combout ),
	.cout(\top_module_1|CLK_DIV|count[1]~35 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[1]~34 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N3
dffeas \top_module_1|CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N4
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[2]~36 (
// Equation(s):
// \top_module_1|CLK_DIV|count[2]~36_combout  = (\top_module_1|CLK_DIV|count [2] & (\top_module_1|CLK_DIV|count[1]~35  $ (GND))) # (!\top_module_1|CLK_DIV|count [2] & (!\top_module_1|CLK_DIV|count[1]~35  & VCC))
// \top_module_1|CLK_DIV|count[2]~37  = CARRY((\top_module_1|CLK_DIV|count [2] & !\top_module_1|CLK_DIV|count[1]~35 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[1]~35 ),
	.combout(\top_module_1|CLK_DIV|count[2]~36_combout ),
	.cout(\top_module_1|CLK_DIV|count[2]~37 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[2]~36 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N5
dffeas \top_module_1|CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N6
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[3]~38 (
// Equation(s):
// \top_module_1|CLK_DIV|count[3]~38_combout  = (\top_module_1|CLK_DIV|count [3] & (!\top_module_1|CLK_DIV|count[2]~37 )) # (!\top_module_1|CLK_DIV|count [3] & ((\top_module_1|CLK_DIV|count[2]~37 ) # (GND)))
// \top_module_1|CLK_DIV|count[3]~39  = CARRY((!\top_module_1|CLK_DIV|count[2]~37 ) # (!\top_module_1|CLK_DIV|count [3]))

	.dataa(\top_module_1|CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[2]~37 ),
	.combout(\top_module_1|CLK_DIV|count[3]~38_combout ),
	.cout(\top_module_1|CLK_DIV|count[3]~39 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[3]~38 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N7
dffeas \top_module_1|CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N8
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[4]~40 (
// Equation(s):
// \top_module_1|CLK_DIV|count[4]~40_combout  = (\top_module_1|CLK_DIV|count [4] & (\top_module_1|CLK_DIV|count[3]~39  $ (GND))) # (!\top_module_1|CLK_DIV|count [4] & (!\top_module_1|CLK_DIV|count[3]~39  & VCC))
// \top_module_1|CLK_DIV|count[4]~41  = CARRY((\top_module_1|CLK_DIV|count [4] & !\top_module_1|CLK_DIV|count[3]~39 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[3]~39 ),
	.combout(\top_module_1|CLK_DIV|count[4]~40_combout ),
	.cout(\top_module_1|CLK_DIV|count[4]~41 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[4]~40 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N9
dffeas \top_module_1|CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N10
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[5]~42 (
// Equation(s):
// \top_module_1|CLK_DIV|count[5]~42_combout  = (\top_module_1|CLK_DIV|count [5] & (!\top_module_1|CLK_DIV|count[4]~41 )) # (!\top_module_1|CLK_DIV|count [5] & ((\top_module_1|CLK_DIV|count[4]~41 ) # (GND)))
// \top_module_1|CLK_DIV|count[5]~43  = CARRY((!\top_module_1|CLK_DIV|count[4]~41 ) # (!\top_module_1|CLK_DIV|count [5]))

	.dataa(\top_module_1|CLK_DIV|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[4]~41 ),
	.combout(\top_module_1|CLK_DIV|count[5]~42_combout ),
	.cout(\top_module_1|CLK_DIV|count[5]~43 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[5]~42 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N11
dffeas \top_module_1|CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N12
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[6]~44 (
// Equation(s):
// \top_module_1|CLK_DIV|count[6]~44_combout  = (\top_module_1|CLK_DIV|count [6] & (\top_module_1|CLK_DIV|count[5]~43  $ (GND))) # (!\top_module_1|CLK_DIV|count [6] & (!\top_module_1|CLK_DIV|count[5]~43  & VCC))
// \top_module_1|CLK_DIV|count[6]~45  = CARRY((\top_module_1|CLK_DIV|count [6] & !\top_module_1|CLK_DIV|count[5]~43 ))

	.dataa(\top_module_1|CLK_DIV|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[5]~43 ),
	.combout(\top_module_1|CLK_DIV|count[6]~44_combout ),
	.cout(\top_module_1|CLK_DIV|count[6]~45 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[6]~44 .lut_mask = 16'hA50A;
defparam \top_module_1|CLK_DIV|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N13
dffeas \top_module_1|CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N14
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[7]~46 (
// Equation(s):
// \top_module_1|CLK_DIV|count[7]~46_combout  = (\top_module_1|CLK_DIV|count [7] & (!\top_module_1|CLK_DIV|count[6]~45 )) # (!\top_module_1|CLK_DIV|count [7] & ((\top_module_1|CLK_DIV|count[6]~45 ) # (GND)))
// \top_module_1|CLK_DIV|count[7]~47  = CARRY((!\top_module_1|CLK_DIV|count[6]~45 ) # (!\top_module_1|CLK_DIV|count [7]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[6]~45 ),
	.combout(\top_module_1|CLK_DIV|count[7]~46_combout ),
	.cout(\top_module_1|CLK_DIV|count[7]~47 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[7]~46 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N15
dffeas \top_module_1|CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N16
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[8]~48 (
// Equation(s):
// \top_module_1|CLK_DIV|count[8]~48_combout  = (\top_module_1|CLK_DIV|count [8] & (\top_module_1|CLK_DIV|count[7]~47  $ (GND))) # (!\top_module_1|CLK_DIV|count [8] & (!\top_module_1|CLK_DIV|count[7]~47  & VCC))
// \top_module_1|CLK_DIV|count[8]~49  = CARRY((\top_module_1|CLK_DIV|count [8] & !\top_module_1|CLK_DIV|count[7]~47 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[7]~47 ),
	.combout(\top_module_1|CLK_DIV|count[8]~48_combout ),
	.cout(\top_module_1|CLK_DIV|count[8]~49 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[8]~48 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N17
dffeas \top_module_1|CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N18
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[9]~50 (
// Equation(s):
// \top_module_1|CLK_DIV|count[9]~50_combout  = (\top_module_1|CLK_DIV|count [9] & (!\top_module_1|CLK_DIV|count[8]~49 )) # (!\top_module_1|CLK_DIV|count [9] & ((\top_module_1|CLK_DIV|count[8]~49 ) # (GND)))
// \top_module_1|CLK_DIV|count[9]~51  = CARRY((!\top_module_1|CLK_DIV|count[8]~49 ) # (!\top_module_1|CLK_DIV|count [9]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[8]~49 ),
	.combout(\top_module_1|CLK_DIV|count[9]~50_combout ),
	.cout(\top_module_1|CLK_DIV|count[9]~51 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[9]~50 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N19
dffeas \top_module_1|CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N20
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[10]~52 (
// Equation(s):
// \top_module_1|CLK_DIV|count[10]~52_combout  = (\top_module_1|CLK_DIV|count [10] & (\top_module_1|CLK_DIV|count[9]~51  $ (GND))) # (!\top_module_1|CLK_DIV|count [10] & (!\top_module_1|CLK_DIV|count[9]~51  & VCC))
// \top_module_1|CLK_DIV|count[10]~53  = CARRY((\top_module_1|CLK_DIV|count [10] & !\top_module_1|CLK_DIV|count[9]~51 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[9]~51 ),
	.combout(\top_module_1|CLK_DIV|count[10]~52_combout ),
	.cout(\top_module_1|CLK_DIV|count[10]~53 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[10]~52 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N21
dffeas \top_module_1|CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N22
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[11]~54 (
// Equation(s):
// \top_module_1|CLK_DIV|count[11]~54_combout  = (\top_module_1|CLK_DIV|count [11] & (!\top_module_1|CLK_DIV|count[10]~53 )) # (!\top_module_1|CLK_DIV|count [11] & ((\top_module_1|CLK_DIV|count[10]~53 ) # (GND)))
// \top_module_1|CLK_DIV|count[11]~55  = CARRY((!\top_module_1|CLK_DIV|count[10]~53 ) # (!\top_module_1|CLK_DIV|count [11]))

	.dataa(\top_module_1|CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[10]~53 ),
	.combout(\top_module_1|CLK_DIV|count[11]~54_combout ),
	.cout(\top_module_1|CLK_DIV|count[11]~55 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[11]~54 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N23
dffeas \top_module_1|CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N24
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[12]~56 (
// Equation(s):
// \top_module_1|CLK_DIV|count[12]~56_combout  = (\top_module_1|CLK_DIV|count [12] & (\top_module_1|CLK_DIV|count[11]~55  $ (GND))) # (!\top_module_1|CLK_DIV|count [12] & (!\top_module_1|CLK_DIV|count[11]~55  & VCC))
// \top_module_1|CLK_DIV|count[12]~57  = CARRY((\top_module_1|CLK_DIV|count [12] & !\top_module_1|CLK_DIV|count[11]~55 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[11]~55 ),
	.combout(\top_module_1|CLK_DIV|count[12]~56_combout ),
	.cout(\top_module_1|CLK_DIV|count[12]~57 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[12]~56 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N25
dffeas \top_module_1|CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N26
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[13]~58 (
// Equation(s):
// \top_module_1|CLK_DIV|count[13]~58_combout  = (\top_module_1|CLK_DIV|count [13] & (!\top_module_1|CLK_DIV|count[12]~57 )) # (!\top_module_1|CLK_DIV|count [13] & ((\top_module_1|CLK_DIV|count[12]~57 ) # (GND)))
// \top_module_1|CLK_DIV|count[13]~59  = CARRY((!\top_module_1|CLK_DIV|count[12]~57 ) # (!\top_module_1|CLK_DIV|count [13]))

	.dataa(\top_module_1|CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[12]~57 ),
	.combout(\top_module_1|CLK_DIV|count[13]~58_combout ),
	.cout(\top_module_1|CLK_DIV|count[13]~59 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[13]~58 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N27
dffeas \top_module_1|CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N28
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[14]~60 (
// Equation(s):
// \top_module_1|CLK_DIV|count[14]~60_combout  = (\top_module_1|CLK_DIV|count [14] & (\top_module_1|CLK_DIV|count[13]~59  $ (GND))) # (!\top_module_1|CLK_DIV|count [14] & (!\top_module_1|CLK_DIV|count[13]~59  & VCC))
// \top_module_1|CLK_DIV|count[14]~61  = CARRY((\top_module_1|CLK_DIV|count [14] & !\top_module_1|CLK_DIV|count[13]~59 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[13]~59 ),
	.combout(\top_module_1|CLK_DIV|count[14]~60_combout ),
	.cout(\top_module_1|CLK_DIV|count[14]~61 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[14]~60 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N29
dffeas \top_module_1|CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y68_N30
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[15]~62 (
// Equation(s):
// \top_module_1|CLK_DIV|count[15]~62_combout  = (\top_module_1|CLK_DIV|count [15] & (!\top_module_1|CLK_DIV|count[14]~61 )) # (!\top_module_1|CLK_DIV|count [15] & ((\top_module_1|CLK_DIV|count[14]~61 ) # (GND)))
// \top_module_1|CLK_DIV|count[15]~63  = CARRY((!\top_module_1|CLK_DIV|count[14]~61 ) # (!\top_module_1|CLK_DIV|count [15]))

	.dataa(\top_module_1|CLK_DIV|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[14]~61 ),
	.combout(\top_module_1|CLK_DIV|count[15]~62_combout ),
	.cout(\top_module_1|CLK_DIV|count[15]~63 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[15]~62 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y68_N31
dffeas \top_module_1|CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N0
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[16]~64 (
// Equation(s):
// \top_module_1|CLK_DIV|count[16]~64_combout  = (\top_module_1|CLK_DIV|count [16] & (\top_module_1|CLK_DIV|count[15]~63  $ (GND))) # (!\top_module_1|CLK_DIV|count [16] & (!\top_module_1|CLK_DIV|count[15]~63  & VCC))
// \top_module_1|CLK_DIV|count[16]~65  = CARRY((\top_module_1|CLK_DIV|count [16] & !\top_module_1|CLK_DIV|count[15]~63 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[15]~63 ),
	.combout(\top_module_1|CLK_DIV|count[16]~64_combout ),
	.cout(\top_module_1|CLK_DIV|count[16]~65 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[16]~64 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N1
dffeas \top_module_1|CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N2
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[17]~66 (
// Equation(s):
// \top_module_1|CLK_DIV|count[17]~66_combout  = (\top_module_1|CLK_DIV|count [17] & (!\top_module_1|CLK_DIV|count[16]~65 )) # (!\top_module_1|CLK_DIV|count [17] & ((\top_module_1|CLK_DIV|count[16]~65 ) # (GND)))
// \top_module_1|CLK_DIV|count[17]~67  = CARRY((!\top_module_1|CLK_DIV|count[16]~65 ) # (!\top_module_1|CLK_DIV|count [17]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[16]~65 ),
	.combout(\top_module_1|CLK_DIV|count[17]~66_combout ),
	.cout(\top_module_1|CLK_DIV|count[17]~67 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[17]~66 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N3
dffeas \top_module_1|CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N4
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[18]~68 (
// Equation(s):
// \top_module_1|CLK_DIV|count[18]~68_combout  = (\top_module_1|CLK_DIV|count [18] & (\top_module_1|CLK_DIV|count[17]~67  $ (GND))) # (!\top_module_1|CLK_DIV|count [18] & (!\top_module_1|CLK_DIV|count[17]~67  & VCC))
// \top_module_1|CLK_DIV|count[18]~69  = CARRY((\top_module_1|CLK_DIV|count [18] & !\top_module_1|CLK_DIV|count[17]~67 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[17]~67 ),
	.combout(\top_module_1|CLK_DIV|count[18]~68_combout ),
	.cout(\top_module_1|CLK_DIV|count[18]~69 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[18]~68 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N5
dffeas \top_module_1|CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N26
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~4 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~4_combout  = (!\top_module_1|CLK_DIV|count [17]) # (!\top_module_1|CLK_DIV|count [18])

	.dataa(\top_module_1|CLK_DIV|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\top_module_1|CLK_DIV|count [17]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~4 .lut_mask = 16'h55FF;
defparam \top_module_1|CLK_DIV|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N6
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[19]~70 (
// Equation(s):
// \top_module_1|CLK_DIV|count[19]~70_combout  = (\top_module_1|CLK_DIV|count [19] & (!\top_module_1|CLK_DIV|count[18]~69 )) # (!\top_module_1|CLK_DIV|count [19] & ((\top_module_1|CLK_DIV|count[18]~69 ) # (GND)))
// \top_module_1|CLK_DIV|count[19]~71  = CARRY((!\top_module_1|CLK_DIV|count[18]~69 ) # (!\top_module_1|CLK_DIV|count [19]))

	.dataa(\top_module_1|CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[18]~69 ),
	.combout(\top_module_1|CLK_DIV|count[19]~70_combout ),
	.cout(\top_module_1|CLK_DIV|count[19]~71 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[19]~70 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N7
dffeas \top_module_1|CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N8
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[20]~72 (
// Equation(s):
// \top_module_1|CLK_DIV|count[20]~72_combout  = (\top_module_1|CLK_DIV|count [20] & (\top_module_1|CLK_DIV|count[19]~71  $ (GND))) # (!\top_module_1|CLK_DIV|count [20] & (!\top_module_1|CLK_DIV|count[19]~71  & VCC))
// \top_module_1|CLK_DIV|count[20]~73  = CARRY((\top_module_1|CLK_DIV|count [20] & !\top_module_1|CLK_DIV|count[19]~71 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[19]~71 ),
	.combout(\top_module_1|CLK_DIV|count[20]~72_combout ),
	.cout(\top_module_1|CLK_DIV|count[20]~73 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[20]~72 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N9
dffeas \top_module_1|CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N10
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[21]~74 (
// Equation(s):
// \top_module_1|CLK_DIV|count[21]~74_combout  = (\top_module_1|CLK_DIV|count [21] & (!\top_module_1|CLK_DIV|count[20]~73 )) # (!\top_module_1|CLK_DIV|count [21] & ((\top_module_1|CLK_DIV|count[20]~73 ) # (GND)))
// \top_module_1|CLK_DIV|count[21]~75  = CARRY((!\top_module_1|CLK_DIV|count[20]~73 ) # (!\top_module_1|CLK_DIV|count [21]))

	.dataa(\top_module_1|CLK_DIV|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[20]~73 ),
	.combout(\top_module_1|CLK_DIV|count[21]~74_combout ),
	.cout(\top_module_1|CLK_DIV|count[21]~75 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[21]~74 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N11
dffeas \top_module_1|CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N12
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[22]~76 (
// Equation(s):
// \top_module_1|CLK_DIV|count[22]~76_combout  = (\top_module_1|CLK_DIV|count [22] & (\top_module_1|CLK_DIV|count[21]~75  $ (GND))) # (!\top_module_1|CLK_DIV|count [22] & (!\top_module_1|CLK_DIV|count[21]~75  & VCC))
// \top_module_1|CLK_DIV|count[22]~77  = CARRY((\top_module_1|CLK_DIV|count [22] & !\top_module_1|CLK_DIV|count[21]~75 ))

	.dataa(\top_module_1|CLK_DIV|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[21]~75 ),
	.combout(\top_module_1|CLK_DIV|count[22]~76_combout ),
	.cout(\top_module_1|CLK_DIV|count[22]~77 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[22]~76 .lut_mask = 16'hA50A;
defparam \top_module_1|CLK_DIV|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N13
dffeas \top_module_1|CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N14
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[23]~78 (
// Equation(s):
// \top_module_1|CLK_DIV|count[23]~78_combout  = (\top_module_1|CLK_DIV|count [23] & (!\top_module_1|CLK_DIV|count[22]~77 )) # (!\top_module_1|CLK_DIV|count [23] & ((\top_module_1|CLK_DIV|count[22]~77 ) # (GND)))
// \top_module_1|CLK_DIV|count[23]~79  = CARRY((!\top_module_1|CLK_DIV|count[22]~77 ) # (!\top_module_1|CLK_DIV|count [23]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[22]~77 ),
	.combout(\top_module_1|CLK_DIV|count[23]~78_combout ),
	.cout(\top_module_1|CLK_DIV|count[23]~79 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[23]~78 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N15
dffeas \top_module_1|CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N16
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[24]~80 (
// Equation(s):
// \top_module_1|CLK_DIV|count[24]~80_combout  = (\top_module_1|CLK_DIV|count [24] & (\top_module_1|CLK_DIV|count[23]~79  $ (GND))) # (!\top_module_1|CLK_DIV|count [24] & (!\top_module_1|CLK_DIV|count[23]~79  & VCC))
// \top_module_1|CLK_DIV|count[24]~81  = CARRY((\top_module_1|CLK_DIV|count [24] & !\top_module_1|CLK_DIV|count[23]~79 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[23]~79 ),
	.combout(\top_module_1|CLK_DIV|count[24]~80_combout ),
	.cout(\top_module_1|CLK_DIV|count[24]~81 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[24]~80 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N17
dffeas \top_module_1|CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N18
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[25]~82 (
// Equation(s):
// \top_module_1|CLK_DIV|count[25]~82_combout  = (\top_module_1|CLK_DIV|count [25] & (!\top_module_1|CLK_DIV|count[24]~81 )) # (!\top_module_1|CLK_DIV|count [25] & ((\top_module_1|CLK_DIV|count[24]~81 ) # (GND)))
// \top_module_1|CLK_DIV|count[25]~83  = CARRY((!\top_module_1|CLK_DIV|count[24]~81 ) # (!\top_module_1|CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[24]~81 ),
	.combout(\top_module_1|CLK_DIV|count[25]~82_combout ),
	.cout(\top_module_1|CLK_DIV|count[25]~83 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[25]~82 .lut_mask = 16'h3C3F;
defparam \top_module_1|CLK_DIV|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N19
dffeas \top_module_1|CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N20
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[26]~84 (
// Equation(s):
// \top_module_1|CLK_DIV|count[26]~84_combout  = (\top_module_1|CLK_DIV|count [26] & (\top_module_1|CLK_DIV|count[25]~83  $ (GND))) # (!\top_module_1|CLK_DIV|count [26] & (!\top_module_1|CLK_DIV|count[25]~83  & VCC))
// \top_module_1|CLK_DIV|count[26]~85  = CARRY((\top_module_1|CLK_DIV|count [26] & !\top_module_1|CLK_DIV|count[25]~83 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[25]~83 ),
	.combout(\top_module_1|CLK_DIV|count[26]~84_combout ),
	.cout(\top_module_1|CLK_DIV|count[26]~85 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[26]~84 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N21
dffeas \top_module_1|CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N22
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[27]~86 (
// Equation(s):
// \top_module_1|CLK_DIV|count[27]~86_combout  = (\top_module_1|CLK_DIV|count [27] & (!\top_module_1|CLK_DIV|count[26]~85 )) # (!\top_module_1|CLK_DIV|count [27] & ((\top_module_1|CLK_DIV|count[26]~85 ) # (GND)))
// \top_module_1|CLK_DIV|count[27]~87  = CARRY((!\top_module_1|CLK_DIV|count[26]~85 ) # (!\top_module_1|CLK_DIV|count [27]))

	.dataa(\top_module_1|CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[26]~85 ),
	.combout(\top_module_1|CLK_DIV|count[27]~86_combout ),
	.cout(\top_module_1|CLK_DIV|count[27]~87 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[27]~86 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N23
dffeas \top_module_1|CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N24
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[28]~88 (
// Equation(s):
// \top_module_1|CLK_DIV|count[28]~88_combout  = (\top_module_1|CLK_DIV|count [28] & (\top_module_1|CLK_DIV|count[27]~87  $ (GND))) # (!\top_module_1|CLK_DIV|count [28] & (!\top_module_1|CLK_DIV|count[27]~87  & VCC))
// \top_module_1|CLK_DIV|count[28]~89  = CARRY((\top_module_1|CLK_DIV|count [28] & !\top_module_1|CLK_DIV|count[27]~87 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[27]~87 ),
	.combout(\top_module_1|CLK_DIV|count[28]~88_combout ),
	.cout(\top_module_1|CLK_DIV|count[28]~89 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[28]~88 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N25
dffeas \top_module_1|CLK_DIV|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[28] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N26
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[29]~90 (
// Equation(s):
// \top_module_1|CLK_DIV|count[29]~90_combout  = (\top_module_1|CLK_DIV|count [29] & (!\top_module_1|CLK_DIV|count[28]~89 )) # (!\top_module_1|CLK_DIV|count [29] & ((\top_module_1|CLK_DIV|count[28]~89 ) # (GND)))
// \top_module_1|CLK_DIV|count[29]~91  = CARRY((!\top_module_1|CLK_DIV|count[28]~89 ) # (!\top_module_1|CLK_DIV|count [29]))

	.dataa(\top_module_1|CLK_DIV|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[28]~89 ),
	.combout(\top_module_1|CLK_DIV|count[29]~90_combout ),
	.cout(\top_module_1|CLK_DIV|count[29]~91 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[29]~90 .lut_mask = 16'h5A5F;
defparam \top_module_1|CLK_DIV|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N27
dffeas \top_module_1|CLK_DIV|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[29] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N28
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[30]~92 (
// Equation(s):
// \top_module_1|CLK_DIV|count[30]~92_combout  = (\top_module_1|CLK_DIV|count [30] & (\top_module_1|CLK_DIV|count[29]~91  $ (GND))) # (!\top_module_1|CLK_DIV|count [30] & (!\top_module_1|CLK_DIV|count[29]~91  & VCC))
// \top_module_1|CLK_DIV|count[30]~93  = CARRY((\top_module_1|CLK_DIV|count [30] & !\top_module_1|CLK_DIV|count[29]~91 ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_1|CLK_DIV|count[29]~91 ),
	.combout(\top_module_1|CLK_DIV|count[30]~92_combout ),
	.cout(\top_module_1|CLK_DIV|count[30]~93 ));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[30]~92 .lut_mask = 16'hC30C;
defparam \top_module_1|CLK_DIV|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N29
dffeas \top_module_1|CLK_DIV|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[30] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N30
cycloneive_lcell_comb \top_module_1|CLK_DIV|count[31]~94 (
// Equation(s):
// \top_module_1|CLK_DIV|count[31]~94_combout  = \top_module_1|CLK_DIV|count [31] $ (\top_module_1|CLK_DIV|count[30]~93 )

	.dataa(\top_module_1|CLK_DIV|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\top_module_1|CLK_DIV|count[30]~93 ),
	.combout(\top_module_1|CLK_DIV|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[31]~94 .lut_mask = 16'h5A5A;
defparam \top_module_1|CLK_DIV|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y67_N31
dffeas \top_module_1|CLK_DIV|count[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|count[31] .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N12
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~7 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~7_combout  = (!\top_module_1|CLK_DIV|count [10] & (!\top_module_1|CLK_DIV|count [9] & (!\top_module_1|CLK_DIV|count [12] & !\top_module_1|CLK_DIV|count [11])))

	.dataa(\top_module_1|CLK_DIV|count [10]),
	.datab(\top_module_1|CLK_DIV|count [9]),
	.datac(\top_module_1|CLK_DIV|count [12]),
	.datad(\top_module_1|CLK_DIV|count [11]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~7 .lut_mask = 16'h0001;
defparam \top_module_1|CLK_DIV|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N22
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~6 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~6_combout  = ((!\top_module_1|CLK_DIV|count [5] & (!\top_module_1|CLK_DIV|count [7] & !\top_module_1|CLK_DIV|count [6]))) # (!\top_module_1|CLK_DIV|count [8])

	.dataa(\top_module_1|CLK_DIV|count [5]),
	.datab(\top_module_1|CLK_DIV|count [8]),
	.datac(\top_module_1|CLK_DIV|count [7]),
	.datad(\top_module_1|CLK_DIV|count [6]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~6 .lut_mask = 16'h3337;
defparam \top_module_1|CLK_DIV|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N24
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~5 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~5_combout  = (((!\top_module_1|CLK_DIV|count [13] & !\top_module_1|CLK_DIV|count [14])) # (!\top_module_1|CLK_DIV|count [15])) # (!\top_module_1|CLK_DIV|count [16])

	.dataa(\top_module_1|CLK_DIV|count [13]),
	.datab(\top_module_1|CLK_DIV|count [14]),
	.datac(\top_module_1|CLK_DIV|count [16]),
	.datad(\top_module_1|CLK_DIV|count [15]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~5 .lut_mask = 16'h1FFF;
defparam \top_module_1|CLK_DIV|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N30
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~8 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~8_combout  = (\top_module_1|CLK_DIV|LessThan0~5_combout ) # ((\top_module_1|CLK_DIV|LessThan0~7_combout  & (!\top_module_1|CLK_DIV|count [14] & \top_module_1|CLK_DIV|LessThan0~6_combout )))

	.dataa(\top_module_1|CLK_DIV|LessThan0~7_combout ),
	.datab(\top_module_1|CLK_DIV|count [14]),
	.datac(\top_module_1|CLK_DIV|LessThan0~6_combout ),
	.datad(\top_module_1|CLK_DIV|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~8 .lut_mask = 16'hFF20;
defparam \top_module_1|CLK_DIV|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N20
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~1 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~1_combout  = (!\top_module_1|CLK_DIV|count [24] & (!\top_module_1|CLK_DIV|count [25] & (!\top_module_1|CLK_DIV|count [26] & !\top_module_1|CLK_DIV|count [23])))

	.dataa(\top_module_1|CLK_DIV|count [24]),
	.datab(\top_module_1|CLK_DIV|count [25]),
	.datac(\top_module_1|CLK_DIV|count [26]),
	.datad(\top_module_1|CLK_DIV|count [23]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~1 .lut_mask = 16'h0001;
defparam \top_module_1|CLK_DIV|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N14
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~0 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~0_combout  = (!\top_module_1|CLK_DIV|count [22] & (!\top_module_1|CLK_DIV|count [19] & (!\top_module_1|CLK_DIV|count [21] & !\top_module_1|CLK_DIV|count [20])))

	.dataa(\top_module_1|CLK_DIV|count [22]),
	.datab(\top_module_1|CLK_DIV|count [19]),
	.datac(\top_module_1|CLK_DIV|count [21]),
	.datad(\top_module_1|CLK_DIV|count [20]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~0 .lut_mask = 16'h0001;
defparam \top_module_1|CLK_DIV|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N10
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~2 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~2_combout  = (!\top_module_1|CLK_DIV|count [29] & (!\top_module_1|CLK_DIV|count [27] & (!\top_module_1|CLK_DIV|count [30] & !\top_module_1|CLK_DIV|count [28])))

	.dataa(\top_module_1|CLK_DIV|count [29]),
	.datab(\top_module_1|CLK_DIV|count [27]),
	.datac(\top_module_1|CLK_DIV|count [30]),
	.datad(\top_module_1|CLK_DIV|count [28]),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~2 .lut_mask = 16'h0001;
defparam \top_module_1|CLK_DIV|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N28
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~3 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~3_combout  = (\top_module_1|CLK_DIV|LessThan0~1_combout  & (\top_module_1|CLK_DIV|LessThan0~0_combout  & \top_module_1|CLK_DIV|LessThan0~2_combout ))

	.dataa(gnd),
	.datab(\top_module_1|CLK_DIV|LessThan0~1_combout ),
	.datac(\top_module_1|CLK_DIV|LessThan0~0_combout ),
	.datad(\top_module_1|CLK_DIV|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~3 .lut_mask = 16'hC000;
defparam \top_module_1|CLK_DIV|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N16
cycloneive_lcell_comb \top_module_1|CLK_DIV|LessThan0~9 (
// Equation(s):
// \top_module_1|CLK_DIV|LessThan0~9_combout  = (!\top_module_1|CLK_DIV|count [31] & (((!\top_module_1|CLK_DIV|LessThan0~4_combout  & !\top_module_1|CLK_DIV|LessThan0~8_combout )) # (!\top_module_1|CLK_DIV|LessThan0~3_combout )))

	.dataa(\top_module_1|CLK_DIV|LessThan0~4_combout ),
	.datab(\top_module_1|CLK_DIV|count [31]),
	.datac(\top_module_1|CLK_DIV|LessThan0~8_combout ),
	.datad(\top_module_1|CLK_DIV|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|LessThan0~9 .lut_mask = 16'h0133;
defparam \top_module_1|CLK_DIV|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y68_N0
cycloneive_lcell_comb \top_module_1|CLK_DIV|clk~0 (
// Equation(s):
// \top_module_1|CLK_DIV|clk~0_combout  = \top_module_1|CLK_DIV|clk~q  $ (\top_module_1|CLK_DIV|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top_module_1|CLK_DIV|clk~q ),
	.datad(\top_module_1|CLK_DIV|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\top_module_1|CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_1|CLK_DIV|clk~0 .lut_mask = 16'h0FF0;
defparam \top_module_1|CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y68_N1
dffeas \top_module_1|CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_1|CLK_DIV|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enable1~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_1|CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_1|CLK_DIV|clk .is_wysiwyg = "true";
defparam \top_module_1|CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N0
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[0]~32 (
// Equation(s):
// \top_module_2|CLK_DIV|count[0]~32_combout  = \top_module_2|CLK_DIV|count [0] $ (VCC)
// \top_module_2|CLK_DIV|count[0]~33  = CARRY(\top_module_2|CLK_DIV|count [0])

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|count[0]~32_combout ),
	.cout(\top_module_2|CLK_DIV|count[0]~33 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[0]~32 .lut_mask = 16'h33CC;
defparam \top_module_2|CLK_DIV|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \enable2~input (
	.i(enable2),
	.ibar(gnd),
	.o(\enable2~input_o ));
// synopsys translate_off
defparam \enable2~input .bus_hold = "false";
defparam \enable2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X91_Y14_N1
dffeas \top_module_2|CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N2
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[1]~34 (
// Equation(s):
// \top_module_2|CLK_DIV|count[1]~34_combout  = (\top_module_2|CLK_DIV|count [1] & (!\top_module_2|CLK_DIV|count[0]~33 )) # (!\top_module_2|CLK_DIV|count [1] & ((\top_module_2|CLK_DIV|count[0]~33 ) # (GND)))
// \top_module_2|CLK_DIV|count[1]~35  = CARRY((!\top_module_2|CLK_DIV|count[0]~33 ) # (!\top_module_2|CLK_DIV|count [1]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[0]~33 ),
	.combout(\top_module_2|CLK_DIV|count[1]~34_combout ),
	.cout(\top_module_2|CLK_DIV|count[1]~35 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[1]~34 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N3
dffeas \top_module_2|CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N4
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[2]~36 (
// Equation(s):
// \top_module_2|CLK_DIV|count[2]~36_combout  = (\top_module_2|CLK_DIV|count [2] & (\top_module_2|CLK_DIV|count[1]~35  $ (GND))) # (!\top_module_2|CLK_DIV|count [2] & (!\top_module_2|CLK_DIV|count[1]~35  & VCC))
// \top_module_2|CLK_DIV|count[2]~37  = CARRY((\top_module_2|CLK_DIV|count [2] & !\top_module_2|CLK_DIV|count[1]~35 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[1]~35 ),
	.combout(\top_module_2|CLK_DIV|count[2]~36_combout ),
	.cout(\top_module_2|CLK_DIV|count[2]~37 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[2]~36 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N5
dffeas \top_module_2|CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N6
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[3]~38 (
// Equation(s):
// \top_module_2|CLK_DIV|count[3]~38_combout  = (\top_module_2|CLK_DIV|count [3] & (!\top_module_2|CLK_DIV|count[2]~37 )) # (!\top_module_2|CLK_DIV|count [3] & ((\top_module_2|CLK_DIV|count[2]~37 ) # (GND)))
// \top_module_2|CLK_DIV|count[3]~39  = CARRY((!\top_module_2|CLK_DIV|count[2]~37 ) # (!\top_module_2|CLK_DIV|count [3]))

	.dataa(\top_module_2|CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[2]~37 ),
	.combout(\top_module_2|CLK_DIV|count[3]~38_combout ),
	.cout(\top_module_2|CLK_DIV|count[3]~39 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[3]~38 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N7
dffeas \top_module_2|CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N8
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[4]~40 (
// Equation(s):
// \top_module_2|CLK_DIV|count[4]~40_combout  = (\top_module_2|CLK_DIV|count [4] & (\top_module_2|CLK_DIV|count[3]~39  $ (GND))) # (!\top_module_2|CLK_DIV|count [4] & (!\top_module_2|CLK_DIV|count[3]~39  & VCC))
// \top_module_2|CLK_DIV|count[4]~41  = CARRY((\top_module_2|CLK_DIV|count [4] & !\top_module_2|CLK_DIV|count[3]~39 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[3]~39 ),
	.combout(\top_module_2|CLK_DIV|count[4]~40_combout ),
	.cout(\top_module_2|CLK_DIV|count[4]~41 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[4]~40 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N9
dffeas \top_module_2|CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N10
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[5]~42 (
// Equation(s):
// \top_module_2|CLK_DIV|count[5]~42_combout  = (\top_module_2|CLK_DIV|count [5] & (!\top_module_2|CLK_DIV|count[4]~41 )) # (!\top_module_2|CLK_DIV|count [5] & ((\top_module_2|CLK_DIV|count[4]~41 ) # (GND)))
// \top_module_2|CLK_DIV|count[5]~43  = CARRY((!\top_module_2|CLK_DIV|count[4]~41 ) # (!\top_module_2|CLK_DIV|count [5]))

	.dataa(\top_module_2|CLK_DIV|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[4]~41 ),
	.combout(\top_module_2|CLK_DIV|count[5]~42_combout ),
	.cout(\top_module_2|CLK_DIV|count[5]~43 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[5]~42 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N11
dffeas \top_module_2|CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N12
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[6]~44 (
// Equation(s):
// \top_module_2|CLK_DIV|count[6]~44_combout  = (\top_module_2|CLK_DIV|count [6] & (\top_module_2|CLK_DIV|count[5]~43  $ (GND))) # (!\top_module_2|CLK_DIV|count [6] & (!\top_module_2|CLK_DIV|count[5]~43  & VCC))
// \top_module_2|CLK_DIV|count[6]~45  = CARRY((\top_module_2|CLK_DIV|count [6] & !\top_module_2|CLK_DIV|count[5]~43 ))

	.dataa(\top_module_2|CLK_DIV|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[5]~43 ),
	.combout(\top_module_2|CLK_DIV|count[6]~44_combout ),
	.cout(\top_module_2|CLK_DIV|count[6]~45 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[6]~44 .lut_mask = 16'hA50A;
defparam \top_module_2|CLK_DIV|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N13
dffeas \top_module_2|CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N14
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[7]~46 (
// Equation(s):
// \top_module_2|CLK_DIV|count[7]~46_combout  = (\top_module_2|CLK_DIV|count [7] & (!\top_module_2|CLK_DIV|count[6]~45 )) # (!\top_module_2|CLK_DIV|count [7] & ((\top_module_2|CLK_DIV|count[6]~45 ) # (GND)))
// \top_module_2|CLK_DIV|count[7]~47  = CARRY((!\top_module_2|CLK_DIV|count[6]~45 ) # (!\top_module_2|CLK_DIV|count [7]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[6]~45 ),
	.combout(\top_module_2|CLK_DIV|count[7]~46_combout ),
	.cout(\top_module_2|CLK_DIV|count[7]~47 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[7]~46 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N15
dffeas \top_module_2|CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N16
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[8]~48 (
// Equation(s):
// \top_module_2|CLK_DIV|count[8]~48_combout  = (\top_module_2|CLK_DIV|count [8] & (\top_module_2|CLK_DIV|count[7]~47  $ (GND))) # (!\top_module_2|CLK_DIV|count [8] & (!\top_module_2|CLK_DIV|count[7]~47  & VCC))
// \top_module_2|CLK_DIV|count[8]~49  = CARRY((\top_module_2|CLK_DIV|count [8] & !\top_module_2|CLK_DIV|count[7]~47 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[7]~47 ),
	.combout(\top_module_2|CLK_DIV|count[8]~48_combout ),
	.cout(\top_module_2|CLK_DIV|count[8]~49 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[8]~48 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N17
dffeas \top_module_2|CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N18
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[9]~50 (
// Equation(s):
// \top_module_2|CLK_DIV|count[9]~50_combout  = (\top_module_2|CLK_DIV|count [9] & (!\top_module_2|CLK_DIV|count[8]~49 )) # (!\top_module_2|CLK_DIV|count [9] & ((\top_module_2|CLK_DIV|count[8]~49 ) # (GND)))
// \top_module_2|CLK_DIV|count[9]~51  = CARRY((!\top_module_2|CLK_DIV|count[8]~49 ) # (!\top_module_2|CLK_DIV|count [9]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[8]~49 ),
	.combout(\top_module_2|CLK_DIV|count[9]~50_combout ),
	.cout(\top_module_2|CLK_DIV|count[9]~51 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[9]~50 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N19
dffeas \top_module_2|CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N20
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[10]~52 (
// Equation(s):
// \top_module_2|CLK_DIV|count[10]~52_combout  = (\top_module_2|CLK_DIV|count [10] & (\top_module_2|CLK_DIV|count[9]~51  $ (GND))) # (!\top_module_2|CLK_DIV|count [10] & (!\top_module_2|CLK_DIV|count[9]~51  & VCC))
// \top_module_2|CLK_DIV|count[10]~53  = CARRY((\top_module_2|CLK_DIV|count [10] & !\top_module_2|CLK_DIV|count[9]~51 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[9]~51 ),
	.combout(\top_module_2|CLK_DIV|count[10]~52_combout ),
	.cout(\top_module_2|CLK_DIV|count[10]~53 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[10]~52 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N21
dffeas \top_module_2|CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N22
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[11]~54 (
// Equation(s):
// \top_module_2|CLK_DIV|count[11]~54_combout  = (\top_module_2|CLK_DIV|count [11] & (!\top_module_2|CLK_DIV|count[10]~53 )) # (!\top_module_2|CLK_DIV|count [11] & ((\top_module_2|CLK_DIV|count[10]~53 ) # (GND)))
// \top_module_2|CLK_DIV|count[11]~55  = CARRY((!\top_module_2|CLK_DIV|count[10]~53 ) # (!\top_module_2|CLK_DIV|count [11]))

	.dataa(\top_module_2|CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[10]~53 ),
	.combout(\top_module_2|CLK_DIV|count[11]~54_combout ),
	.cout(\top_module_2|CLK_DIV|count[11]~55 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[11]~54 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N23
dffeas \top_module_2|CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N24
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[12]~56 (
// Equation(s):
// \top_module_2|CLK_DIV|count[12]~56_combout  = (\top_module_2|CLK_DIV|count [12] & (\top_module_2|CLK_DIV|count[11]~55  $ (GND))) # (!\top_module_2|CLK_DIV|count [12] & (!\top_module_2|CLK_DIV|count[11]~55  & VCC))
// \top_module_2|CLK_DIV|count[12]~57  = CARRY((\top_module_2|CLK_DIV|count [12] & !\top_module_2|CLK_DIV|count[11]~55 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[11]~55 ),
	.combout(\top_module_2|CLK_DIV|count[12]~56_combout ),
	.cout(\top_module_2|CLK_DIV|count[12]~57 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[12]~56 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N25
dffeas \top_module_2|CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N26
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[13]~58 (
// Equation(s):
// \top_module_2|CLK_DIV|count[13]~58_combout  = (\top_module_2|CLK_DIV|count [13] & (!\top_module_2|CLK_DIV|count[12]~57 )) # (!\top_module_2|CLK_DIV|count [13] & ((\top_module_2|CLK_DIV|count[12]~57 ) # (GND)))
// \top_module_2|CLK_DIV|count[13]~59  = CARRY((!\top_module_2|CLK_DIV|count[12]~57 ) # (!\top_module_2|CLK_DIV|count [13]))

	.dataa(\top_module_2|CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[12]~57 ),
	.combout(\top_module_2|CLK_DIV|count[13]~58_combout ),
	.cout(\top_module_2|CLK_DIV|count[13]~59 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[13]~58 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N27
dffeas \top_module_2|CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N28
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[14]~60 (
// Equation(s):
// \top_module_2|CLK_DIV|count[14]~60_combout  = (\top_module_2|CLK_DIV|count [14] & (\top_module_2|CLK_DIV|count[13]~59  $ (GND))) # (!\top_module_2|CLK_DIV|count [14] & (!\top_module_2|CLK_DIV|count[13]~59  & VCC))
// \top_module_2|CLK_DIV|count[14]~61  = CARRY((\top_module_2|CLK_DIV|count [14] & !\top_module_2|CLK_DIV|count[13]~59 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[13]~59 ),
	.combout(\top_module_2|CLK_DIV|count[14]~60_combout ),
	.cout(\top_module_2|CLK_DIV|count[14]~61 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[14]~60 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N29
dffeas \top_module_2|CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N30
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[15]~62 (
// Equation(s):
// \top_module_2|CLK_DIV|count[15]~62_combout  = (\top_module_2|CLK_DIV|count [15] & (!\top_module_2|CLK_DIV|count[14]~61 )) # (!\top_module_2|CLK_DIV|count [15] & ((\top_module_2|CLK_DIV|count[14]~61 ) # (GND)))
// \top_module_2|CLK_DIV|count[15]~63  = CARRY((!\top_module_2|CLK_DIV|count[14]~61 ) # (!\top_module_2|CLK_DIV|count [15]))

	.dataa(\top_module_2|CLK_DIV|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[14]~61 ),
	.combout(\top_module_2|CLK_DIV|count[15]~62_combout ),
	.cout(\top_module_2|CLK_DIV|count[15]~63 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[15]~62 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y14_N31
dffeas \top_module_2|CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N0
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[16]~64 (
// Equation(s):
// \top_module_2|CLK_DIV|count[16]~64_combout  = (\top_module_2|CLK_DIV|count [16] & (\top_module_2|CLK_DIV|count[15]~63  $ (GND))) # (!\top_module_2|CLK_DIV|count [16] & (!\top_module_2|CLK_DIV|count[15]~63  & VCC))
// \top_module_2|CLK_DIV|count[16]~65  = CARRY((\top_module_2|CLK_DIV|count [16] & !\top_module_2|CLK_DIV|count[15]~63 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[15]~63 ),
	.combout(\top_module_2|CLK_DIV|count[16]~64_combout ),
	.cout(\top_module_2|CLK_DIV|count[16]~65 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[16]~64 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N1
dffeas \top_module_2|CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N2
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[17]~66 (
// Equation(s):
// \top_module_2|CLK_DIV|count[17]~66_combout  = (\top_module_2|CLK_DIV|count [17] & (!\top_module_2|CLK_DIV|count[16]~65 )) # (!\top_module_2|CLK_DIV|count [17] & ((\top_module_2|CLK_DIV|count[16]~65 ) # (GND)))
// \top_module_2|CLK_DIV|count[17]~67  = CARRY((!\top_module_2|CLK_DIV|count[16]~65 ) # (!\top_module_2|CLK_DIV|count [17]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[16]~65 ),
	.combout(\top_module_2|CLK_DIV|count[17]~66_combout ),
	.cout(\top_module_2|CLK_DIV|count[17]~67 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[17]~66 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N3
dffeas \top_module_2|CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N4
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[18]~68 (
// Equation(s):
// \top_module_2|CLK_DIV|count[18]~68_combout  = (\top_module_2|CLK_DIV|count [18] & (\top_module_2|CLK_DIV|count[17]~67  $ (GND))) # (!\top_module_2|CLK_DIV|count [18] & (!\top_module_2|CLK_DIV|count[17]~67  & VCC))
// \top_module_2|CLK_DIV|count[18]~69  = CARRY((\top_module_2|CLK_DIV|count [18] & !\top_module_2|CLK_DIV|count[17]~67 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[17]~67 ),
	.combout(\top_module_2|CLK_DIV|count[18]~68_combout ),
	.cout(\top_module_2|CLK_DIV|count[18]~69 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[18]~68 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N5
dffeas \top_module_2|CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N30
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~4 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~4_combout  = (!\top_module_2|CLK_DIV|count [17]) # (!\top_module_2|CLK_DIV|count [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top_module_2|CLK_DIV|count [18]),
	.datad(\top_module_2|CLK_DIV|count [17]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~4 .lut_mask = 16'h0FFF;
defparam \top_module_2|CLK_DIV|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N6
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[19]~70 (
// Equation(s):
// \top_module_2|CLK_DIV|count[19]~70_combout  = (\top_module_2|CLK_DIV|count [19] & (!\top_module_2|CLK_DIV|count[18]~69 )) # (!\top_module_2|CLK_DIV|count [19] & ((\top_module_2|CLK_DIV|count[18]~69 ) # (GND)))
// \top_module_2|CLK_DIV|count[19]~71  = CARRY((!\top_module_2|CLK_DIV|count[18]~69 ) # (!\top_module_2|CLK_DIV|count [19]))

	.dataa(\top_module_2|CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[18]~69 ),
	.combout(\top_module_2|CLK_DIV|count[19]~70_combout ),
	.cout(\top_module_2|CLK_DIV|count[19]~71 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[19]~70 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N7
dffeas \top_module_2|CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N8
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[20]~72 (
// Equation(s):
// \top_module_2|CLK_DIV|count[20]~72_combout  = (\top_module_2|CLK_DIV|count [20] & (\top_module_2|CLK_DIV|count[19]~71  $ (GND))) # (!\top_module_2|CLK_DIV|count [20] & (!\top_module_2|CLK_DIV|count[19]~71  & VCC))
// \top_module_2|CLK_DIV|count[20]~73  = CARRY((\top_module_2|CLK_DIV|count [20] & !\top_module_2|CLK_DIV|count[19]~71 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[19]~71 ),
	.combout(\top_module_2|CLK_DIV|count[20]~72_combout ),
	.cout(\top_module_2|CLK_DIV|count[20]~73 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[20]~72 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N9
dffeas \top_module_2|CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N10
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[21]~74 (
// Equation(s):
// \top_module_2|CLK_DIV|count[21]~74_combout  = (\top_module_2|CLK_DIV|count [21] & (!\top_module_2|CLK_DIV|count[20]~73 )) # (!\top_module_2|CLK_DIV|count [21] & ((\top_module_2|CLK_DIV|count[20]~73 ) # (GND)))
// \top_module_2|CLK_DIV|count[21]~75  = CARRY((!\top_module_2|CLK_DIV|count[20]~73 ) # (!\top_module_2|CLK_DIV|count [21]))

	.dataa(\top_module_2|CLK_DIV|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[20]~73 ),
	.combout(\top_module_2|CLK_DIV|count[21]~74_combout ),
	.cout(\top_module_2|CLK_DIV|count[21]~75 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[21]~74 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N11
dffeas \top_module_2|CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N12
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[22]~76 (
// Equation(s):
// \top_module_2|CLK_DIV|count[22]~76_combout  = (\top_module_2|CLK_DIV|count [22] & (\top_module_2|CLK_DIV|count[21]~75  $ (GND))) # (!\top_module_2|CLK_DIV|count [22] & (!\top_module_2|CLK_DIV|count[21]~75  & VCC))
// \top_module_2|CLK_DIV|count[22]~77  = CARRY((\top_module_2|CLK_DIV|count [22] & !\top_module_2|CLK_DIV|count[21]~75 ))

	.dataa(\top_module_2|CLK_DIV|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[21]~75 ),
	.combout(\top_module_2|CLK_DIV|count[22]~76_combout ),
	.cout(\top_module_2|CLK_DIV|count[22]~77 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[22]~76 .lut_mask = 16'hA50A;
defparam \top_module_2|CLK_DIV|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N13
dffeas \top_module_2|CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N14
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[23]~78 (
// Equation(s):
// \top_module_2|CLK_DIV|count[23]~78_combout  = (\top_module_2|CLK_DIV|count [23] & (!\top_module_2|CLK_DIV|count[22]~77 )) # (!\top_module_2|CLK_DIV|count [23] & ((\top_module_2|CLK_DIV|count[22]~77 ) # (GND)))
// \top_module_2|CLK_DIV|count[23]~79  = CARRY((!\top_module_2|CLK_DIV|count[22]~77 ) # (!\top_module_2|CLK_DIV|count [23]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[22]~77 ),
	.combout(\top_module_2|CLK_DIV|count[23]~78_combout ),
	.cout(\top_module_2|CLK_DIV|count[23]~79 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[23]~78 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N15
dffeas \top_module_2|CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N16
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[24]~80 (
// Equation(s):
// \top_module_2|CLK_DIV|count[24]~80_combout  = (\top_module_2|CLK_DIV|count [24] & (\top_module_2|CLK_DIV|count[23]~79  $ (GND))) # (!\top_module_2|CLK_DIV|count [24] & (!\top_module_2|CLK_DIV|count[23]~79  & VCC))
// \top_module_2|CLK_DIV|count[24]~81  = CARRY((\top_module_2|CLK_DIV|count [24] & !\top_module_2|CLK_DIV|count[23]~79 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[23]~79 ),
	.combout(\top_module_2|CLK_DIV|count[24]~80_combout ),
	.cout(\top_module_2|CLK_DIV|count[24]~81 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[24]~80 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N17
dffeas \top_module_2|CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N18
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[25]~82 (
// Equation(s):
// \top_module_2|CLK_DIV|count[25]~82_combout  = (\top_module_2|CLK_DIV|count [25] & (!\top_module_2|CLK_DIV|count[24]~81 )) # (!\top_module_2|CLK_DIV|count [25] & ((\top_module_2|CLK_DIV|count[24]~81 ) # (GND)))
// \top_module_2|CLK_DIV|count[25]~83  = CARRY((!\top_module_2|CLK_DIV|count[24]~81 ) # (!\top_module_2|CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[24]~81 ),
	.combout(\top_module_2|CLK_DIV|count[25]~82_combout ),
	.cout(\top_module_2|CLK_DIV|count[25]~83 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[25]~82 .lut_mask = 16'h3C3F;
defparam \top_module_2|CLK_DIV|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N19
dffeas \top_module_2|CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N20
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[26]~84 (
// Equation(s):
// \top_module_2|CLK_DIV|count[26]~84_combout  = (\top_module_2|CLK_DIV|count [26] & (\top_module_2|CLK_DIV|count[25]~83  $ (GND))) # (!\top_module_2|CLK_DIV|count [26] & (!\top_module_2|CLK_DIV|count[25]~83  & VCC))
// \top_module_2|CLK_DIV|count[26]~85  = CARRY((\top_module_2|CLK_DIV|count [26] & !\top_module_2|CLK_DIV|count[25]~83 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[25]~83 ),
	.combout(\top_module_2|CLK_DIV|count[26]~84_combout ),
	.cout(\top_module_2|CLK_DIV|count[26]~85 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[26]~84 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N21
dffeas \top_module_2|CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N22
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[27]~86 (
// Equation(s):
// \top_module_2|CLK_DIV|count[27]~86_combout  = (\top_module_2|CLK_DIV|count [27] & (!\top_module_2|CLK_DIV|count[26]~85 )) # (!\top_module_2|CLK_DIV|count [27] & ((\top_module_2|CLK_DIV|count[26]~85 ) # (GND)))
// \top_module_2|CLK_DIV|count[27]~87  = CARRY((!\top_module_2|CLK_DIV|count[26]~85 ) # (!\top_module_2|CLK_DIV|count [27]))

	.dataa(\top_module_2|CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[26]~85 ),
	.combout(\top_module_2|CLK_DIV|count[27]~86_combout ),
	.cout(\top_module_2|CLK_DIV|count[27]~87 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[27]~86 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N23
dffeas \top_module_2|CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N24
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[28]~88 (
// Equation(s):
// \top_module_2|CLK_DIV|count[28]~88_combout  = (\top_module_2|CLK_DIV|count [28] & (\top_module_2|CLK_DIV|count[27]~87  $ (GND))) # (!\top_module_2|CLK_DIV|count [28] & (!\top_module_2|CLK_DIV|count[27]~87  & VCC))
// \top_module_2|CLK_DIV|count[28]~89  = CARRY((\top_module_2|CLK_DIV|count [28] & !\top_module_2|CLK_DIV|count[27]~87 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[27]~87 ),
	.combout(\top_module_2|CLK_DIV|count[28]~88_combout ),
	.cout(\top_module_2|CLK_DIV|count[28]~89 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[28]~88 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N25
dffeas \top_module_2|CLK_DIV|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[28] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N26
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[29]~90 (
// Equation(s):
// \top_module_2|CLK_DIV|count[29]~90_combout  = (\top_module_2|CLK_DIV|count [29] & (!\top_module_2|CLK_DIV|count[28]~89 )) # (!\top_module_2|CLK_DIV|count [29] & ((\top_module_2|CLK_DIV|count[28]~89 ) # (GND)))
// \top_module_2|CLK_DIV|count[29]~91  = CARRY((!\top_module_2|CLK_DIV|count[28]~89 ) # (!\top_module_2|CLK_DIV|count [29]))

	.dataa(\top_module_2|CLK_DIV|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[28]~89 ),
	.combout(\top_module_2|CLK_DIV|count[29]~90_combout ),
	.cout(\top_module_2|CLK_DIV|count[29]~91 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[29]~90 .lut_mask = 16'h5A5F;
defparam \top_module_2|CLK_DIV|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N27
dffeas \top_module_2|CLK_DIV|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[29] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N28
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[30]~92 (
// Equation(s):
// \top_module_2|CLK_DIV|count[30]~92_combout  = (\top_module_2|CLK_DIV|count [30] & (\top_module_2|CLK_DIV|count[29]~91  $ (GND))) # (!\top_module_2|CLK_DIV|count [30] & (!\top_module_2|CLK_DIV|count[29]~91  & VCC))
// \top_module_2|CLK_DIV|count[30]~93  = CARRY((\top_module_2|CLK_DIV|count [30] & !\top_module_2|CLK_DIV|count[29]~91 ))

	.dataa(gnd),
	.datab(\top_module_2|CLK_DIV|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_2|CLK_DIV|count[29]~91 ),
	.combout(\top_module_2|CLK_DIV|count[30]~92_combout ),
	.cout(\top_module_2|CLK_DIV|count[30]~93 ));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[30]~92 .lut_mask = 16'hC30C;
defparam \top_module_2|CLK_DIV|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N29
dffeas \top_module_2|CLK_DIV|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[30] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N30
cycloneive_lcell_comb \top_module_2|CLK_DIV|count[31]~94 (
// Equation(s):
// \top_module_2|CLK_DIV|count[31]~94_combout  = \top_module_2|CLK_DIV|count [31] $ (\top_module_2|CLK_DIV|count[30]~93 )

	.dataa(\top_module_2|CLK_DIV|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\top_module_2|CLK_DIV|count[30]~93 ),
	.combout(\top_module_2|CLK_DIV|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[31]~94 .lut_mask = 16'h5A5A;
defparam \top_module_2|CLK_DIV|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y13_N31
dffeas \top_module_2|CLK_DIV|count[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|count[31] .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N2
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~6 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~6_combout  = ((!\top_module_2|CLK_DIV|count [6] & (!\top_module_2|CLK_DIV|count [7] & !\top_module_2|CLK_DIV|count [5]))) # (!\top_module_2|CLK_DIV|count [8])

	.dataa(\top_module_2|CLK_DIV|count [6]),
	.datab(\top_module_2|CLK_DIV|count [7]),
	.datac(\top_module_2|CLK_DIV|count [8]),
	.datad(\top_module_2|CLK_DIV|count [5]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~6 .lut_mask = 16'h0F1F;
defparam \top_module_2|CLK_DIV|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N8
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~7 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~7_combout  = (!\top_module_2|CLK_DIV|count [10] & (!\top_module_2|CLK_DIV|count [11] & (!\top_module_2|CLK_DIV|count [9] & !\top_module_2|CLK_DIV|count [12])))

	.dataa(\top_module_2|CLK_DIV|count [10]),
	.datab(\top_module_2|CLK_DIV|count [11]),
	.datac(\top_module_2|CLK_DIV|count [9]),
	.datad(\top_module_2|CLK_DIV|count [12]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~7 .lut_mask = 16'h0001;
defparam \top_module_2|CLK_DIV|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N0
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~5 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~5_combout  = (((!\top_module_2|CLK_DIV|count [13] & !\top_module_2|CLK_DIV|count [14])) # (!\top_module_2|CLK_DIV|count [16])) # (!\top_module_2|CLK_DIV|count [15])

	.dataa(\top_module_2|CLK_DIV|count [13]),
	.datab(\top_module_2|CLK_DIV|count [15]),
	.datac(\top_module_2|CLK_DIV|count [14]),
	.datad(\top_module_2|CLK_DIV|count [16]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~5 .lut_mask = 16'h37FF;
defparam \top_module_2|CLK_DIV|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N26
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~8 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~8_combout  = (\top_module_2|CLK_DIV|LessThan0~5_combout ) # ((!\top_module_2|CLK_DIV|count [14] & (\top_module_2|CLK_DIV|LessThan0~6_combout  & \top_module_2|CLK_DIV|LessThan0~7_combout )))

	.dataa(\top_module_2|CLK_DIV|count [14]),
	.datab(\top_module_2|CLK_DIV|LessThan0~6_combout ),
	.datac(\top_module_2|CLK_DIV|LessThan0~7_combout ),
	.datad(\top_module_2|CLK_DIV|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~8 .lut_mask = 16'hFF40;
defparam \top_module_2|CLK_DIV|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N12
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~1 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~1_combout  = (!\top_module_2|CLK_DIV|count [23] & (!\top_module_2|CLK_DIV|count [25] & (!\top_module_2|CLK_DIV|count [24] & !\top_module_2|CLK_DIV|count [26])))

	.dataa(\top_module_2|CLK_DIV|count [23]),
	.datab(\top_module_2|CLK_DIV|count [25]),
	.datac(\top_module_2|CLK_DIV|count [24]),
	.datad(\top_module_2|CLK_DIV|count [26]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~1 .lut_mask = 16'h0001;
defparam \top_module_2|CLK_DIV|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N14
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~0 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~0_combout  = (!\top_module_2|CLK_DIV|count [22] & (!\top_module_2|CLK_DIV|count [19] & (!\top_module_2|CLK_DIV|count [21] & !\top_module_2|CLK_DIV|count [20])))

	.dataa(\top_module_2|CLK_DIV|count [22]),
	.datab(\top_module_2|CLK_DIV|count [19]),
	.datac(\top_module_2|CLK_DIV|count [21]),
	.datad(\top_module_2|CLK_DIV|count [20]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~0 .lut_mask = 16'h0001;
defparam \top_module_2|CLK_DIV|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N18
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~2 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~2_combout  = (!\top_module_2|CLK_DIV|count [28] & (!\top_module_2|CLK_DIV|count [29] & (!\top_module_2|CLK_DIV|count [30] & !\top_module_2|CLK_DIV|count [27])))

	.dataa(\top_module_2|CLK_DIV|count [28]),
	.datab(\top_module_2|CLK_DIV|count [29]),
	.datac(\top_module_2|CLK_DIV|count [30]),
	.datad(\top_module_2|CLK_DIV|count [27]),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~2 .lut_mask = 16'h0001;
defparam \top_module_2|CLK_DIV|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N20
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~3 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~3_combout  = (\top_module_2|CLK_DIV|LessThan0~1_combout  & (\top_module_2|CLK_DIV|LessThan0~0_combout  & \top_module_2|CLK_DIV|LessThan0~2_combout ))

	.dataa(\top_module_2|CLK_DIV|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\top_module_2|CLK_DIV|LessThan0~0_combout ),
	.datad(\top_module_2|CLK_DIV|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~3 .lut_mask = 16'hA000;
defparam \top_module_2|CLK_DIV|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N16
cycloneive_lcell_comb \top_module_2|CLK_DIV|LessThan0~9 (
// Equation(s):
// \top_module_2|CLK_DIV|LessThan0~9_combout  = (!\top_module_2|CLK_DIV|count [31] & (((!\top_module_2|CLK_DIV|LessThan0~4_combout  & !\top_module_2|CLK_DIV|LessThan0~8_combout )) # (!\top_module_2|CLK_DIV|LessThan0~3_combout )))

	.dataa(\top_module_2|CLK_DIV|LessThan0~4_combout ),
	.datab(\top_module_2|CLK_DIV|count [31]),
	.datac(\top_module_2|CLK_DIV|LessThan0~8_combout ),
	.datad(\top_module_2|CLK_DIV|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|LessThan0~9 .lut_mask = 16'h0133;
defparam \top_module_2|CLK_DIV|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N24
cycloneive_lcell_comb \top_module_2|CLK_DIV|clk~0 (
// Equation(s):
// \top_module_2|CLK_DIV|clk~0_combout  = \top_module_2|CLK_DIV|clk~q  $ (\top_module_2|CLK_DIV|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top_module_2|CLK_DIV|clk~q ),
	.datad(\top_module_2|CLK_DIV|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\top_module_2|CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_2|CLK_DIV|clk~0 .lut_mask = 16'h0FF0;
defparam \top_module_2|CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N25
dffeas \top_module_2|CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_2|CLK_DIV|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enable2~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_2|CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_2|CLK_DIV|clk .is_wysiwyg = "true";
defparam \top_module_2|CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[0]~32 (
// Equation(s):
// \top_module_3|CLK_DIV|count[0]~32_combout  = \top_module_3|CLK_DIV|count [0] $ (VCC)
// \top_module_3|CLK_DIV|count[0]~33  = CARRY(\top_module_3|CLK_DIV|count [0])

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|count[0]~32_combout ),
	.cout(\top_module_3|CLK_DIV|count[0]~33 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[0]~32 .lut_mask = 16'h33CC;
defparam \top_module_3|CLK_DIV|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \enable3~input (
	.i(enable3),
	.ibar(gnd),
	.o(\enable3~input_o ));
// synopsys translate_off
defparam \enable3~input .bus_hold = "false";
defparam \enable3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y23_N1
dffeas \top_module_3|CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[1]~34 (
// Equation(s):
// \top_module_3|CLK_DIV|count[1]~34_combout  = (\top_module_3|CLK_DIV|count [1] & (!\top_module_3|CLK_DIV|count[0]~33 )) # (!\top_module_3|CLK_DIV|count [1] & ((\top_module_3|CLK_DIV|count[0]~33 ) # (GND)))
// \top_module_3|CLK_DIV|count[1]~35  = CARRY((!\top_module_3|CLK_DIV|count[0]~33 ) # (!\top_module_3|CLK_DIV|count [1]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[0]~33 ),
	.combout(\top_module_3|CLK_DIV|count[1]~34_combout ),
	.cout(\top_module_3|CLK_DIV|count[1]~35 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[1]~34 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N3
dffeas \top_module_3|CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[2]~36 (
// Equation(s):
// \top_module_3|CLK_DIV|count[2]~36_combout  = (\top_module_3|CLK_DIV|count [2] & (\top_module_3|CLK_DIV|count[1]~35  $ (GND))) # (!\top_module_3|CLK_DIV|count [2] & (!\top_module_3|CLK_DIV|count[1]~35  & VCC))
// \top_module_3|CLK_DIV|count[2]~37  = CARRY((\top_module_3|CLK_DIV|count [2] & !\top_module_3|CLK_DIV|count[1]~35 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[1]~35 ),
	.combout(\top_module_3|CLK_DIV|count[2]~36_combout ),
	.cout(\top_module_3|CLK_DIV|count[2]~37 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[2]~36 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N5
dffeas \top_module_3|CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N6
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[3]~38 (
// Equation(s):
// \top_module_3|CLK_DIV|count[3]~38_combout  = (\top_module_3|CLK_DIV|count [3] & (!\top_module_3|CLK_DIV|count[2]~37 )) # (!\top_module_3|CLK_DIV|count [3] & ((\top_module_3|CLK_DIV|count[2]~37 ) # (GND)))
// \top_module_3|CLK_DIV|count[3]~39  = CARRY((!\top_module_3|CLK_DIV|count[2]~37 ) # (!\top_module_3|CLK_DIV|count [3]))

	.dataa(\top_module_3|CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[2]~37 ),
	.combout(\top_module_3|CLK_DIV|count[3]~38_combout ),
	.cout(\top_module_3|CLK_DIV|count[3]~39 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[3]~38 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N7
dffeas \top_module_3|CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N8
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[4]~40 (
// Equation(s):
// \top_module_3|CLK_DIV|count[4]~40_combout  = (\top_module_3|CLK_DIV|count [4] & (\top_module_3|CLK_DIV|count[3]~39  $ (GND))) # (!\top_module_3|CLK_DIV|count [4] & (!\top_module_3|CLK_DIV|count[3]~39  & VCC))
// \top_module_3|CLK_DIV|count[4]~41  = CARRY((\top_module_3|CLK_DIV|count [4] & !\top_module_3|CLK_DIV|count[3]~39 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[3]~39 ),
	.combout(\top_module_3|CLK_DIV|count[4]~40_combout ),
	.cout(\top_module_3|CLK_DIV|count[4]~41 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[4]~40 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N9
dffeas \top_module_3|CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N10
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[5]~42 (
// Equation(s):
// \top_module_3|CLK_DIV|count[5]~42_combout  = (\top_module_3|CLK_DIV|count [5] & (!\top_module_3|CLK_DIV|count[4]~41 )) # (!\top_module_3|CLK_DIV|count [5] & ((\top_module_3|CLK_DIV|count[4]~41 ) # (GND)))
// \top_module_3|CLK_DIV|count[5]~43  = CARRY((!\top_module_3|CLK_DIV|count[4]~41 ) # (!\top_module_3|CLK_DIV|count [5]))

	.dataa(\top_module_3|CLK_DIV|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[4]~41 ),
	.combout(\top_module_3|CLK_DIV|count[5]~42_combout ),
	.cout(\top_module_3|CLK_DIV|count[5]~43 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[5]~42 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N11
dffeas \top_module_3|CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N12
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[6]~44 (
// Equation(s):
// \top_module_3|CLK_DIV|count[6]~44_combout  = (\top_module_3|CLK_DIV|count [6] & (\top_module_3|CLK_DIV|count[5]~43  $ (GND))) # (!\top_module_3|CLK_DIV|count [6] & (!\top_module_3|CLK_DIV|count[5]~43  & VCC))
// \top_module_3|CLK_DIV|count[6]~45  = CARRY((\top_module_3|CLK_DIV|count [6] & !\top_module_3|CLK_DIV|count[5]~43 ))

	.dataa(\top_module_3|CLK_DIV|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[5]~43 ),
	.combout(\top_module_3|CLK_DIV|count[6]~44_combout ),
	.cout(\top_module_3|CLK_DIV|count[6]~45 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[6]~44 .lut_mask = 16'hA50A;
defparam \top_module_3|CLK_DIV|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N13
dffeas \top_module_3|CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N14
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[7]~46 (
// Equation(s):
// \top_module_3|CLK_DIV|count[7]~46_combout  = (\top_module_3|CLK_DIV|count [7] & (!\top_module_3|CLK_DIV|count[6]~45 )) # (!\top_module_3|CLK_DIV|count [7] & ((\top_module_3|CLK_DIV|count[6]~45 ) # (GND)))
// \top_module_3|CLK_DIV|count[7]~47  = CARRY((!\top_module_3|CLK_DIV|count[6]~45 ) # (!\top_module_3|CLK_DIV|count [7]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[6]~45 ),
	.combout(\top_module_3|CLK_DIV|count[7]~46_combout ),
	.cout(\top_module_3|CLK_DIV|count[7]~47 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[7]~46 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N15
dffeas \top_module_3|CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N16
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[8]~48 (
// Equation(s):
// \top_module_3|CLK_DIV|count[8]~48_combout  = (\top_module_3|CLK_DIV|count [8] & (\top_module_3|CLK_DIV|count[7]~47  $ (GND))) # (!\top_module_3|CLK_DIV|count [8] & (!\top_module_3|CLK_DIV|count[7]~47  & VCC))
// \top_module_3|CLK_DIV|count[8]~49  = CARRY((\top_module_3|CLK_DIV|count [8] & !\top_module_3|CLK_DIV|count[7]~47 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[7]~47 ),
	.combout(\top_module_3|CLK_DIV|count[8]~48_combout ),
	.cout(\top_module_3|CLK_DIV|count[8]~49 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[8]~48 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N17
dffeas \top_module_3|CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N18
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[9]~50 (
// Equation(s):
// \top_module_3|CLK_DIV|count[9]~50_combout  = (\top_module_3|CLK_DIV|count [9] & (!\top_module_3|CLK_DIV|count[8]~49 )) # (!\top_module_3|CLK_DIV|count [9] & ((\top_module_3|CLK_DIV|count[8]~49 ) # (GND)))
// \top_module_3|CLK_DIV|count[9]~51  = CARRY((!\top_module_3|CLK_DIV|count[8]~49 ) # (!\top_module_3|CLK_DIV|count [9]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[8]~49 ),
	.combout(\top_module_3|CLK_DIV|count[9]~50_combout ),
	.cout(\top_module_3|CLK_DIV|count[9]~51 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[9]~50 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N19
dffeas \top_module_3|CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[10]~52 (
// Equation(s):
// \top_module_3|CLK_DIV|count[10]~52_combout  = (\top_module_3|CLK_DIV|count [10] & (\top_module_3|CLK_DIV|count[9]~51  $ (GND))) # (!\top_module_3|CLK_DIV|count [10] & (!\top_module_3|CLK_DIV|count[9]~51  & VCC))
// \top_module_3|CLK_DIV|count[10]~53  = CARRY((\top_module_3|CLK_DIV|count [10] & !\top_module_3|CLK_DIV|count[9]~51 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[9]~51 ),
	.combout(\top_module_3|CLK_DIV|count[10]~52_combout ),
	.cout(\top_module_3|CLK_DIV|count[10]~53 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[10]~52 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N21
dffeas \top_module_3|CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N22
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[11]~54 (
// Equation(s):
// \top_module_3|CLK_DIV|count[11]~54_combout  = (\top_module_3|CLK_DIV|count [11] & (!\top_module_3|CLK_DIV|count[10]~53 )) # (!\top_module_3|CLK_DIV|count [11] & ((\top_module_3|CLK_DIV|count[10]~53 ) # (GND)))
// \top_module_3|CLK_DIV|count[11]~55  = CARRY((!\top_module_3|CLK_DIV|count[10]~53 ) # (!\top_module_3|CLK_DIV|count [11]))

	.dataa(\top_module_3|CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[10]~53 ),
	.combout(\top_module_3|CLK_DIV|count[11]~54_combout ),
	.cout(\top_module_3|CLK_DIV|count[11]~55 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[11]~54 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N23
dffeas \top_module_3|CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[12]~56 (
// Equation(s):
// \top_module_3|CLK_DIV|count[12]~56_combout  = (\top_module_3|CLK_DIV|count [12] & (\top_module_3|CLK_DIV|count[11]~55  $ (GND))) # (!\top_module_3|CLK_DIV|count [12] & (!\top_module_3|CLK_DIV|count[11]~55  & VCC))
// \top_module_3|CLK_DIV|count[12]~57  = CARRY((\top_module_3|CLK_DIV|count [12] & !\top_module_3|CLK_DIV|count[11]~55 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[11]~55 ),
	.combout(\top_module_3|CLK_DIV|count[12]~56_combout ),
	.cout(\top_module_3|CLK_DIV|count[12]~57 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[12]~56 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N25
dffeas \top_module_3|CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N26
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[13]~58 (
// Equation(s):
// \top_module_3|CLK_DIV|count[13]~58_combout  = (\top_module_3|CLK_DIV|count [13] & (!\top_module_3|CLK_DIV|count[12]~57 )) # (!\top_module_3|CLK_DIV|count [13] & ((\top_module_3|CLK_DIV|count[12]~57 ) # (GND)))
// \top_module_3|CLK_DIV|count[13]~59  = CARRY((!\top_module_3|CLK_DIV|count[12]~57 ) # (!\top_module_3|CLK_DIV|count [13]))

	.dataa(\top_module_3|CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[12]~57 ),
	.combout(\top_module_3|CLK_DIV|count[13]~58_combout ),
	.cout(\top_module_3|CLK_DIV|count[13]~59 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[13]~58 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \top_module_3|CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[14]~60 (
// Equation(s):
// \top_module_3|CLK_DIV|count[14]~60_combout  = (\top_module_3|CLK_DIV|count [14] & (\top_module_3|CLK_DIV|count[13]~59  $ (GND))) # (!\top_module_3|CLK_DIV|count [14] & (!\top_module_3|CLK_DIV|count[13]~59  & VCC))
// \top_module_3|CLK_DIV|count[14]~61  = CARRY((\top_module_3|CLK_DIV|count [14] & !\top_module_3|CLK_DIV|count[13]~59 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[13]~59 ),
	.combout(\top_module_3|CLK_DIV|count[14]~60_combout ),
	.cout(\top_module_3|CLK_DIV|count[14]~61 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[14]~60 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N29
dffeas \top_module_3|CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[15]~62 (
// Equation(s):
// \top_module_3|CLK_DIV|count[15]~62_combout  = (\top_module_3|CLK_DIV|count [15] & (!\top_module_3|CLK_DIV|count[14]~61 )) # (!\top_module_3|CLK_DIV|count [15] & ((\top_module_3|CLK_DIV|count[14]~61 ) # (GND)))
// \top_module_3|CLK_DIV|count[15]~63  = CARRY((!\top_module_3|CLK_DIV|count[14]~61 ) # (!\top_module_3|CLK_DIV|count [15]))

	.dataa(\top_module_3|CLK_DIV|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[14]~61 ),
	.combout(\top_module_3|CLK_DIV|count[15]~62_combout ),
	.cout(\top_module_3|CLK_DIV|count[15]~63 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[15]~62 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y23_N31
dffeas \top_module_3|CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N0
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[16]~64 (
// Equation(s):
// \top_module_3|CLK_DIV|count[16]~64_combout  = (\top_module_3|CLK_DIV|count [16] & (\top_module_3|CLK_DIV|count[15]~63  $ (GND))) # (!\top_module_3|CLK_DIV|count [16] & (!\top_module_3|CLK_DIV|count[15]~63  & VCC))
// \top_module_3|CLK_DIV|count[16]~65  = CARRY((\top_module_3|CLK_DIV|count [16] & !\top_module_3|CLK_DIV|count[15]~63 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[15]~63 ),
	.combout(\top_module_3|CLK_DIV|count[16]~64_combout ),
	.cout(\top_module_3|CLK_DIV|count[16]~65 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[16]~64 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N1
dffeas \top_module_3|CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N2
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[17]~66 (
// Equation(s):
// \top_module_3|CLK_DIV|count[17]~66_combout  = (\top_module_3|CLK_DIV|count [17] & (!\top_module_3|CLK_DIV|count[16]~65 )) # (!\top_module_3|CLK_DIV|count [17] & ((\top_module_3|CLK_DIV|count[16]~65 ) # (GND)))
// \top_module_3|CLK_DIV|count[17]~67  = CARRY((!\top_module_3|CLK_DIV|count[16]~65 ) # (!\top_module_3|CLK_DIV|count [17]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[16]~65 ),
	.combout(\top_module_3|CLK_DIV|count[17]~66_combout ),
	.cout(\top_module_3|CLK_DIV|count[17]~67 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[17]~66 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N3
dffeas \top_module_3|CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N4
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[18]~68 (
// Equation(s):
// \top_module_3|CLK_DIV|count[18]~68_combout  = (\top_module_3|CLK_DIV|count [18] & (\top_module_3|CLK_DIV|count[17]~67  $ (GND))) # (!\top_module_3|CLK_DIV|count [18] & (!\top_module_3|CLK_DIV|count[17]~67  & VCC))
// \top_module_3|CLK_DIV|count[18]~69  = CARRY((\top_module_3|CLK_DIV|count [18] & !\top_module_3|CLK_DIV|count[17]~67 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[17]~67 ),
	.combout(\top_module_3|CLK_DIV|count[18]~68_combout ),
	.cout(\top_module_3|CLK_DIV|count[18]~69 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[18]~68 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N5
dffeas \top_module_3|CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~4 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~4_combout  = (!\top_module_3|CLK_DIV|count [18]) # (!\top_module_3|CLK_DIV|count [17])

	.dataa(\top_module_3|CLK_DIV|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\top_module_3|CLK_DIV|count [18]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~4 .lut_mask = 16'h55FF;
defparam \top_module_3|CLK_DIV|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N6
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[19]~70 (
// Equation(s):
// \top_module_3|CLK_DIV|count[19]~70_combout  = (\top_module_3|CLK_DIV|count [19] & (!\top_module_3|CLK_DIV|count[18]~69 )) # (!\top_module_3|CLK_DIV|count [19] & ((\top_module_3|CLK_DIV|count[18]~69 ) # (GND)))
// \top_module_3|CLK_DIV|count[19]~71  = CARRY((!\top_module_3|CLK_DIV|count[18]~69 ) # (!\top_module_3|CLK_DIV|count [19]))

	.dataa(\top_module_3|CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[18]~69 ),
	.combout(\top_module_3|CLK_DIV|count[19]~70_combout ),
	.cout(\top_module_3|CLK_DIV|count[19]~71 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[19]~70 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N7
dffeas \top_module_3|CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N8
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[20]~72 (
// Equation(s):
// \top_module_3|CLK_DIV|count[20]~72_combout  = (\top_module_3|CLK_DIV|count [20] & (\top_module_3|CLK_DIV|count[19]~71  $ (GND))) # (!\top_module_3|CLK_DIV|count [20] & (!\top_module_3|CLK_DIV|count[19]~71  & VCC))
// \top_module_3|CLK_DIV|count[20]~73  = CARRY((\top_module_3|CLK_DIV|count [20] & !\top_module_3|CLK_DIV|count[19]~71 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[19]~71 ),
	.combout(\top_module_3|CLK_DIV|count[20]~72_combout ),
	.cout(\top_module_3|CLK_DIV|count[20]~73 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[20]~72 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N9
dffeas \top_module_3|CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N10
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[21]~74 (
// Equation(s):
// \top_module_3|CLK_DIV|count[21]~74_combout  = (\top_module_3|CLK_DIV|count [21] & (!\top_module_3|CLK_DIV|count[20]~73 )) # (!\top_module_3|CLK_DIV|count [21] & ((\top_module_3|CLK_DIV|count[20]~73 ) # (GND)))
// \top_module_3|CLK_DIV|count[21]~75  = CARRY((!\top_module_3|CLK_DIV|count[20]~73 ) # (!\top_module_3|CLK_DIV|count [21]))

	.dataa(\top_module_3|CLK_DIV|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[20]~73 ),
	.combout(\top_module_3|CLK_DIV|count[21]~74_combout ),
	.cout(\top_module_3|CLK_DIV|count[21]~75 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[21]~74 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N11
dffeas \top_module_3|CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N12
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[22]~76 (
// Equation(s):
// \top_module_3|CLK_DIV|count[22]~76_combout  = (\top_module_3|CLK_DIV|count [22] & (\top_module_3|CLK_DIV|count[21]~75  $ (GND))) # (!\top_module_3|CLK_DIV|count [22] & (!\top_module_3|CLK_DIV|count[21]~75  & VCC))
// \top_module_3|CLK_DIV|count[22]~77  = CARRY((\top_module_3|CLK_DIV|count [22] & !\top_module_3|CLK_DIV|count[21]~75 ))

	.dataa(\top_module_3|CLK_DIV|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[21]~75 ),
	.combout(\top_module_3|CLK_DIV|count[22]~76_combout ),
	.cout(\top_module_3|CLK_DIV|count[22]~77 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[22]~76 .lut_mask = 16'hA50A;
defparam \top_module_3|CLK_DIV|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N13
dffeas \top_module_3|CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N14
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[23]~78 (
// Equation(s):
// \top_module_3|CLK_DIV|count[23]~78_combout  = (\top_module_3|CLK_DIV|count [23] & (!\top_module_3|CLK_DIV|count[22]~77 )) # (!\top_module_3|CLK_DIV|count [23] & ((\top_module_3|CLK_DIV|count[22]~77 ) # (GND)))
// \top_module_3|CLK_DIV|count[23]~79  = CARRY((!\top_module_3|CLK_DIV|count[22]~77 ) # (!\top_module_3|CLK_DIV|count [23]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[22]~77 ),
	.combout(\top_module_3|CLK_DIV|count[23]~78_combout ),
	.cout(\top_module_3|CLK_DIV|count[23]~79 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[23]~78 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N15
dffeas \top_module_3|CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N16
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[24]~80 (
// Equation(s):
// \top_module_3|CLK_DIV|count[24]~80_combout  = (\top_module_3|CLK_DIV|count [24] & (\top_module_3|CLK_DIV|count[23]~79  $ (GND))) # (!\top_module_3|CLK_DIV|count [24] & (!\top_module_3|CLK_DIV|count[23]~79  & VCC))
// \top_module_3|CLK_DIV|count[24]~81  = CARRY((\top_module_3|CLK_DIV|count [24] & !\top_module_3|CLK_DIV|count[23]~79 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[23]~79 ),
	.combout(\top_module_3|CLK_DIV|count[24]~80_combout ),
	.cout(\top_module_3|CLK_DIV|count[24]~81 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[24]~80 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N17
dffeas \top_module_3|CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N18
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[25]~82 (
// Equation(s):
// \top_module_3|CLK_DIV|count[25]~82_combout  = (\top_module_3|CLK_DIV|count [25] & (!\top_module_3|CLK_DIV|count[24]~81 )) # (!\top_module_3|CLK_DIV|count [25] & ((\top_module_3|CLK_DIV|count[24]~81 ) # (GND)))
// \top_module_3|CLK_DIV|count[25]~83  = CARRY((!\top_module_3|CLK_DIV|count[24]~81 ) # (!\top_module_3|CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[24]~81 ),
	.combout(\top_module_3|CLK_DIV|count[25]~82_combout ),
	.cout(\top_module_3|CLK_DIV|count[25]~83 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[25]~82 .lut_mask = 16'h3C3F;
defparam \top_module_3|CLK_DIV|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N19
dffeas \top_module_3|CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N20
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[26]~84 (
// Equation(s):
// \top_module_3|CLK_DIV|count[26]~84_combout  = (\top_module_3|CLK_DIV|count [26] & (\top_module_3|CLK_DIV|count[25]~83  $ (GND))) # (!\top_module_3|CLK_DIV|count [26] & (!\top_module_3|CLK_DIV|count[25]~83  & VCC))
// \top_module_3|CLK_DIV|count[26]~85  = CARRY((\top_module_3|CLK_DIV|count [26] & !\top_module_3|CLK_DIV|count[25]~83 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[25]~83 ),
	.combout(\top_module_3|CLK_DIV|count[26]~84_combout ),
	.cout(\top_module_3|CLK_DIV|count[26]~85 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[26]~84 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N21
dffeas \top_module_3|CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N22
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[27]~86 (
// Equation(s):
// \top_module_3|CLK_DIV|count[27]~86_combout  = (\top_module_3|CLK_DIV|count [27] & (!\top_module_3|CLK_DIV|count[26]~85 )) # (!\top_module_3|CLK_DIV|count [27] & ((\top_module_3|CLK_DIV|count[26]~85 ) # (GND)))
// \top_module_3|CLK_DIV|count[27]~87  = CARRY((!\top_module_3|CLK_DIV|count[26]~85 ) # (!\top_module_3|CLK_DIV|count [27]))

	.dataa(\top_module_3|CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[26]~85 ),
	.combout(\top_module_3|CLK_DIV|count[27]~86_combout ),
	.cout(\top_module_3|CLK_DIV|count[27]~87 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[27]~86 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N23
dffeas \top_module_3|CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N24
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[28]~88 (
// Equation(s):
// \top_module_3|CLK_DIV|count[28]~88_combout  = (\top_module_3|CLK_DIV|count [28] & (\top_module_3|CLK_DIV|count[27]~87  $ (GND))) # (!\top_module_3|CLK_DIV|count [28] & (!\top_module_3|CLK_DIV|count[27]~87  & VCC))
// \top_module_3|CLK_DIV|count[28]~89  = CARRY((\top_module_3|CLK_DIV|count [28] & !\top_module_3|CLK_DIV|count[27]~87 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[27]~87 ),
	.combout(\top_module_3|CLK_DIV|count[28]~88_combout ),
	.cout(\top_module_3|CLK_DIV|count[28]~89 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[28]~88 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N25
dffeas \top_module_3|CLK_DIV|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[28] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N26
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[29]~90 (
// Equation(s):
// \top_module_3|CLK_DIV|count[29]~90_combout  = (\top_module_3|CLK_DIV|count [29] & (!\top_module_3|CLK_DIV|count[28]~89 )) # (!\top_module_3|CLK_DIV|count [29] & ((\top_module_3|CLK_DIV|count[28]~89 ) # (GND)))
// \top_module_3|CLK_DIV|count[29]~91  = CARRY((!\top_module_3|CLK_DIV|count[28]~89 ) # (!\top_module_3|CLK_DIV|count [29]))

	.dataa(\top_module_3|CLK_DIV|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[28]~89 ),
	.combout(\top_module_3|CLK_DIV|count[29]~90_combout ),
	.cout(\top_module_3|CLK_DIV|count[29]~91 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[29]~90 .lut_mask = 16'h5A5F;
defparam \top_module_3|CLK_DIV|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N27
dffeas \top_module_3|CLK_DIV|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[29] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N28
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[30]~92 (
// Equation(s):
// \top_module_3|CLK_DIV|count[30]~92_combout  = (\top_module_3|CLK_DIV|count [30] & (\top_module_3|CLK_DIV|count[29]~91  $ (GND))) # (!\top_module_3|CLK_DIV|count [30] & (!\top_module_3|CLK_DIV|count[29]~91  & VCC))
// \top_module_3|CLK_DIV|count[30]~93  = CARRY((\top_module_3|CLK_DIV|count [30] & !\top_module_3|CLK_DIV|count[29]~91 ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top_module_3|CLK_DIV|count[29]~91 ),
	.combout(\top_module_3|CLK_DIV|count[30]~92_combout ),
	.cout(\top_module_3|CLK_DIV|count[30]~93 ));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[30]~92 .lut_mask = 16'hC30C;
defparam \top_module_3|CLK_DIV|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N29
dffeas \top_module_3|CLK_DIV|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[30] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N30
cycloneive_lcell_comb \top_module_3|CLK_DIV|count[31]~94 (
// Equation(s):
// \top_module_3|CLK_DIV|count[31]~94_combout  = \top_module_3|CLK_DIV|count [31] $ (\top_module_3|CLK_DIV|count[30]~93 )

	.dataa(\top_module_3|CLK_DIV|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\top_module_3|CLK_DIV|count[30]~93 ),
	.combout(\top_module_3|CLK_DIV|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[31]~94 .lut_mask = 16'h5A5A;
defparam \top_module_3|CLK_DIV|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y22_N31
dffeas \top_module_3|CLK_DIV|count[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|count[31] .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~6 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~6_combout  = ((!\top_module_3|CLK_DIV|count [6] & (!\top_module_3|CLK_DIV|count [7] & !\top_module_3|CLK_DIV|count [5]))) # (!\top_module_3|CLK_DIV|count [8])

	.dataa(\top_module_3|CLK_DIV|count [8]),
	.datab(\top_module_3|CLK_DIV|count [6]),
	.datac(\top_module_3|CLK_DIV|count [7]),
	.datad(\top_module_3|CLK_DIV|count [5]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~6 .lut_mask = 16'h5557;
defparam \top_module_3|CLK_DIV|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~7 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~7_combout  = (!\top_module_3|CLK_DIV|count [10] & (!\top_module_3|CLK_DIV|count [12] & (!\top_module_3|CLK_DIV|count [9] & !\top_module_3|CLK_DIV|count [11])))

	.dataa(\top_module_3|CLK_DIV|count [10]),
	.datab(\top_module_3|CLK_DIV|count [12]),
	.datac(\top_module_3|CLK_DIV|count [9]),
	.datad(\top_module_3|CLK_DIV|count [11]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~7 .lut_mask = 16'h0001;
defparam \top_module_3|CLK_DIV|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~5 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~5_combout  = (((!\top_module_3|CLK_DIV|count [13] & !\top_module_3|CLK_DIV|count [14])) # (!\top_module_3|CLK_DIV|count [15])) # (!\top_module_3|CLK_DIV|count [16])

	.dataa(\top_module_3|CLK_DIV|count [13]),
	.datab(\top_module_3|CLK_DIV|count [14]),
	.datac(\top_module_3|CLK_DIV|count [16]),
	.datad(\top_module_3|CLK_DIV|count [15]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~5 .lut_mask = 16'h1FFF;
defparam \top_module_3|CLK_DIV|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~8 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~8_combout  = (\top_module_3|CLK_DIV|LessThan0~5_combout ) # ((\top_module_3|CLK_DIV|LessThan0~6_combout  & (!\top_module_3|CLK_DIV|count [14] & \top_module_3|CLK_DIV|LessThan0~7_combout )))

	.dataa(\top_module_3|CLK_DIV|LessThan0~6_combout ),
	.datab(\top_module_3|CLK_DIV|count [14]),
	.datac(\top_module_3|CLK_DIV|LessThan0~7_combout ),
	.datad(\top_module_3|CLK_DIV|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~8 .lut_mask = 16'hFF20;
defparam \top_module_3|CLK_DIV|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~1 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~1_combout  = (!\top_module_3|CLK_DIV|count [24] & (!\top_module_3|CLK_DIV|count [23] & (!\top_module_3|CLK_DIV|count [25] & !\top_module_3|CLK_DIV|count [26])))

	.dataa(\top_module_3|CLK_DIV|count [24]),
	.datab(\top_module_3|CLK_DIV|count [23]),
	.datac(\top_module_3|CLK_DIV|count [25]),
	.datad(\top_module_3|CLK_DIV|count [26]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~1 .lut_mask = 16'h0001;
defparam \top_module_3|CLK_DIV|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~0 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~0_combout  = (!\top_module_3|CLK_DIV|count [20] & (!\top_module_3|CLK_DIV|count [22] & (!\top_module_3|CLK_DIV|count [21] & !\top_module_3|CLK_DIV|count [19])))

	.dataa(\top_module_3|CLK_DIV|count [20]),
	.datab(\top_module_3|CLK_DIV|count [22]),
	.datac(\top_module_3|CLK_DIV|count [21]),
	.datad(\top_module_3|CLK_DIV|count [19]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~0 .lut_mask = 16'h0001;
defparam \top_module_3|CLK_DIV|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~2 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~2_combout  = (!\top_module_3|CLK_DIV|count [29] & (!\top_module_3|CLK_DIV|count [28] & (!\top_module_3|CLK_DIV|count [27] & !\top_module_3|CLK_DIV|count [30])))

	.dataa(\top_module_3|CLK_DIV|count [29]),
	.datab(\top_module_3|CLK_DIV|count [28]),
	.datac(\top_module_3|CLK_DIV|count [27]),
	.datad(\top_module_3|CLK_DIV|count [30]),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~2 .lut_mask = 16'h0001;
defparam \top_module_3|CLK_DIV|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~3 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~3_combout  = (\top_module_3|CLK_DIV|LessThan0~1_combout  & (\top_module_3|CLK_DIV|LessThan0~0_combout  & \top_module_3|CLK_DIV|LessThan0~2_combout ))

	.dataa(gnd),
	.datab(\top_module_3|CLK_DIV|LessThan0~1_combout ),
	.datac(\top_module_3|CLK_DIV|LessThan0~0_combout ),
	.datad(\top_module_3|CLK_DIV|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~3 .lut_mask = 16'hC000;
defparam \top_module_3|CLK_DIV|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneive_lcell_comb \top_module_3|CLK_DIV|LessThan0~9 (
// Equation(s):
// \top_module_3|CLK_DIV|LessThan0~9_combout  = (!\top_module_3|CLK_DIV|count [31] & (((!\top_module_3|CLK_DIV|LessThan0~4_combout  & !\top_module_3|CLK_DIV|LessThan0~8_combout )) # (!\top_module_3|CLK_DIV|LessThan0~3_combout )))

	.dataa(\top_module_3|CLK_DIV|LessThan0~4_combout ),
	.datab(\top_module_3|CLK_DIV|count [31]),
	.datac(\top_module_3|CLK_DIV|LessThan0~8_combout ),
	.datad(\top_module_3|CLK_DIV|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|LessThan0~9 .lut_mask = 16'h0133;
defparam \top_module_3|CLK_DIV|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneive_lcell_comb \top_module_3|CLK_DIV|clk~0 (
// Equation(s):
// \top_module_3|CLK_DIV|clk~0_combout  = \top_module_3|CLK_DIV|clk~q  $ (\top_module_3|CLK_DIV|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top_module_3|CLK_DIV|clk~q ),
	.datad(\top_module_3|CLK_DIV|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\top_module_3|CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \top_module_3|CLK_DIV|clk~0 .lut_mask = 16'h0FF0;
defparam \top_module_3|CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \top_module_3|CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\top_module_3|CLK_DIV|clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enable3~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top_module_3|CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top_module_3|CLK_DIV|clk .is_wysiwyg = "true";
defparam \top_module_3|CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \rst_sel3~input (
	.i(rst_sel3),
	.ibar(gnd),
	.o(\rst_sel3~input_o ));
// synopsys translate_off
defparam \rst_sel3~input .bus_hold = "false";
defparam \rst_sel3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \mode_switch3~input (
	.i(mode_switch3),
	.ibar(gnd),
	.o(\mode_switch3~input_o ));
// synopsys translate_off
defparam \mode_switch3~input .bus_hold = "false";
defparam \mode_switch3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \button_raw3~input (
	.i(button_raw3),
	.ibar(gnd),
	.o(\button_raw3~input_o ));
// synopsys translate_off
defparam \button_raw3~input .bus_hold = "false";
defparam \button_raw3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \rst_sel2~input (
	.i(rst_sel2),
	.ibar(gnd),
	.o(\rst_sel2~input_o ));
// synopsys translate_off
defparam \rst_sel2~input .bus_hold = "false";
defparam \rst_sel2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \mode_switch2~input (
	.i(mode_switch2),
	.ibar(gnd),
	.o(\mode_switch2~input_o ));
// synopsys translate_off
defparam \mode_switch2~input .bus_hold = "false";
defparam \mode_switch2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \button_raw2~input (
	.i(button_raw2),
	.ibar(gnd),
	.o(\button_raw2~input_o ));
// synopsys translate_off
defparam \button_raw2~input .bus_hold = "false";
defparam \button_raw2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \rst_sel1~input (
	.i(rst_sel1),
	.ibar(gnd),
	.o(\rst_sel1~input_o ));
// synopsys translate_off
defparam \rst_sel1~input .bus_hold = "false";
defparam \rst_sel1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \mode_switch1~input (
	.i(mode_switch1),
	.ibar(gnd),
	.o(\mode_switch1~input_o ));
// synopsys translate_off
defparam \mode_switch1~input .bus_hold = "false";
defparam \mode_switch1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \button_raw1~input (
	.i(button_raw1),
	.ibar(gnd),
	.o(\button_raw1~input_o ));
// synopsys translate_off
defparam \button_raw1~input .bus_hold = "false";
defparam \button_raw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \switch_array[7]~input (
	.i(switch_array[7]),
	.ibar(gnd),
	.o(\switch_array[7]~input_o ));
// synopsys translate_off
defparam \switch_array[7]~input .bus_hold = "false";
defparam \switch_array[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \switch_array[6]~input (
	.i(switch_array[6]),
	.ibar(gnd),
	.o(\switch_array[6]~input_o ));
// synopsys translate_off
defparam \switch_array[6]~input .bus_hold = "false";
defparam \switch_array[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \switch_array[5]~input (
	.i(switch_array[5]),
	.ibar(gnd),
	.o(\switch_array[5]~input_o ));
// synopsys translate_off
defparam \switch_array[5]~input .bus_hold = "false";
defparam \switch_array[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \switch_array[4]~input (
	.i(switch_array[4]),
	.ibar(gnd),
	.o(\switch_array[4]~input_o ));
// synopsys translate_off
defparam \switch_array[4]~input .bus_hold = "false";
defparam \switch_array[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \switch_array[3]~input (
	.i(switch_array[3]),
	.ibar(gnd),
	.o(\switch_array[3]~input_o ));
// synopsys translate_off
defparam \switch_array[3]~input .bus_hold = "false";
defparam \switch_array[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \switch_array[2]~input (
	.i(switch_array[2]),
	.ibar(gnd),
	.o(\switch_array[2]~input_o ));
// synopsys translate_off
defparam \switch_array[2]~input .bus_hold = "false";
defparam \switch_array[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \switch_array[1]~input (
	.i(switch_array[1]),
	.ibar(gnd),
	.o(\switch_array[1]~input_o ));
// synopsys translate_off
defparam \switch_array[1]~input .bus_hold = "false";
defparam \switch_array[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \switch_array[0]~input (
	.i(switch_array[0]),
	.ibar(gnd),
	.o(\switch_array[0]~input_o ));
// synopsys translate_off
defparam \switch_array[0]~input .bus_hold = "false";
defparam \switch_array[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign scaled_clk1 = \scaled_clk1~output_o ;

assign scaled_clk2 = \scaled_clk2~output_o ;

assign scaled_clk3 = \scaled_clk3~output_o ;

assign display1_pin[0] = \display1_pin[0]~output_o ;

assign display1_pin[1] = \display1_pin[1]~output_o ;

assign display1_pin[2] = \display1_pin[2]~output_o ;

assign display1_pin[3] = \display1_pin[3]~output_o ;

assign display1_pin[4] = \display1_pin[4]~output_o ;

assign display1_pin[5] = \display1_pin[5]~output_o ;

assign display1_pin[6] = \display1_pin[6]~output_o ;

assign display2_pin[0] = \display2_pin[0]~output_o ;

assign display2_pin[1] = \display2_pin[1]~output_o ;

assign display2_pin[2] = \display2_pin[2]~output_o ;

assign display2_pin[3] = \display2_pin[3]~output_o ;

assign display2_pin[4] = \display2_pin[4]~output_o ;

assign display2_pin[5] = \display2_pin[5]~output_o ;

assign display2_pin[6] = \display2_pin[6]~output_o ;

assign display3_pin[0] = \display3_pin[0]~output_o ;

assign display3_pin[1] = \display3_pin[1]~output_o ;

assign display3_pin[2] = \display3_pin[2]~output_o ;

assign display3_pin[3] = \display3_pin[3]~output_o ;

assign display3_pin[4] = \display3_pin[4]~output_o ;

assign display3_pin[5] = \display3_pin[5]~output_o ;

assign display3_pin[6] = \display3_pin[6]~output_o ;

assign display4_pin[0] = \display4_pin[0]~output_o ;

assign display4_pin[1] = \display4_pin[1]~output_o ;

assign display4_pin[2] = \display4_pin[2]~output_o ;

assign display4_pin[3] = \display4_pin[3]~output_o ;

assign display4_pin[4] = \display4_pin[4]~output_o ;

assign display4_pin[5] = \display4_pin[5]~output_o ;

assign display4_pin[6] = \display4_pin[6]~output_o ;

assign display5_pin[0] = \display5_pin[0]~output_o ;

assign display5_pin[1] = \display5_pin[1]~output_o ;

assign display5_pin[2] = \display5_pin[2]~output_o ;

assign display5_pin[3] = \display5_pin[3]~output_o ;

assign display5_pin[4] = \display5_pin[4]~output_o ;

assign display5_pin[5] = \display5_pin[5]~output_o ;

assign display5_pin[6] = \display5_pin[6]~output_o ;

assign display6_pin[0] = \display6_pin[0]~output_o ;

assign display6_pin[1] = \display6_pin[1]~output_o ;

assign display6_pin[2] = \display6_pin[2]~output_o ;

assign display6_pin[3] = \display6_pin[3]~output_o ;

assign display6_pin[4] = \display6_pin[4]~output_o ;

assign display6_pin[5] = \display6_pin[5]~output_o ;

assign display6_pin[6] = \display6_pin[6]~output_o ;

assign display7_pin[0] = \display7_pin[0]~output_o ;

assign display7_pin[1] = \display7_pin[1]~output_o ;

assign display7_pin[2] = \display7_pin[2]~output_o ;

assign display7_pin[3] = \display7_pin[3]~output_o ;

assign display7_pin[4] = \display7_pin[4]~output_o ;

assign display7_pin[5] = \display7_pin[5]~output_o ;

assign display7_pin[6] = \display7_pin[6]~output_o ;

assign display8_pin[0] = \display8_pin[0]~output_o ;

assign display8_pin[1] = \display8_pin[1]~output_o ;

assign display8_pin[2] = \display8_pin[2]~output_o ;

assign display8_pin[3] = \display8_pin[3]~output_o ;

assign display8_pin[4] = \display8_pin[4]~output_o ;

assign display8_pin[5] = \display8_pin[5]~output_o ;

assign display8_pin[6] = \display8_pin[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
