###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad49.sjsuad.sjsu.edu)
#  Generated on:      Thu Oct 27 05:19:10 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tagcmem_reg[102][2] /CLK 
Endpoint:   \tagcmem_reg[102][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.318
- Setup                         0.340
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.128
- Arrival Time                 12.264
= Slack Time                   -7.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -7.136 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.991 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.321 | 
     | U9085                | C ^ -> Y v | OAI22X1  | 0.936 | 1.807 |  12.264 |    5.128 | 
     | \tagcmem_reg[102][2] | D v        | DFFPOSX1 | 0.936 | 0.000 |  12.264 |    5.128 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    7.136 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.356 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.628 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.849 | 
     | clk__L4_I20          | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    8.193 | 
     | clk__L5_I210         | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.258 |   1.315 |    8.451 | 
     | \tagcmem_reg[102][2] | CLK ^      | DFFPOSX1 | 0.157 | 0.003 |   1.318 |    8.454 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tagcmem_reg[74][2] /CLK 
Endpoint:   \tagcmem_reg[74][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.336
- Setup                         0.340
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.145
- Arrival Time                 12.134
= Slack Time                   -6.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.988 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.843 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.469 | 
     | U9013               | C ^ -> Y v | OAI22X1  | 0.926 | 1.677 |  12.133 |    5.145 | 
     | \tagcmem_reg[74][2] | D v        | DFFPOSX1 | 0.926 | 0.000 |  12.134 |    5.145 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.988 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.209 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.475 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.706 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.059 |    8.047 | 
     | clk__L5_I443        | A ^ -> Y ^ | CLKBUF1  | 0.183 | 0.268 |   1.326 |    8.314 | 
     | \tagcmem_reg[74][2] | CLK ^      | DFFPOSX1 | 0.183 | 0.010 |   1.336 |    8.324 | 
     +----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tagcmem_reg[94][2] /CLK 
Endpoint:   \tagcmem_reg[94][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.312
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.132
- Arrival Time                 11.948
= Slack Time                   -6.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.816 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.671 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.641 | 
     | U17384              | B ^ -> Y v | OAI22X1  | 0.826 | 1.491 |  11.948 |    5.132 | 
     | \tagcmem_reg[94][2] | D v        | DFFPOSX1 | 0.826 | 0.000 |  11.948 |    5.132 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.816 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.036 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.308 | 
     | clk__L3_I3          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.216 |   0.708 |    7.524 | 
     | clk__L4_I15         | A ^ -> Y ^ | CLKBUF1  | 0.308 | 0.339 |   1.048 |    7.863 | 
     | clk__L5_I162        | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.254 |   1.302 |    8.118 | 
     | \tagcmem_reg[94][2] | CLK ^      | DFFPOSX1 | 0.174 | 0.010 |   1.312 |    8.128 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tagcmem_reg[104][2] /CLK 
Endpoint:   \tagcmem_reg[104][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.312
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.131
- Arrival Time                 11.947
= Slack Time                   -6.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.816 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.671 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.641 | 
     | U17463               | B ^ -> Y v | OAI22X1  | 0.842 | 1.490 |  11.946 |    5.131 | 
     | \tagcmem_reg[104][2] | D v        | DFFPOSX1 | 0.842 | 0.000 |  11.947 |    5.131 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.816 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.036 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.308 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.529 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.871 | 
     | clk__L5_I202         | A ^ -> Y ^ | CLKBUF1  | 0.176 | 0.252 |   1.308 |    8.123 | 
     | \tagcmem_reg[104][2] | CLK ^      | DFFPOSX1 | 0.179 | 0.005 |   1.312 |    8.128 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tagcmem_reg[110][2] /CLK 
Endpoint:   \tagcmem_reg[110][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.324
- Setup                         0.333
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.141
- Arrival Time                 11.956
= Slack Time                   -6.815
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.815 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.670 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.642 | 
     | U17374               | B ^ -> Y v | OAI22X1  | 0.861 | 1.499 |  11.956 |    5.141 | 
     | \tagcmem_reg[110][2] | D v        | DFFPOSX1 | 0.861 | 0.000 |  11.956 |    5.141 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.815 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.036 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.308 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.528 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.870 | 
     | clk__L5_I198         | A ^ -> Y ^ | CLKBUF1  | 0.175 | 0.259 |   1.315 |    8.130 | 
     | \tagcmem_reg[110][2] | CLK ^      | DFFPOSX1 | 0.178 | 0.010 |   1.324 |    8.140 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tagcmem_reg[6][2] /CLK 
Endpoint:   \tagcmem_reg[6][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.318
- Setup                         0.333
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.135
- Arrival Time                 11.949
= Slack Time                   -6.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | rst ^      |          | 0.000 |       |   0.000 |   -6.814 | 
     | U10211             | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.669 | 
     | U16990             | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.643 | 
     | U17345             | B ^ -> Y v | OAI22X1  | 0.870 | 1.492 |  11.948 |    5.134 | 
     | \tagcmem_reg[6][2] | D v        | DFFPOSX1 | 0.870 | 0.000 |  11.949 |    5.135 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | clk ^      |          | 0.000 |       |   0.000 |    6.814 | 
     | clk__L1_I0         | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.035 | 
     | clk__L2_I2         | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.306 | 
     | clk__L3_I4         | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.527 | 
     | clk__L4_I20        | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    7.871 | 
     | clk__L5_I208       | A ^ -> Y ^ | CLKBUF1  | 0.154 | 0.257 |   1.314 |    8.128 | 
     | \tagcmem_reg[6][2] | CLK ^      | DFFPOSX1 | 0.154 | 0.003 |   1.318 |    8.132 | 
     +---------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tagcmem_reg[14][2] /CLK 
Endpoint:   \tagcmem_reg[14][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.315
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.135
- Arrival Time                 11.948
= Slack Time                   -6.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.813 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.669 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.643 | 
     | U17361              | B ^ -> Y v | OAI22X1  | 0.834 | 1.491 |  11.948 |    5.135 | 
     | \tagcmem_reg[14][2] | D v        | DFFPOSX1 | 0.834 | 0.000 |  11.948 |    5.135 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.813 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.034 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.306 | 
     | clk__L3_I3          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.216 |   0.708 |    7.522 | 
     | clk__L4_I15         | A ^ -> Y ^ | CLKBUF1  | 0.308 | 0.339 |   1.048 |    7.861 | 
     | clk__L5_I164        | A ^ -> Y ^ | CLKBUF1  | 0.173 | 0.258 |   1.306 |    8.119 | 
     | \tagcmem_reg[14][2] | CLK ^      | DFFPOSX1 | 0.177 | 0.009 |   1.315 |    8.129 | 
     +----------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tagcmem_reg[126][2] /CLK 
Endpoint:   \tagcmem_reg[126][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.312
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.134
- Arrival Time                 11.947
= Slack Time                   -6.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.813 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.668 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.644 | 
     | U17391               | B ^ -> Y v | OAI22X1  | 0.822 | 1.490 |  11.947 |    5.134 | 
     | \tagcmem_reg[126][2] | D v        | DFFPOSX1 | 0.822 | 0.000 |  11.947 |    5.134 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.813 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.034 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.305 | 
     | clk__L3_I3           | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.216 |   0.708 |    7.521 | 
     | clk__L4_I15          | A ^ -> Y ^ | CLKBUF1  | 0.308 | 0.339 |   1.048 |    7.861 | 
     | clk__L5_I165         | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.261 |   1.309 |    8.122 | 
     | \tagcmem_reg[126][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.003 |   1.312 |    8.125 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tagcmem_reg[38][2] /CLK 
Endpoint:   \tagcmem_reg[38][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.135
- Arrival Time                 11.944
= Slack Time                   -6.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.809 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.664 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.648 | 
     | U17354              | B ^ -> Y v | OAI22X1  | 0.845 | 1.487 |  11.944 |    5.135 | 
     | \tagcmem_reg[38][2] | D v        | DFFPOSX1 | 0.845 | 0.000 |  11.944 |    5.135 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.809 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.030 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.301 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.522 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    7.866 | 
     | clk__L5_I211        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.256 |   1.313 |    8.122 | 
     | \tagcmem_reg[38][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.003 |   1.316 |    8.125 | 
     +----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tagcmem_reg[78][2] /CLK 
Endpoint:   \tagcmem_reg[78][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.137
- Arrival Time                 11.944
= Slack Time                   -6.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.807 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.662 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.650 | 
     | U17366              | B ^ -> Y v | OAI22X1  | 0.819 | 1.487 |  11.944 |    5.137 | 
     | \tagcmem_reg[78][2] | D v        | DFFPOSX1 | 0.819 | 0.000 |  11.944 |    5.137 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.807 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.027 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.299 | 
     | clk__L3_I3          | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.216 |   0.708 |    7.515 | 
     | clk__L4_I15         | A ^ -> Y ^ | CLKBUF1  | 0.308 | 0.339 |   1.048 |    7.855 | 
     | clk__L5_I164        | A ^ -> Y ^ | CLKBUF1  | 0.173 | 0.258 |   1.306 |    8.113 | 
     | \tagcmem_reg[78][2] | CLK ^      | DFFPOSX1 | 0.177 | 0.010 |   1.316 |    8.123 | 
     +----------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tagcmem_reg[44][2] /CLK 
Endpoint:   \tagcmem_reg[44][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.126
- Arrival Time                 11.932
= Slack Time                   -6.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.806 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.661 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.651 | 
     | U17537              | B ^ -> Y v | OAI22X1  | 0.830 | 1.476 |  11.932 |    5.126 | 
     | \tagcmem_reg[44][2] | D v        | DFFPOSX1 | 0.830 | 0.000 |  11.932 |    5.126 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.806 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.027 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.299 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.519 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    7.863 | 
     | clk__L5_I213        | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.243 |   1.300 |    8.106 | 
     | \tagcmem_reg[44][2] | CLK ^      | DFFPOSX1 | 0.140 | 0.004 |   1.304 |    8.111 | 
     +----------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tagcmem_reg[100][2] /CLK 
Endpoint:   \tagcmem_reg[100][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.137
- Arrival Time                 11.942
= Slack Time                   -6.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.805 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.660 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.652 | 
     | U17491               | B ^ -> Y v | OAI22X1  | 0.827 | 1.485 |  11.942 |    5.137 | 
     | \tagcmem_reg[100][2] | D v        | DFFPOSX1 | 0.827 | 0.000 |  11.942 |    5.137 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.805 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.025 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.297 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.518 | 
     | clk__L4_I19          | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.860 | 
     | clk__L5_I205         | A ^ -> Y ^ | CLKBUF1  | 0.163 | 0.253 |   1.309 |    8.114 | 
     | \tagcmem_reg[100][2] | CLK ^      | DFFPOSX1 | 0.163 | 0.007 |   1.316 |    8.121 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tagcmem_reg[30][2] /CLK 
Endpoint:   \tagcmem_reg[30][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.323
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.948
= Slack Time                   -6.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.804 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.659 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.653 | 
     | U17379              | B ^ -> Y v | OAI22X1  | 0.823 | 1.491 |  11.947 |    5.144 | 
     | \tagcmem_reg[30][2] | D v        | DFFPOSX1 | 0.823 | 0.000 |  11.948 |    5.144 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.804 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.024 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.296 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.517 | 
     | clk__L4_I19         | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.859 | 
     | clk__L5_I200        | A ^ -> Y ^ | CLKBUF1  | 0.173 | 0.255 |   1.310 |    8.114 | 
     | \tagcmem_reg[30][2] | CLK ^      | DFFPOSX1 | 0.178 | 0.013 |   1.323 |    8.127 | 
     +----------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tagcmem_reg[46][2] /CLK 
Endpoint:   \tagcmem_reg[46][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.143
- Arrival Time                 11.944
= Slack Time                   -6.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.802 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.657 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.655 | 
     | U17370              | B ^ -> Y v | OAI22X1  | 0.825 | 1.487 |  11.944 |    5.142 | 
     | \tagcmem_reg[46][2] | D v        | DFFPOSX1 | 0.825 | 0.000 |  11.944 |    5.143 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.802 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.022 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.294 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.515 | 
     | clk__L4_I19         | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.857 | 
     | clk__L5_I199        | A ^ -> Y ^ | CLKBUF1  | 0.178 | 0.259 |   1.314 |    8.115 | 
     | \tagcmem_reg[46][2] | CLK ^      | DFFPOSX1 | 0.182 | 0.009 |   1.322 |    8.124 | 
     +----------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tagcmem_reg[108][2] /CLK 
Endpoint:   \tagcmem_reg[108][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.319
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.140
- Arrival Time                 11.938
= Slack Time                   -6.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.798 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.653 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.659 | 
     | U17540               | B ^ -> Y v | OAI22X1  | 0.832 | 1.481 |  11.938 |    5.140 | 
     | \tagcmem_reg[108][2] | D v        | DFFPOSX1 | 0.832 | 0.000 |  11.938 |    5.140 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.798 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.019 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.290 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.511 | 
     | clk__L4_I20          | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    7.855 | 
     | clk__L5_I210         | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.258 |   1.315 |    8.113 | 
     | \tagcmem_reg[108][2] | CLK ^      | DFFPOSX1 | 0.157 | 0.004 |   1.319 |    8.117 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tagcmem_reg[96][2] /CLK 
Endpoint:   \tagcmem_reg[96][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.323
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.938
= Slack Time                   -6.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.795 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.650 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.662 | 
     | U17411              | B ^ -> Y v | OAI22X1  | 0.829 | 1.482 |  11.938 |    5.144 | 
     | \tagcmem_reg[96][2] | D v        | DFFPOSX1 | 0.829 | 0.000 |  11.938 |    5.144 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.795 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.015 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.287 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.508 | 
     | clk__L4_I19         | A ^ -> Y ^ | CLKBUF1  | 0.298 | 0.342 |   1.055 |    7.850 | 
     | clk__L5_I196        | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.263 |   1.318 |    8.113 | 
     | \tagcmem_reg[96][2] | CLK ^      | DFFPOSX1 | 0.157 | 0.005 |   1.323 |    8.117 | 
     +----------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tagcmem_reg[124][2] /CLK 
Endpoint:   \tagcmem_reg[124][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.325
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.938
= Slack Time                   -6.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.794 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.649 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.662 | 
     | U17548               | B ^ -> Y v | OAI22X1  | 0.842 | 1.482 |  11.938 |    5.144 | 
     | \tagcmem_reg[124][2] | D v        | DFFPOSX1 | 0.842 | 0.000 |  11.938 |    5.144 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.794 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.015 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.287 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.507 | 
     | clk__L4_I21          | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.849 | 
     | clk__L5_I222         | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.262 |   1.317 |    8.111 | 
     | \tagcmem_reg[124][2] | CLK ^      | DFFPOSX1 | 0.172 | 0.008 |   1.325 |    8.119 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tagcmem_reg[76][2] /CLK 
Endpoint:   \tagcmem_reg[76][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.141
- Arrival Time                 11.935
= Slack Time                   -6.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.794 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.649 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.663 | 
     | U17533              | B ^ -> Y v | OAI22X1  | 0.835 | 1.478 |  11.935 |    5.141 | 
     | \tagcmem_reg[76][2] | D v        | DFFPOSX1 | 0.835 | 0.000 |  11.935 |    5.141 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.794 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.015 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.287 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.507 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.849 | 
     | clk__L5_I222        | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.262 |   1.317 |    8.111 | 
     | \tagcmem_reg[76][2] | CLK ^      | DFFPOSX1 | 0.172 | 0.004 |   1.321 |    8.115 | 
     +----------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tagcmem_reg[70][2] /CLK 
Endpoint:   \tagcmem_reg[70][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.317
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.139
- Arrival Time                 11.932
= Slack Time                   -6.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.793 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.648 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.663 | 
     | U17350              | B ^ -> Y v | OAI22X1  | 0.822 | 1.475 |  11.932 |    5.139 | 
     | \tagcmem_reg[70][2] | D v        | DFFPOSX1 | 0.822 | 0.000 |  11.932 |    5.139 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.793 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.014 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.286 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.506 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.848 | 
     | clk__L5_I221        | A ^ -> Y ^ | CLKBUF1  | 0.153 | 0.257 |   1.312 |    8.105 | 
     | \tagcmem_reg[70][2] | CLK ^      | DFFPOSX1 | 0.153 | 0.004 |   1.316 |    8.110 | 
     +----------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tagcmem_reg[12][2] /CLK 
Endpoint:   \tagcmem_reg[12][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.325
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.146
- Arrival Time                 11.933
= Slack Time                   -6.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.787 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.642 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.669 | 
     | U17527              | B ^ -> Y v | OAI22X1  | 0.825 | 1.476 |  11.933 |    5.145 | 
     | \tagcmem_reg[12][2] | D v        | DFFPOSX1 | 0.825 | 0.000 |  11.933 |    5.146 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.787 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    7.008 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.280 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.500 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.842 | 
     | clk__L5_I222        | A ^ -> Y ^ | CLKBUF1  | 0.172 | 0.262 |   1.317 |    8.104 | 
     | \tagcmem_reg[12][2] | CLK ^      | DFFPOSX1 | 0.172 | 0.008 |   1.325 |    8.112 | 
     +----------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tagcmem_reg[16][2] /CLK 
Endpoint:   \tagcmem_reg[16][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.325
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.927
= Slack Time                   -6.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.783 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.638 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.674 | 
     | U17426              | B ^ -> Y v | OAI22X1  | 0.839 | 1.470 |  11.927 |    5.144 | 
     | \tagcmem_reg[16][2] | D v        | DFFPOSX1 | 0.839 | 0.000 |  11.927 |    5.144 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.783 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    7.004 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.276 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.496 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.838 | 
     | clk__L5_I223        | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.265 |   1.320 |    8.103 | 
     | \tagcmem_reg[16][2] | CLK ^      | DFFPOSX1 | 0.170 | 0.005 |   1.325 |    8.108 | 
     +----------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tagcmem_reg[92][2] /CLK 
Endpoint:   \tagcmem_reg[92][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.314
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.136
- Arrival Time                 11.915
= Slack Time                   -6.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.779 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.634 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.678 | 
     | U17557              | B ^ -> Y v | OAI22X1  | 0.825 | 1.458 |  11.915 |    5.136 | 
     | \tagcmem_reg[92][2] | D v        | DFFPOSX1 | 0.825 | 0.000 |  11.915 |    5.136 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.779 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.999 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.271 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.492 | 
     | clk__L4_I20         | A ^ -> Y ^ | CLKBUF1  | 0.293 | 0.344 |   1.057 |    7.836 | 
     | clk__L5_I216        | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.255 |   1.312 |    8.091 | 
     | \tagcmem_reg[92][2] | CLK ^      | DFFPOSX1 | 0.152 | 0.002 |   1.314 |    8.093 | 
     +----------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tagcmem_reg[60][2] /CLK 
Endpoint:   \tagcmem_reg[60][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.314
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.135
- Arrival Time                 11.908
= Slack Time                   -6.773
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.773 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.628 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.684 | 
     | U17545              | B ^ -> Y v | OAI22X1  | 0.833 | 1.451 |  11.908 |    5.135 | 
     | \tagcmem_reg[60][2] | D v        | DFFPOSX1 | 0.833 | 0.000 |  11.908 |    5.135 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.773 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.994 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.265 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.486 | 
     | clk__L4_I21         | A ^ -> Y ^ | CLKBUF1  | 0.289 | 0.342 |   1.055 |    7.828 | 
     | clk__L5_I226        | A ^ -> Y ^ | CLKBUF1  | 0.153 | 0.256 |   1.311 |    8.084 | 
     | \tagcmem_reg[60][2] | CLK ^      | DFFPOSX1 | 0.153 | 0.004 |   1.314 |    8.087 | 
     +----------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tagcmem_reg[28][2] /CLK 
Endpoint:   \tagcmem_reg[28][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.313
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.134
- Arrival Time                 11.900
= Slack Time                   -6.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.766 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.622 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.690 | 
     | U17552              | B ^ -> Y v | OAI22X1  | 0.836 | 1.443 |  11.900 |    5.133 | 
     | \tagcmem_reg[28][2] | D v        | DFFPOSX1 | 0.836 | 0.000 |  11.900 |    5.134 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.766 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.987 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.253 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.484 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.813 | 
     | clk__L5_I457        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.262 |   1.309 |    8.075 | 
     | \tagcmem_reg[28][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.005 |   1.313 |    8.080 | 
     +----------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tagcmem_reg[0][2] /CLK 
Endpoint:   \tagcmem_reg[0][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.312
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.135
- Arrival Time                 11.883
= Slack Time                   -6.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | rst ^      |          | 0.000 |       |   0.000 |   -6.749 | 
     | U10211             | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.604 | 
     | U16990             | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.708 | 
     | U17416             | B ^ -> Y v | OAI22X1  | 0.818 | 1.426 |  11.883 |    5.135 | 
     | \tagcmem_reg[0][2] | D v        | DFFPOSX1 | 0.818 | 0.000 |  11.883 |    5.135 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | clk ^      |          | 0.000 |       |   0.000 |    6.749 | 
     | clk__L1_I0         | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.969 | 
     | clk__L2_I4         | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.235 | 
     | clk__L3_I9         | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.466 | 
     | clk__L4_I44        | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.795 | 
     | clk__L5_I457       | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.262 |   1.309 |    8.057 | 
     | \tagcmem_reg[0][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.312 |    8.061 | 
     +---------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tagcmem_reg[64][2] /CLK 
Endpoint:   \tagcmem_reg[64][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.309
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.130
- Arrival Time                 11.876
= Slack Time                   -6.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.745 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.600 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.711 | 
     | U17420              | B ^ -> Y v | OAI22X1  | 0.826 | 1.419 |  11.875 |    5.130 | 
     | \tagcmem_reg[64][2] | D v        | DFFPOSX1 | 0.826 | 0.000 |  11.876 |    5.130 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.745 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.966 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.232 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.463 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.792 | 
     | clk__L5_I462        | A ^ -> Y ^ | CLKBUF1  | 0.157 | 0.257 |   1.303 |    8.049 | 
     | \tagcmem_reg[64][2] | CLK ^      | DFFPOSX1 | 0.157 | 0.006 |   1.309 |    8.054 | 
     +----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tagcmem_reg[40][2] /CLK 
Endpoint:   \tagcmem_reg[40][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.293
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.114
- Arrival Time                 11.849
= Slack Time                   -6.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.736 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.591 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.721 | 
     | U17459              | B ^ -> Y v | OAI22X1  | 0.838 | 1.392 |  11.849 |    5.113 | 
     | \tagcmem_reg[40][2] | D v        | DFFPOSX1 | 0.838 | 0.000 |  11.849 |    5.114 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.736 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.956 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.223 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.454 | 
     | clk__L4_I43         | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.783 | 
     | clk__L5_I453        | A ^ -> Y ^ | CLKBUF1  | 0.141 | 0.240 |   1.287 |    8.023 | 
     | \tagcmem_reg[40][2] | CLK ^      | DFFPOSX1 | 0.141 | 0.005 |   1.293 |    8.028 | 
     +----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tagcmem_reg[80][2] /CLK 
Endpoint:   \tagcmem_reg[80][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.316
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.138
- Arrival Time                 11.871
= Slack Time                   -6.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.733 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.588 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.724 | 
     | U17431              | B ^ -> Y v | OAI22X1  | 0.825 | 1.414 |  11.871 |    5.137 | 
     | \tagcmem_reg[80][2] | D v        | DFFPOSX1 | 0.825 | 0.000 |  11.871 |    5.138 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.733 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.954 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.220 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.451 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.780 | 
     | clk__L5_I458        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.265 |   1.311 |    8.044 | 
     | \tagcmem_reg[80][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.005 |   1.316 |    8.049 | 
     +----------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tagcmem_reg[32][2] /CLK 
Endpoint:   \tagcmem_reg[32][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.140
- Arrival Time                 11.873
= Slack Time                   -6.733
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.733 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.588 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.724 | 
     | U17407              | B ^ -> Y v | OAI22X1  | 0.850 | 1.416 |  11.873 |    5.140 | 
     | \tagcmem_reg[32][2] | D v        | DFFPOSX1 | 0.850 | 0.000 |  11.873 |    5.140 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.733 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.954 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.220 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.451 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.779 | 
     | clk__L5_I461        | A ^ -> Y ^ | CLKBUF1  | 0.155 | 0.271 |   1.317 |    8.051 | 
     | \tagcmem_reg[32][2] | CLK ^      | DFFPOSX1 | 0.155 | 0.004 |   1.321 |    8.054 | 
     +----------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tagcmem_reg[58][2] /CLK 
Endpoint:   \tagcmem_reg[58][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.307
- Setup                         0.332
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.125
- Arrival Time                 11.856
= Slack Time                   -6.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.731 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.586 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.726 | 
     | U17610              | B ^ -> Y v | OAI22X1  | 0.860 | 1.399 |  11.856 |    5.125 | 
     | \tagcmem_reg[58][2] | D v        | DFFPOSX1 | 0.860 | 0.000 |  11.856 |    5.125 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.731 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.952 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.218 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.449 | 
     | clk__L4_I43         | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.778 | 
     | clk__L5_I447        | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.258 |   1.305 |    8.036 | 
     | \tagcmem_reg[58][2] | CLK ^      | DFFPOSX1 | 0.152 | 0.002 |   1.307 |    8.038 | 
     +----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tagcmem_reg[26][2] /CLK 
Endpoint:   \tagcmem_reg[26][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.288
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.108
- Arrival Time                 11.835
= Slack Time                   -6.727
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.727 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.582 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.729 | 
     | U17616              | B ^ -> Y v | OAI22X1  | 0.844 | 1.378 |  11.835 |    5.108 | 
     | \tagcmem_reg[26][2] | D v        | DFFPOSX1 | 0.844 | 0.000 |  11.835 |    5.108 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.727 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.948 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.214 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.445 | 
     | clk__L4_I43         | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.774 | 
     | clk__L5_I449        | A ^ -> Y ^ | CLKBUF1  | 0.139 | 0.232 |   1.279 |    8.006 | 
     | \tagcmem_reg[26][2] | CLK ^      | DFFPOSX1 | 0.139 | 0.009 |   1.288 |    8.015 | 
     +----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tagcmem_reg[98][2] /CLK 
Endpoint:   \tagcmem_reg[98][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.125
- Arrival Time                 11.846
= Slack Time                   -6.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.722 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.577 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.735 | 
     | U17565              | B ^ -> Y v | OAI22X1  | 0.826 | 1.389 |  11.846 |    5.124 | 
     | \tagcmem_reg[98][2] | D v        | DFFPOSX1 | 0.826 | 0.000 |  11.846 |    5.125 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.722 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.942 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.209 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.439 | 
     | clk__L4_I43         | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.769 | 
     | clk__L5_I446        | A ^ -> Y ^ | CLKBUF1  | 0.144 | 0.252 |   1.299 |    8.021 | 
     | \tagcmem_reg[98][2] | CLK ^      | DFFPOSX1 | 0.144 | 0.004 |   1.303 |    8.024 | 
     +----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tagcmem_reg[106][2] /CLK 
Endpoint:   \tagcmem_reg[106][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.126
- Arrival Time                 11.847
= Slack Time                   -6.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.721 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.576 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.736 | 
     | U17606               | B ^ -> Y v | OAI22X1  | 0.830 | 1.390 |  11.847 |    5.126 | 
     | \tagcmem_reg[106][2] | D v        | DFFPOSX1 | 0.830 | 0.000 |  11.847 |    5.126 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.721 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.942 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.208 | 
     | clk__L3_I9           | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.439 | 
     | clk__L4_I43          | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.768 | 
     | clk__L5_I446         | A ^ -> Y ^ | CLKBUF1  | 0.144 | 0.252 |   1.299 |    8.020 | 
     | \tagcmem_reg[106][2] | CLK ^      | DFFPOSX1 | 0.144 | 0.005 |   1.304 |    8.026 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tagcmem_reg[8][2] /CLK 
Endpoint:   \tagcmem_reg[8][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.143
- Arrival Time                 11.863
= Slack Time                   -6.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | rst ^      |          | 0.000 |       |   0.000 |   -6.720 | 
     | U10211             | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.575 | 
     | U16990             | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.737 | 
     | U17448             | B ^ -> Y v | OAI22X1  | 0.839 | 1.406 |  11.862 |    5.142 | 
     | \tagcmem_reg[8][2] | D v        | DFFPOSX1 | 0.839 | 0.000 |  11.863 |    5.143 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | clk ^      |          | 0.000 |       |   0.000 |    6.720 | 
     | clk__L1_I0         | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.940 | 
     | clk__L2_I4         | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.207 | 
     | clk__L3_I9         | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.438 | 
     | clk__L4_I44        | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.766 | 
     | clk__L5_I464       | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.274 |   1.320 |    8.040 | 
     | \tagcmem_reg[8][2] | CLK ^      | DFFPOSX1 | 0.159 | 0.002 |   1.323 |    8.042 | 
     +---------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tagcmem_reg[122][2] /CLK 
Endpoint:   \tagcmem_reg[122][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.327
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.126
- Arrival Time                 11.844
= Slack Time                   -6.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.718 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.573 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.738 | 
     | U17612               | B ^ -> Y v | OAI22X1  | 0.824 | 1.387 |  11.844 |    5.126 | 
     | \tagcmem_reg[122][2] | D v        | DFFPOSX1 | 0.824 | 0.000 |  11.844 |    5.126 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.718 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.939 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.205 | 
     | clk__L3_I9           | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.436 | 
     | clk__L4_I43          | A ^ -> Y ^ | CLKBUF1  | 0.287 | 0.329 |   1.047 |    7.765 | 
     | clk__L5_I448         | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.253 |   1.300 |    8.018 | 
     | \tagcmem_reg[122][2] | CLK ^      | DFFPOSX1 | 0.140 | 0.004 |   1.303 |    8.022 | 
     +-----------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tagcmem_reg[88][2] /CLK 
Endpoint:   \tagcmem_reg[88][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.326
- Setup                         0.333
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.142
- Arrival Time                 11.859
= Slack Time                   -6.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.716 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.571 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.741 | 
     | U17482              | B ^ -> Y v | OAI22X1  | 0.868 | 1.401 |  11.858 |    5.142 | 
     | \tagcmem_reg[88][2] | D v        | DFFPOSX1 | 0.868 | 0.000 |  11.859 |    5.142 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.716 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.937 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.203 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.434 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.762 | 
     | clk__L5_I463        | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.276 |   1.322 |    8.038 | 
     | \tagcmem_reg[88][2] | CLK ^      | DFFPOSX1 | 0.159 | 0.003 |   1.325 |    8.042 | 
     +----------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tagcmem_reg[72][2] /CLK 
Endpoint:   \tagcmem_reg[72][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.325
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.147
- Arrival Time                 11.856
= Slack Time                   -6.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.708 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.563 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.749 | 
     | U17454              | B ^ -> Y v | OAI22X1  | 0.818 | 1.399 |  11.855 |    5.147 | 
     | \tagcmem_reg[72][2] | D v        | DFFPOSX1 | 0.818 | 0.000 |  11.856 |    5.147 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.708 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.929 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.195 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.426 | 
     | clk__L4_I44         | A ^ -> Y ^ | CLKBUF1  | 0.291 | 0.328 |   1.046 |    7.755 | 
     | clk__L5_I463        | A ^ -> Y ^ | CLKBUF1  | 0.159 | 0.276 |   1.322 |    8.031 | 
     | \tagcmem_reg[72][2] | CLK ^      | DFFPOSX1 | 0.159 | 0.003 |   1.325 |    8.033 | 
     +----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tagcmem_reg[90][2] /CLK 
Endpoint:   \tagcmem_reg[90][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.299
- Setup                         0.327
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.121
- Arrival Time                 11.811
= Slack Time                   -6.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.690 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.545 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.766 | 
     | U17621              | B ^ -> Y v | OAI22X1  | 0.824 | 1.355 |  11.811 |    5.121 | 
     | \tagcmem_reg[90][2] | D v        | DFFPOSX1 | 0.824 | 0.000 |  11.811 |    5.121 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.690 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.911 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.177 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.408 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.059 |    7.749 | 
     | clk__L5_I435        | A ^ -> Y ^ | CLKBUF1  | 0.136 | 0.240 |   1.299 |    7.989 | 
     | \tagcmem_reg[90][2] | CLK ^      | DFFPOSX1 | 0.136 | 0.000 |   1.299 |    7.989 | 
     +----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tagcmem_reg[82][2] /CLK 
Endpoint:   \tagcmem_reg[82][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.323
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.812
= Slack Time                   -6.669
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.669 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.524 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.788 | 
     | U17583              | B ^ -> Y v | OAI22X1  | 0.834 | 1.355 |  11.812 |    5.143 | 
     | \tagcmem_reg[82][2] | D v        | DFFPOSX1 | 0.834 | 0.000 |  11.812 |    5.144 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.669 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.221 |    6.889 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.156 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.387 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.059 |    7.727 | 
     | clk__L5_I442        | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.257 |   1.316 |    7.985 | 
     | \tagcmem_reg[82][2] | CLK ^      | DFFPOSX1 | 0.156 | 0.007 |   1.323 |    7.992 | 
     +----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tagcmem_reg[2][2] /CLK 
Endpoint:   \tagcmem_reg[2][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.144
- Arrival Time                 11.808
= Slack Time                   -6.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | rst ^      |          | 0.000 |       |   0.000 |   -6.664 | 
     | U10211             | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.519 | 
     | U16990             | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.793 | 
     | U17571             | B ^ -> Y v | OAI22X1  | 0.822 | 1.351 |  11.808 |    5.144 | 
     | \tagcmem_reg[2][2] | D v        | DFFPOSX1 | 0.822 | 0.000 |  11.808 |    5.144 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | clk ^      |          | 0.000 |       |   0.000 |    6.664 | 
     | clk__L1_I0         | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.884 | 
     | clk__L2_I4         | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.151 | 
     | clk__L3_I9         | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.382 | 
     | clk__L4_I42        | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.722 | 
     | clk__L5_I444       | A ^ -> Y ^ | CLKBUF1  | 0.154 | 0.261 |   1.319 |    7.983 | 
     | \tagcmem_reg[2][2] | CLK ^      | DFFPOSX1 | 0.154 | 0.003 |   1.322 |    7.986 | 
     +---------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tagcmem_reg[10][2] /CLK 
Endpoint:   \tagcmem_reg[10][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.334
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.154
- Arrival Time                 11.810
= Slack Time                   -6.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.657 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.512 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.800 | 
     | U17597              | B ^ -> Y v | OAI22X1  | 0.827 | 1.353 |  11.810 |    5.153 | 
     | \tagcmem_reg[10][2] | D v        | DFFPOSX1 | 0.827 | 0.000 |  11.810 |    5.154 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.657 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.877 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.144 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.374 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.715 | 
     | clk__L5_I443        | A ^ -> Y ^ | CLKBUF1  | 0.183 | 0.268 |   1.326 |    7.983 | 
     | \tagcmem_reg[10][2] | CLK ^      | DFFPOSX1 | 0.183 | 0.007 |   1.333 |    7.990 | 
     +----------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tagcmem_reg[42][2] /CLK 
Endpoint:   \tagcmem_reg[42][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.331
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.151
- Arrival Time                 11.808
= Slack Time                   -6.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.657 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.512 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.800 | 
     | U17601              | B ^ -> Y v | OAI22X1  | 0.821 | 1.351 |  11.808 |    5.151 | 
     | \tagcmem_reg[42][2] | D v        | DFFPOSX1 | 0.821 | 0.000 |  11.808 |    5.151 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.657 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.877 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.144 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.374 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.715 | 
     | clk__L5_I443        | A ^ -> Y ^ | CLKBUF1  | 0.183 | 0.268 |   1.326 |    7.983 | 
     | \tagcmem_reg[42][2] | CLK ^      | DFFPOSX1 | 0.183 | 0.004 |   1.331 |    7.987 | 
     +----------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tagcmem_reg[20][2] /CLK 
Endpoint:   \tagcmem_reg[20][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.321
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.140
- Arrival Time                 11.795
= Slack Time                   -6.656
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.656 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.511 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.801 | 
     | U17506              | B ^ -> Y v | OAI22X1  | 0.843 | 1.338 |  11.795 |    5.139 | 
     | \tagcmem_reg[20][2] | D v        | DFFPOSX1 | 0.843 | 0.000 |  11.795 |    5.140 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.656 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.876 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.142 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.373 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.714 | 
     | clk__L5_I438        | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.256 |   1.314 |    7.970 | 
     | \tagcmem_reg[20][2] | CLK ^      | DFFPOSX1 | 0.176 | 0.007 |   1.321 |    7.977 | 
     +----------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tagcmem_reg[18][2] /CLK 
Endpoint:   \tagcmem_reg[18][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.322
- Setup                         0.331
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.140
- Arrival Time                 11.788
= Slack Time                   -6.648
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.648 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.503 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.809 | 
     | U17579              | B ^ -> Y v | OAI22X1  | 0.843 | 1.331 |  11.788 |    5.140 | 
     | \tagcmem_reg[18][2] | D v        | DFFPOSX1 | 0.843 | 0.000 |  11.788 |    5.140 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.648 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.868 | 
     | clk__L2_I4          | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.135 | 
     | clk__L3_I9          | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.365 | 
     | clk__L4_I42         | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.706 | 
     | clk__L5_I436        | A ^ -> Y ^ | CLKBUF1  | 0.173 | 0.255 |   1.314 |    7.961 | 
     | \tagcmem_reg[18][2] | CLK ^      | DFFPOSX1 | 0.176 | 0.008 |   1.322 |    7.969 | 
     +----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tagcmem_reg[48][2] /CLK 
Endpoint:   \tagcmem_reg[48][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.285
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.107
- Arrival Time                 11.735
= Slack Time                   -6.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.628 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.483 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.829 | 
     | U17437              | B ^ -> Y v | OAI22X1  | 0.831 | 1.278 |  11.735 |    5.107 | 
     | \tagcmem_reg[48][2] | D v        | DFFPOSX1 | 0.831 | 0.000 |  11.735 |    5.107 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.628 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.848 | 
     | clk__L2_I0          | A ^ -> Y ^ | CLKBUF1  | 0.052 | 0.248 |   0.468 |    7.096 | 
     | clk__L3_I0          | A ^ -> Y ^ | CLKBUF1  | 0.193 | 0.231 |   0.699 |    7.327 | 
     | clk__L4_I4          | A ^ -> Y ^ | CLKBUF1  | 0.308 | 0.334 |   1.033 |    7.661 | 
     | clk__L5_I42         | A ^ -> Y ^ | CLKBUF1  | 0.144 | 0.248 |   1.280 |    7.908 | 
     | \tagcmem_reg[48][2] | CLK ^      | DFFPOSX1 | 0.144 | 0.005 |   1.285 |    7.913 | 
     +----------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tagcmem_reg[118][2] /CLK 
Endpoint:   \tagcmem_reg[118][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.329
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.126
- Arrival Time                 11.742
= Slack Time                   -6.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.616 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.471 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.841 | 
     | U17405               | B ^ -> Y v | OAI22X1  | 0.844 | 1.285 |  11.742 |    5.126 | 
     | \tagcmem_reg[118][2] | D v        | DFFPOSX1 | 0.844 | 0.000 |  11.742 |    5.126 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.616 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.837 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.109 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.329 | 
     | clk__L4_I18          | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.338 |   1.051 |    7.668 | 
     | clk__L5_I190         | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.246 |   1.297 |    7.913 | 
     | \tagcmem_reg[118][2] | CLK ^      | DFFPOSX1 | 0.140 | 0.008 |   1.305 |    7.922 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tagcmem_reg[112][2] /CLK 
Endpoint:   \tagcmem_reg[112][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.300
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.122
- Arrival Time                 11.735
= Slack Time                   -6.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.613 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.468 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.843 | 
     | U17442               | B ^ -> Y v | OAI22X1  | 0.831 | 1.278 |  11.735 |    5.122 | 
     | \tagcmem_reg[112][2] | D v        | DFFPOSX1 | 0.831 | 0.000 |  11.735 |    5.122 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.613 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.834 | 
     | clk__L2_I2           | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.106 | 
     | clk__L3_I4           | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.326 | 
     | clk__L4_I18          | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.338 |   1.052 |    7.665 | 
     | clk__L5_I188         | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.247 |   1.299 |    7.912 | 
     | \tagcmem_reg[112][2] | CLK ^      | DFFPOSX1 | 0.140 | 0.001 |   1.300 |    7.913 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tagcmem_reg[22][2] /CLK 
Endpoint:   \tagcmem_reg[22][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.302
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.124
- Arrival Time                 11.737
= Slack Time                   -6.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.612 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.467 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.845 | 
     | U17392              | B ^ -> Y v | OAI22X1  | 0.828 | 1.280 |  11.736 |    5.124 | 
     | \tagcmem_reg[22][2] | D v        | DFFPOSX1 | 0.828 | 0.000 |  11.737 |    5.124 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.612 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.833 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.105 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.325 | 
     | clk__L4_I18         | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.338 |   1.052 |    7.664 | 
     | clk__L5_I187        | A ^ -> Y ^ | CLKBUF1  | 0.142 | 0.247 |   1.298 |    7.910 | 
     | \tagcmem_reg[22][2] | CLK ^      | DFFPOSX1 | 0.142 | 0.004 |   1.302 |    7.915 | 
     +----------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tagcmem_reg[54][2] /CLK 
Endpoint:   \tagcmem_reg[54][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.301
- Setup                         0.328
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.123
- Arrival Time                 11.735
= Slack Time                   -6.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | rst ^      |          | 0.000 |       |   0.000 |   -6.612 | 
     | U10211              | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.467 | 
     | U16990              | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.845 | 
     | U17400              | B ^ -> Y v | OAI22X1  | 0.827 | 1.278 |  11.735 |    5.123 | 
     | \tagcmem_reg[54][2] | D v        | DFFPOSX1 | 0.827 | 0.000 |  11.735 |    5.123 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |            |          |       |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+-------+---------+----------| 
     |                     | clk ^      |          | 0.000 |       |   0.000 |    6.612 | 
     | clk__L1_I0          | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.832 | 
     | clk__L2_I2          | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.272 |   0.492 |    7.104 | 
     | clk__L3_I4          | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.221 |   0.713 |    7.325 | 
     | clk__L4_I18         | A ^ -> Y ^ | CLKBUF1  | 0.297 | 0.338 |   1.051 |    7.663 | 
     | clk__L5_I190        | A ^ -> Y ^ | CLKBUF1  | 0.140 | 0.246 |   1.297 |    7.909 | 
     | \tagcmem_reg[54][2] | CLK ^      | DFFPOSX1 | 0.140 | 0.004 |   1.301 |    7.912 | 
     +----------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tagcmem_reg[114][2] /CLK 
Endpoint:   \tagcmem_reg[114][2] /D (v) checked with  leading edge of 'clk'
Beginpoint: rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.323
- Setup                         0.330
+ Phase Shift                   4.400
- Uncertainty                   0.250
= Required Time                 5.143
- Arrival Time                 11.754
= Slack Time                   -6.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | rst ^      |          | 0.000 |       |   0.000 |   -6.611 | 
     | U10211               | A ^ -> Y v | INVX4    | 1.199 | 1.145 |   1.145 |   -5.466 | 
     | U16990               | A v -> Y ^ | NAND2X1  | 7.381 | 9.312 |  10.457 |    3.845 | 
     | U17592               | B ^ -> Y v | OAI22X1  | 0.831 | 1.297 |  11.754 |    5.143 | 
     | \tagcmem_reg[114][2] | D v        | DFFPOSX1 | 0.831 | 0.000 |  11.754 |    5.143 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                      |            |          |       |       |  Time   |   Time   | 
     |----------------------+------------+----------+-------+-------+---------+----------| 
     |                      | clk ^      |          | 0.000 |       |   0.000 |    6.611 | 
     | clk__L1_I0           | A ^ -> Y ^ | CLKBUF1  | 0.209 | 0.221 |   0.220 |    6.832 | 
     | clk__L2_I4           | A ^ -> Y ^ | CLKBUF1  | 0.098 | 0.266 |   0.487 |    7.098 | 
     | clk__L3_I9           | A ^ -> Y ^ | CLKBUF1  | 0.161 | 0.231 |   0.718 |    7.329 | 
     | clk__L4_I42          | A ^ -> Y ^ | CLKBUF1  | 0.312 | 0.341 |   1.058 |    7.670 | 
     | clk__L5_I439         | A ^ -> Y ^ | CLKBUF1  | 0.170 | 0.252 |   1.310 |    7.922 | 
     | \tagcmem_reg[114][2] | CLK ^      | DFFPOSX1 | 0.174 | 0.013 |   1.323 |    7.934 | 
     +-----------------------------------------------------------------------------------+ 

