# Fri Sep  5 01:24:59 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 519MB peak: 519MB)

Reading constraint file: /home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc
@L: /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_scck.rpt 
See clock summary report "/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_scck.rpt"
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 548MB peak: 549MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 548MB peak: 549MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 552MB peak: 552MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 554MB peak: 554MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_7layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_9layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_8layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_3layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_5layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_4layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_6layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd":151:2:151:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd":493:2:493:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@W: BN114 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":260:2:260:13|Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
NConnInternalConnection caching is on
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":467:2:467:7|User-specified initial value defined for instance envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. 
@W: FX1183 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":178:4:178:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. 
@W: FX1183 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":116:4:116:5|User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.2.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd":65:4:65:5|User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|User-specified initial value defined for instance top_bf_0.read_vals.count[15:0] is being ignored due to limitations in architecture. 
@W: BN132 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":88:0:88:5|Removing sequential instance top_bf_0.read_vals.val3_1[7:0] because it is equivalent to instance top_bf_0.read_vals.val2_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[17] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.dout[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.right[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.q[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.left[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.a[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.sum_sq[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dz[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.enable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.delay_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":69:13:69:23|User-specified initial value defined for instance top_bf_0.delay_ctrl.channel_idx[3:0] is being ignored due to limitations in architecture. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":36:4:36:9|Found instance top_bf_0.delay_ctrl.calc_start with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":36:4:36:9|Found instance top_bf_0.delay_ctrl.ready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":36:4:36:9|Found instance top_bf_0.delay_ctrl.enable_buff[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.int_part[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.msb_index[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.shift_reg[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.zp_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.data_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v":45:4:45:9|Found instance top_logc_0.int_calc_0.sample_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Found instance top_logc_0.log_frac_calc_0.x_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Found instance top_logc_0.log_frac_calc_0.log_frac_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Found instance top_logc_0.log_frac_calc_0.z_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Found instance top_logc_0.log_frac_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 620MB peak: 620MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 620MB peak: 620MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)

@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[0].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[10].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[11].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[12].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[13].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[14].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[15].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[1].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[2].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[4].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[5].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[6].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[9].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[15][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[14][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[13][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[12][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[11][15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[10][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[10][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[10][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Sequential instance top_bf_0.delay_ctrl.z_ic[10][3] is reduced to a combinational gate by constant propagation.

Only the first 100 messages of id 'MO129' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_premap.srr -id MO129' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO129} -count unlimited' in the Tcl shell.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v":29:4:29:9|Removing sequential instance valid (in view: work.summ_sa_16s_16s_18s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd":144:4:144:19|Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_0_18_0_18(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":357:2:357:14|Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":455:4:455:12|Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd":420:2:420:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd":395:2:395:14|Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":404:2:404:12|Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":421:4:421:14|Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd":421:4:421:14|Removing instance symm_bus\.2\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":525:20:525:31|Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":530:20:530:31|Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":535:20:535:31|Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":83:12:83:22|Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N: MO111 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) has its enable tied to GND.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":383:79:383:87|Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":383:79:383:87|Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_1s(verilog)) because it does not drive other instances.
@N: MO111 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":375:9:375:14|Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) has its enable tied to GND.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":383:79:383:87|Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":198:51:198:62|Removing instance post_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":145:62:145:79|Removing instance hold_coarse_flag_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":186:55:186:62|Removing instance roundy_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":191:55:191:62|Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":136:42:136:52|Removing instance pre_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v":154:40:154:53|Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance yn[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_14s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_13s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_12s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_11s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_10s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_7s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_5s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":940:2:940:7|Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v":73:4:73:9|Removing sequential instance out_valid (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v":69:22:69:44|Removing instance start_pulse_generator_0 (in view: work.top(verilog)) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)

@N: FP130 |Promoting Net clk on CLKINT  I_1 
@N: FP130 |Promoting Net reset_arst on CLKINT  I_2 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[14] on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[13] on CLKINT  I_2 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[12] on CLKINT  I_3 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[15] on CLKINT  I_4 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[10] on CLKINT  I_5 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[9] on CLKINT  I_6 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[8] on CLKINT  I_7 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[11] on CLKINT  I_8 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[6] on CLKINT  I_9 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[5] on CLKINT  I_10 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[4] on CLKINT  I_11 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[7] on CLKINT  I_12 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[2] on CLKINT  I_13 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[1] on CLKINT  I_14 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[0] on CLKINT  I_15 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[3] on CLKINT  I_16 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FP130 |Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 
@N: FX1185 |Applying syn_allowed_resources blockrams=4,dsps=36 on compile point top_bf 
@N: FX1184 |Applying syn_allowed_resources blockrams=84,dsps=32 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 624MB peak: 624MB)



Clock Summary
******************

          Start                                                                Requested     Requested     Clock        Clock               Clock
Level     Clock                                                                Frequency     Period        Type         Group               Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                               100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                                 
0 -       top|clk                                                              100.0 MHz     10.000        inferred     (multiple)          6438 
                                                                                                                                                 
0 -       delay_calc_0|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_1|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_2|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_3|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_4|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_5|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_6|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_7|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_8|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_9|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_10|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_11|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_12|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_13|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_14|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_15|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
=================================================================================================================================================



Clock Load Summary
***********************

                                                                     Clock     Source                                                                             Clock Pin                                                                     Non-clock Pin     Non-clock Pin                                                          
Clock                                                                Load      Pin                                                                                Seq Example                                                                   Seq Example       Comb Example                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                               0         -                                                                                  -                                                                             -                 -                                                                      
                                                                                                                                                                                                                                                                                                                                         
top|clk                                                              6438      clk(port)                                                                          top_logc_0.log_frac_calc_0.z_reg[16:0].C                                      -                 I_1.A(CLKINT)                                                          
                                                                                                                                                                                                                                                                                                                                         
delay_calc_0|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_1|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_2|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_3|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_4|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_5|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_6|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_7|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_8|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_9|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_10|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_11|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_12|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_13|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_14|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_15|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_14.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[14\][0].C                                           -                 top_bf_0.delay_ctrl.I_1.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_13.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[13\][0].C                                           -                 top_bf_0.delay_ctrl.I_2.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_12.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[12\][0].C                                           -                 top_bf_0.delay_ctrl.I_3.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_15.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[15\][0].C                                           -                 top_bf_0.delay_ctrl.I_4.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_10.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[10\][0].C                                           -                 top_bf_0.delay_ctrl.I_5.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_9.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[9\][0].C                                            -                 top_bf_0.delay_ctrl.I_6.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_8.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[8\][0].C                                            -                 top_bf_0.delay_ctrl.I_7.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_11.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[11\][0].C                                           -                 top_bf_0.delay_ctrl.I_8.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_6.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[6\][0].C                                            -                 top_bf_0.delay_ctrl.I_9.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_5.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[5\][0].C                                            -                 top_bf_0.delay_ctrl.I_10.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_4.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[4\][0].C                                            -                 top_bf_0.delay_ctrl.I_11.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_7.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[7\][0].C                                            -                 top_bf_0.delay_ctrl.I_12.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_2.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[2\][0].C                                            -                 top_bf_0.delay_ctrl.I_13.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_1.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[1\][0].C                                            -                 top_bf_0.delay_ctrl.I_14.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_0.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[0\][0].C                                            -                 top_bf_0.delay_ctrl.I_15.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_3.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[3\][0].C                                            -                 top_bf_0.delay_ctrl.I_16.A(CLKINT)                                     
=========================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v":128:2:128:7|Found inferred clock top|clk which controls 6438 sequential elements including envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.counter_0.Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[15\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[14\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[13\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[12\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[11\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[10\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[9\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[8\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[7\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[6\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[5\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[4\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[3\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[2\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[1\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v":58:4:58:9|Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[0\][3]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_0|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_1|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_2|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_3|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_4|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_5|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_6|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_7|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_8|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_9|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_10|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_11|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_12|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_13|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_14|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":36:4:36:7|Found inferred clock delay_calc_15|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 624MB peak: 624MB)

Encoding state machine state[2:0] (in view: work.sqrt_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_10(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_15(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   110 -> 10001
Encoding state machine state[3:0] (in view: work.top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":39:4:39:9|There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.int_calc_Z3_layer0(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
Encoding state machine state[2:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 625MB peak: 625MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 629MB peak: 629MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 541MB peak: 629MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Sep  5 01:25:02 2025

###########################################################]
