// Seed: 2751375235
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    output supply0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    input supply1 id_16,
    output wand id_17,
    output uwire id_18
);
  wor id_20, id_21 = 1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  module_0(
      id_2,
      id_2,
      id_6,
      id_3,
      id_5,
      id_3,
      id_2,
      id_1,
      id_5,
      id_5,
      id_3,
      id_2,
      id_2,
      id_6,
      id_1,
      id_6,
      id_1,
      id_2,
      id_2
  );
  reg id_8;
  initial
    @(*) begin
      assign id_2 = id_0;
      begin
        id_8 <= 1'd0;
        $display(id_6, 1, 1'h0, id_4);
      end
    end
endmodule
