<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005818A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005818</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17574902</doc-number><date>20220113</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087703</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>48</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>105</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>768</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>481</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>105</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>76898</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06513</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06517</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06544</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>02</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE INCLUDING VIA STRUCTURE AND METHOD FOR MANUFACTURING THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Yeonjin</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Jongmin</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Jeonil</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor device according to some example embodiments includes a substrate, an insulating structure covering the substrate, a transistor between the substrate and the insulating structure, a via insulating layer extending through the insulating structure and the substrate, a plurality of via structures extending through the via insulating layer, a plurality of conductive structures respectively connected to the plurality of via structures, and a plurality of bumps respectively connected to the conductive structures.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="99.40mm" wi="158.75mm" file="US20230005818A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="191.01mm" wi="162.14mm" file="US20230005818A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="212.01mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="167.05mm" wi="119.30mm" file="US20230005818A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="207.26mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="207.26mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="207.26mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="207.26mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="207.26mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="210.06mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="210.31mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="210.31mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="210.31mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="191.01mm" wi="169.93mm" file="US20230005818A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="191.01mm" wi="168.91mm" file="US20230005818A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="199.90mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="148.34mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="202.78mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="151.21mm" wi="149.10mm" orientation="landscape" file="US20230005818A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="202.78mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="151.21mm" wi="149.10mm" orientation="landscape" file="US20230005818A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="202.78mm" wi="144.02mm" orientation="landscape" file="US20230005818A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="151.21mm" wi="149.10mm" orientation="landscape" file="US20230005818A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="165.86mm" wi="149.10mm" file="US20230005818A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="165.86mm" wi="149.52mm" file="US20230005818A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="188.21mm" wi="167.56mm" file="US20230005818A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="184.83mm" wi="157.06mm" orientation="landscape" file="US20230005818A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="202.10mm" wi="151.47mm" orientation="landscape" file="US20230005818A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="199.47mm" wi="151.47mm" orientation="landscape" file="US20230005818A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="199.47mm" wi="151.47mm" orientation="landscape" file="US20230005818A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="196.17mm" wi="168.99mm" orientation="landscape" file="US20230005818A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="237.07mm" wi="164.51mm" orientation="landscape" file="US20230005818A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO THE RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority from Korean Patent Application No. 10-2021-0087703, filed on Jul. 5, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">Some example embodiments relate to a semiconductor device and a method for manufacturing the same. In particular, some example embodiments relate to a semiconductor device including a via structure and/or a method for manufacturing the same.</p><p id="p-0004" num="0003">Semiconductor devices are being highlighted as an important element in electronics industries in accordance with characteristics thereof such as one or more of miniaturization, multifunctionality, low manufacturing costs, etc. Semiconductor devices may be classified into a semiconductor memory device to store logic data, a semiconductor logic device to arithmetically process logic data, a hybrid semiconductor device including a memory element and a logic element, etc. In accordance with advances in electronics industries, demand/desire for characteristics of semiconductor devices is gradually increasing. For example, demand or desire for one or more of high reliability, high speed, multifunctionality, etc. of semiconductor devices is gradually increasing. In order to satisfy such demanded characteristics, structures in semiconductor devices become more and more complicated. In addition, semiconductor devices become more and more highly integrated.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">Example embodiments of inventive concepts provide a semiconductor device having a relatively small size.</p><p id="p-0006" num="0005">A semiconductor device according to some example embodiments includes a substrate, an insulating structure covering the substrate, a transistor between the substrate and the insulating structure, a via insulating layer extending through the insulating structure and the substrate, a plurality of via structures extending through the via insulating layer, a plurality of conductive structures respectively connected to the plurality of via structures, and a plurality of bumps respectively connected to the conductive structures.</p><p id="p-0007" num="0006">A semiconductor device according to some example embodiments includes a substrate, an insulating structure covering a first surface of the substrate, transistors on the first surface of the substrate, a via insulating layer extending through the substrate and the insulating structure, and a plurality of first via structures surrounded by the via insulating layer.</p><p id="p-0008" num="0007">A semiconductor device according to some example embodiments includes a substrate, an insulating structure covering the substrate, first transistors in a transistor region between the substrate and the insulting structure, and first via structures in via regions and extending through the substrate and the insulating structure. The first transistors are apart from the via regions. The transistor region is between the via regions.</p><p id="p-0009" num="0008">A method for fabricating a semiconductor device in accordance with some example embodiments includes forming a transistor on a substrate, forming an insulating structure covering the transistor, forming a trench by etching the insulating structure and the substrate, forming a via insulating layer in the trench, forming a via hole in the via insulating layer, and forming a via structure in the via hole.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a cross-sectional view taken along line A<b>1</b>-A<b>1</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b>C</figref> is an enlarged view of a portion B of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>B, <b>2</b>C, <b>2</b>D, <b>2</b>E, <b>2</b>F, <b>2</b>G, <b>2</b>H, and <b>2</b>I</figref> are cross-sectional views explaining a method for manufacturing the semiconductor device according to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B and <b>1</b>C</figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>4</b>B</figref> is a cross-sectional view taken along line A<b>2</b>-A<b>2</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>4</b>C</figref> is a cross-sectional view taken along line C<b>2</b>-C<b>2</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>5</b>A, <b>5</b>B, <b>5</b>C, <b>5</b>D, <b>5</b>E, and <b>5</b>F</figref> are cross-sectional views explaining a method for manufacturing the semiconductor device according to <figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B, and <b>4</b>C</figref>.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>10</b>C</figref> are cross-sectional views explaining a method for manufacturing the semiconductor device according to <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION OF SOME EXAMPLE EMBODIMENTS</heading><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure. <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a cross-sectional view taken along line A<b>1</b>-A<b>1</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>. <figref idref="DRAWINGS">FIG. <b>1</b>C</figref> is an enlarged view of a portion B of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0027" num="0026">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the semiconductor device may include a substrate <b>100</b>. The substrate <b>100</b> may have the form of a plate extending along a plane defined by a first direction D<b>1</b> and a second direction D<b>2</b>. The first direction D<b>1</b> and the second direction D<b>2</b> may intersect each other. For example, the first direction D<b>1</b> and the second direction D<b>2</b> may perpendicularly intersect each other. In some example embodiments, the substrate <b>100</b> may be a semiconductor substrate such as a single crystal substrate. For example, the substrate <b>100</b> may include silicon, germanium, silicon-germanium, GaP, or GaAs, and may be doped or undoped.</p><p id="p-0028" num="0027">The semiconductor device may include via regions VIR and transistor regions TSR. The via regions VIR and the transistor regions TSR may be distinct from one another. The via regions VIR and the transistor regions TSR may be regions divided from one another on a plane defined by the first direction D<b>1</b> and the second direction D<b>2</b>. The via regions VIR and the transistor regions TSR may extend in the second direction D<b>2</b>; however, example embodiments are not limited thereto. The via regions VIR and the transistor regions TSR may be alternately arranged in the first direction D<b>1</b>. The transistor region TSR may be disposed among the via regions VIR.</p><p id="p-0029" num="0028">An insulating structure INS covering a first surface <b>101</b> of the substrate <b>100</b> may be provided. A first surface INS_<b>1</b> of the insulating structure INS may contact (e.g., directly contact) the first surface <b>101</b> of the substrate <b>100</b>. When viewed in a viewpoint according to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the first surface <b>101</b> of the substrate <b>100</b> may be a bottom surface of the substrate <b>100</b>, and the first surface INS_<b>1</b> of the insulating structure INS may be a top surface of the insulating structure INS. The first surface <b>101</b> of the substrate <b>100</b> may be or correspond to an active surface of the substrate <b>100</b>. The substrate <b>100</b> may be provided on the insulating structure INS. The insulating structure INS may include a first insulating layer <b>110</b> covering the first surface <b>101</b> of the substrate <b>100</b>, and a mask layer MA covering a bottom surface of the first insulating layer <b>110</b>. In some example embodiments, each of the first insulating layer <b>110</b> and the mask layer MA may be multiple layers. The first insulating layer <b>110</b> and the mask layer MA may include an insulating material. In some example embodiments, the insulating structure INS may not include the mask layer MA, and may be constituted or correspond to by the first insulating layer <b>110</b> alone, differently from the shown case.</p><p id="p-0030" num="0029">Transistors TR may be provided between the insulating structure INS and the substrate <b>100</b>. The transistors TR may be planar transistors; however, example embodiments are not limited thereto. The transistors TR may be NFET transistors or PFET transistors; however, example embodiments are not limited thereto. For example, the transistor TR may be a cell transistor and/or a peripheral transistor constituting or included in a memory device, a logic device or an image sensor device. The transistors TR may be disposed only in the transistor regions TSR. The transistors TR may not be disposed in the via region VIR. The transistors TR may be spaced apart from the via regions VIR. The transistors TR may be covered by the first insulating layer <b>110</b> of the insulating structure INS. The transistors TR may be disposed on the first surface <b>101</b> of the substrate <b>100</b>. Although <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> illustrates that the transistors TR are arranged in a regular fashion, example embodiments are not limited thereto.</p><p id="p-0031" num="0030">The transistors TR may include impurity regions DR, and a channel and a gate structure which are disposed between the impurity regions DR. The gate structure may include gate spacers GS, and a gate insulating film GI, a gate electrode GE and a gate capping film GP which are disposed between the gate spacers GS. The impurity regions DR may be formed as impurities are implanted in the substrate <b>100</b>. The gate spacers GS, the gate insulating film GI, and the gate capping film GP may include an insulating material. The gate electrode GE may include a conductive material. The structure of the transistor TR is not limited to the structure shown and described above. In some example embodiments, the transistors TR may include a buried gate electrode. In some example embodiments, the transistors TR may include a vertical gate electrode. In some example embodiments, the transistors may include a gate-all-around (GAA) structure.</p><p id="p-0032" num="0031">Element isolation films IS may be provided in the substrate <b>100</b>. The transistors TR may be disposed among the element isolation films IS. The element isolation films IS may define an active region of the transistor TR. The element isolation films IS may include an insulating material.</p><p id="p-0033" num="0032">First contacts CT<b>1</b> and first contact lines CL<b>1</b> may be provided in the first insulating layer <b>110</b> of the insulating structure INS. The first contact CT<b>1</b> may be connected to the transistor TR, and the first conductive line CL<b>1</b> may be connected to the first contact CT<b>1</b>. The first contacts CT<b>1</b> and the first conductive lines CL<b>1</b> may include a conductive material, such as at least one of a metal or doped polysilicon.</p><p id="p-0034" num="0033">A second insulating layer <b>120</b> covering a second surface INS_<b>2</b> of the insulating structure INS may be provided. The second surface INS_<b>2</b> of the insulating structure INS may be a surface opposite to the first surface INS_<b>1</b> of the insulating structure INS. When viewed in a viewpoint (e.g. in cross-section) according to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the second surface INS_<b>2</b> of the insulating structure INS may be a bottom surface of the insulating structure INS. The insulating structure INS may be provided on the second insulating layer <b>120</b>. In some example embodiments, the second insulating layer <b>120</b> may be multiple layers. The second insulating layer <b>120</b> may include an insulating material such as at least one of silicon oxide or silicon nitride.</p><p id="p-0035" num="0034">Conductive structures CS may be provided in the second insulating layer <b>120</b>. Each of the conductive structures CS may include a second conductive line CL<b>2</b>, a second contact CT<b>2</b>, and a first pad PAL The second conductive lines CL<b>2</b> and the second contacts CT<b>2</b> may be alternately arranged in a third direction D<b>3</b>. The third direction D<b>3</b> may intersect the first direction D<b>1</b> and the second direction D<b>2</b>. For example, the third direction D<b>3</b> may perpendicularly intersect the first direction D<b>1</b> and the second direction D<b>2</b>. The second contact CT<b>2</b> may be connected to the second conductive line CL<b>2</b>. The second conductive lines CL<b>2</b> and the second contacts CT<b>2</b> may include a conductive material. Although the figures only illustrate second conductive lines CL<b>2</b> and first pads PA<b>1</b> in/within the second insulating material <b>120</b>, example embodiments are not limited thereto, and there may be more layers within the second insulating material <b>120</b>.</p><p id="p-0036" num="0035">The first pads PA<b>1</b> may be disposed at a lowermost portion of the second insulating layer <b>120</b>. Bottom surfaces of the first pads PA<b>1</b> may be coplanar with a bottom surface of the second insulating layer <b>120</b>. The first pad PA<b>1</b> may be connected to the second contact CT<b>2</b>. The first pads PA<b>1</b> may include a conductive material such as a metal.</p><p id="p-0037" num="0036">A first protective film PL<b>1</b> covering the bottom surface of the second insulating layer <b>120</b> may be provided. The first protective film PL<b>1</b> may function to protect the second insulating layer <b>120</b> and the first pads PAL The first protective film PL<b>1</b> may include an insulating material such as at least one of silicon oxide or silicon nitride.</p><p id="p-0038" num="0037">Bumps BP may be provided. The bumps BP may extend through the first protective film PL<b>1</b>. The bump BP may be connected to the first pad PA<b>1</b> of the conductive structure CS. The bumps BP may include a conductive material such as metal such as a solder metal.</p><p id="p-0039" num="0038">A third insulating layer <b>130</b> covering a second surface <b>102</b> of the substrate <b>100</b> may be provided. The second surface <b>102</b> of the substrate <b>100</b> may be a surface opposite to the first surface <b>101</b> of the substrate <b>100</b>. When viewed in a viewpoint according to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the second surface <b>102</b> of the substrate <b>100</b> may be a top surface of the substrate <b>100</b>. The third insulating layer <b>130</b> may be provided on the substrate <b>100</b>. The third insulating layer <b>130</b> may include an insulating material such as at least one of silicon oxide or silicon nitride, and may be the same, or different, than that of either or both of the first insulating material <b>110</b>, the second insulating material <b>120</b>, or the third insulating material <b>130</b>.</p><p id="p-0040" num="0039">A second protective film PL<b>2</b> covering a top surface of the third insulating layer <b>130</b> may be provided. The second protective film PL<b>2</b> may function to protect the third insulating layer <b>130</b> and the substrate <b>100</b>. The second protective film PL<b>2</b> may include an insulating material. In some example embodiments, the second protective film PL<b>2</b> may be provided on the substrate <b>100</b> without provision of the third insulating layer <b>130</b> (e.g. directly on the substrate), differently from the shown case.</p><p id="p-0041" num="0040">Second pads PA<b>2</b> may be provided in the second protective film PL<b>2</b>. The second pad PA<b>2</b> may be exposed to an outside of the second protective film PL<b>2</b>. A top surface of the second pad PA<b>2</b> may be coplanar with a top surface of the second protective film PL<b>2</b>. The second pads PA<b>2</b> may include a conductive material.</p><p id="p-0042" num="0041">Via insulating layers VI extending through the substrate <b>100</b> and the insulating structure INS may be provided. The via insulating layer IV may extend in the third direction D<b>3</b> and, as such, may extend through the substrate <b>100</b> and the insulating structure INS. The via insulating layer VI may extend through the first surface <b>101</b> of the substrate <b>100</b> and the first surface INS_<b>1</b> of the insulating structure INS. The via insulating layer VI may be provided in/within the via region VIR. The via insulating layer VI may extend along the via region VIR in the second direction D<b>2</b>. The transistor region TSR may be defined among/outside of the via insulating layers VI. The via insulating layer VI may include an insulating material. For example, the via insulating layer VI may include an oxide and/or a nitride.</p><p id="p-0043" num="0042">A first surface VI_<b>1</b> of the via insulating layer VI may contact the second insulating layer <b>120</b>. The first surface VI_<b>1</b> of the via insulating layer VI may contact the second conductive lines CL<b>2</b> of the conductive structure CS. The first surface VI_<b>1</b> of the via insulating layer VI may be coplanar with the second surface INS_<b>2</b> of the insulating structure INS. When viewed in a viewpoint/cross-section according to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the first surface VI_<b>1</b> of the via insulating layer VI may be a bottom surface of the via insulating layer VI. A second surface VI_<b>2</b> of the via insulating layer VI may contact the third insulating layer <b>130</b>. The second surface VI_<b>2</b> of the via insulating layer VI may be coplanar with the second surface <b>102</b> of the substrate <b>100</b>. The second surface VI_<b>2</b> of the via insulating layer VI may be a surface opposite to the first surface VI_<b>1</b> of the via insulating layer VI. When viewed in a viewpoint/cross-section according to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the second surface VI_<b>2</b> of the via insulating layer VI may be a top surface of the via insulating layer VI. The length of the via insulating layer VI in the third direction D<b>3</b> may be equal to the sum of the lengths of the substrate <b>100</b> and the insulating structure INS in the third direction D<b>3</b>. The via insulating layer VI may be spaced apart from any or all of the transistors TR.</p><p id="p-0044" num="0043">Via structures VS may be provided. The via structures VS may extend in the third direction D<b>3</b> and, as such, may extend through/fully through the via insulating layer VI, the insulating structure INS and the substrate <b>100</b>. The via structures VS may be disposed in the via region VIR, and no via structures VS may be in the transistor region TSR. A plurality of via structures VS may extend through one via insulating layer IV. A plurality of via structures VS may be surrounded by one via insulating layer VI. One via insulating layer VI may contact outer side walls VS_OS of a plurality of via structures VS.</p><p id="p-0045" num="0044">The second conductive line CL<b>2</b> of the conductive structure CS may be connected to the via structure VS. A bottom surface VS_B of the via structure VS may contact the second conductive line CL<b>2</b> of the conductive structure CS. The bottom surface VS_B of the via structure VS may be coplanar with the first surface VI_<b>1</b> of the via insulating layer VI and the second surface INS_<b>2</b> of the insulating structure INS. The via structure VS may be connected to the second pad PA<b>2</b>. A top surface VS_T of the via structure VS may contact the second pad PA<b>2</b>. The top surface VS_T of the via structure VS may be coplanar with the top surface of the third insulating layer <b>130</b>. The length of the via structure VS in the third direction D<b>3</b> (for example, the vertical length of the via structure VS) may be greater than the length of the via insulating layer VI in the third direction D<b>3</b>. The length of the via structure VS in the third direction D<b>3</b> may be greater than the sum of the lengths of the substrate <b>100</b> and the insulating structure INS in the third direction D<b>3</b>.</p><p id="p-0046" num="0045">The width of the via insulating layer VI in the first direction D<b>1</b> may be greater than the sum of the widths of a plurality of via structures VS in the first direction D<b>1</b>. For example, the width of the via insulating layer VI in the first direction D<b>1</b> may be greater than the sum of the widths of two via structures VS in the first direction D<b>1</b>. The width of the via insulating layer VI in the second direction D<b>2</b> may be greater than the sum of the widths of a plurality of via structures VS in the second direction D<b>2</b>. For example, the width of the via insulating layer IV in the second direction D<b>2</b> may be greater than the sum of the widths of 10 via structures VS in the second direction D<b>2</b>.</p><p id="p-0047" num="0046">In some example embodiments, the length of the via structure VS in the third direction D<b>3</b> (e.g. a height of the via structures VS) may be equal to the length of the via insulating layer VI in the third direction D<b>3</b>, differently from the shown case. In this case, the top surface VS_T of the via structure VS, the second surface VI_<b>2</b> of the via insulating layer VI, and the second surface <b>102</b> of the substrate <b>100</b> may be coplanar.</p><p id="p-0048" num="0047">Each of, or one or more of, the via structures VS may include a barrier layer BA and a conductive layer CO. Each of the conductive layer CO and the barrier layer BA may extend in the third direction D<b>3</b> and, as such, may extend through the substrate <b>100</b>, the insulating structure INS and the via insulating layer VI. The barrier layer BA may surround the conductive layer CO. The barrier layer BA may contact an outer side wall of the conductive layer CO. The conductive layer CO and the barrier layer BA may contact the second conductive line CL<b>2</b> of the conductive structure CS. The conductive layer CO and the barrier layer BA may contact the second pad PA<b>2</b>. The conductive layer CO and the barrier layer BA may include different conductive materials, respectively. For example, the conductive layer CO may include copper, and the barrier layer BA may include titanium nitride' however, example embodiments are not limited thereto.</p><p id="p-0049" num="0048">The width of the via structure VS may be gradually increased as the via structure VS extends away from the second protective film PL<b>2</b>. The width of the via structure VS may be gradually increased as the via structure VS extends toward the second insulating layer <b>120</b>, the second contact CT<b>2</b>, the second conductive line CL<b>2</b>, the first pad PA<b>1</b>, the first protective film PL<b>1</b> and the bump BP. The via structures VS may have a tapered profile.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, a distance, such as the minimum distance between adjacent ones of the transistors TR may be defined as a first distance L<b>1</b>.</p><p id="p-0051" num="0050">The minimum distance between each of the via structures VS adjacent to the transistors TR and the transistor TR adjacent thereto may be constant. For example, when the minimum distance between a first via structure VS<b>1</b> adjacent to the transistors TR and a first transistor TR<b>1</b> adjacent thereto is defined as a second distance L<b>2</b>, and the minimum distance between a second via structure VS<b>2</b> adjacent to the transistors TR and a second transistor TR<b>2</b> adjacent thereto is defined as a third distance L<b>3</b>, the second distance L<b>2</b> and the third distance L<b>3</b> may be equal. The second distance L<b>2</b> and the third distance L<b>3</b> may be greater than the first distance L<b>1</b>. Although <figref idref="DRAWINGS">FIG. <b>1</b>C</figref> illustrates that the via structures VS are arranged at corners of a square, example embodiments are not necessarily limited thereto. Although <figref idref="DRAWINGS">FIG. <b>1</b>C</figref> illustrates that the transistors TR are arranged at corners of a square, example embodiments are not necessarily limited thereto.</p><p id="p-0052" num="0051">The minimum distance between adjacent ones of the via structures VS may be greater than the minimum distance between the via structure VS and the transistor TR adjacent to each other. For example, when the minimum distance between the first and second via structures VS<b>1</b> and VS<b>2</b> is defined as a fourth length L<b>4</b>, the fourth distance L<b>4</b> may be greater than the second distance L<b>2</b> and the third distance L<b>3</b>.</p><p id="p-0053" num="0052">In some example embodiments, elements other than the transistor TR may be disposed among the via structures VS of the via region VIR. For example, a capacitor and/or a resistor may be disposed among the via structures VS of the via region VIR.</p><p id="p-0054" num="0053">In the semiconductor device according to the example embodiments of the disclosure, via structures VS alone may be disposed in the via region VIR without disposition of any transistor TR. Accordingly, it may be unnecessary or not required/desired to dispose a via structure VS in the transistor region TSR and, as such, transistors TR may be relatively densely disposed in the transistor region TSR. Thus, the size of the semiconductor device may be reduced. As a size of a semiconductor device decreases, yield and/or manufacturing costs may be improved.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIGS. <b>2</b>A, <b>2</b>B, <b>2</b>C, <b>2</b>D, <b>2</b>E, <b>2</b>F, <b>2</b>G, <b>2</b>H, and <b>2</b>I</figref> are cross-sectional views explaining a method for manufacturing/fabricating the semiconductor device according to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B and <b>1</b>C</figref>.</p><p id="p-0056" num="0055">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, an element isolation film IS may be formed in a substrate <b>100</b>, and a transistor TR, first contacts CT<b>1</b>, first conductive lines CL<b>1</b>, and an insulating structure INS including a first insulating layer <b>110</b> and a mask layer MA may be formed on the substrate <b>100</b>. The transistor TR may be formed in a transistor region TSR, and may not be formed in a via region VIR. The transistor TR may be formed on a first surface <b>101</b> of the substrate <b>100</b>.</p><p id="p-0057" num="0056">A trench TC extending through the insulating structure INS and a portion of the substrate <b>100</b> may be formed. The trench TC may be formed in the via region VIR. Formation of the trench TC may include forming a first photoresist pattern PP<b>1</b>, and etching (e.g. wet and/or dry etching) the insulating structure INS and the substrate <b>100</b> using the first photoresist pattern PP<b>1</b> as an etch mask. The trench TR may be defined by surfaces of the insulating structure INS and surfaces of the substrate <b>100</b>. The trench TC may extend in a second direction D<b>2</b>. After formation of the trench TC, the remaining photoresist pattern PP<b>1</b> may be removed.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, a via insulating layer VI may be formed in the trench TC. Formation of the via insulating layer VI may include depositing an insulating material on the surfaces of the insulating structure INS and the substrate <b>100</b>, and performing a planarizing process. The insulating material may be deposited with a chemical vapor deposition (CVD) process and/or an atomic layer deposition (ALD) process; however, example embodiments are not limited thereto. The planarizing process may be or may include a chemical mechanical planarization (CMP) process and/or an etch-back process; however, example embodiments are not limited thereto.</p><p id="p-0059" num="0058">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>C</figref>, via holes VH may be formed in the via insulating layer VI. Formation of the via holes VH may include forming a second photoresist pattern PP<b>2</b> on the insulating structure INS and the via insulating layer VI, and etching the via insulating layer IV using the second photoresist pattern PP<b>2</b> as an etch mask. A plurality of via holes VH may be formed at one or within one via insulating layer VI. The via hole VH may be defined by a surface of the via insulating layer VI. After formation of the via holes VH, the remaining second photoresist pattern PP<b>2</b> may be removed.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>D</figref>, a preliminary barrier layer pBA and a preliminary conductive layer pCO may be formed. The preliminary barrier layer pBA may be formed on surfaces of the insulating structure INS and the via insulating layer VI, and the preliminary conductive layer pCO may be formed on the preliminary barrier layer pBA. The preliminary barrier layer pBA and the preliminary conductive layer pCO may fill the via holes VH. The preliminary barrier layer pBA and the preliminary conductive layer pCO may include the same and/or different conductive materials, respectively.</p><p id="p-0061" num="0060">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>E</figref>, a via structure VS may be formed. In some example embodiments, an upper portion of the preliminary barrier layer pBA and an upper portion of the preliminary conductive layer pCO may be removed through execution of a polishing process. The preliminary barrier layer pBA, the upper portion of which has been removed, may be defined as a barrier layer BA. The preliminary conductive layer pCO, the upper portion of which has been removed, may be defined as a conductive layer CO.</p><p id="p-0062" num="0061">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>F</figref>, a second insulating layer <b>120</b>, second conductive lines CL<b>2</b>, second contacts CT<b>2</b>, first pads PA<b>1</b>, a first protective film PL<b>1</b>, and bumps BP may be formed on the insulating structure INS, the via insulating layer VI and the via structure VS.</p><p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>G</figref>, the substrate <b>100</b> may be inverted (e.g. flipped). Subsequently, a portion of the substrate <b>100</b> and a portion of the via insulating layer VI may be removed with a process such as a CMP process and/or an etching process, such that the via structures VS are exposed. As the portion of the substrate <b>100</b> and the portion of the via insulating layer VI are removed, the barrier layer BA of the via structure VS may be exposed.</p><p id="p-0064" num="0063">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>H</figref>, a third insulating layer <b>130</b> covering the substrate <b>100</b>, the via insulating layer VI and the via structures VS may be formed. For example, the third insulating layer <b>130</b> may be conformally deposited on the substrate <b>100</b>, the via insulating layer VI, and the via structures VS.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>I</figref>, a portion of the third insulating layer <b>130</b> and a portion of the via structure VS may be removed. In some example embodiments, the portion of the third insulating layer <b>130</b> and the portion of the via structure VS may be removed by a polishing process; however, example embodiments are not limited thereto.</p><p id="p-0066" num="0065">A top surface VS_T of the via structure VS may be exposed. A top surface of the third insulating layer <b>130</b> and the top surface VS_T of the via structure VS may become coplanar.</p><p id="p-0067" num="0066">In some example embodiments, a polishing process for removing an upper portion of the substrate <b>100</b>, an upper portion of the via insulating layer VI and upper portions of the via structures VS may be performed after formation of the bumps BP and subsequent inversion of the substrate <b>100</b>. For example, the portion of the via structure VS may be removed in the process of removing the portion of the substrate <b>100</b> and the portion of the via insulating layer VI, as described with reference to <figref idref="DRAWINGS">FIG. <b>2</b>G</figref>, together with these portions. In this case, a top surface of the substrate <b>100</b>, top surfaces of the via structures VS, and a top surface of the via insulating layer VI may become coplanar.</p><p id="p-0068" num="0067">Referring back to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, a second protective film PL<b>2</b> covering the third insulating layer <b>130</b> may be formed, and second pads PA<b>2</b> may be formed in the second protective film PL<b>2</b>.</p><p id="p-0069" num="0068"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the semiconductor device may include transistor regions TSRa where transistors TRa are disposed, and via regions VIRa where via structures VSa are disposed. There may be no transistors TRa in any via regions VIRa on the semiconductor device, and there may be no via structures VSa in any of the transistor regions TSRa of the semiconductor device.</p><p id="p-0071" num="0070">A plurality of via insulating layers VIa may be disposed in each of the via regions VIRa. Via insulating layers VIa disposed in a first via region VIR<b>1</b><i>a </i>may be arranged in a second direction D<b>2</b>. The via insulating layers VIa disposed in the first via region VIR<b>1</b><i>a </i>may be spaced apart from each other in the second direction D<b>2</b>.</p><p id="p-0072" num="0071">Via insulating layers VIa disposed in a second via region VIR<b>2</b><i>a </i>may be arranged in a first direction D<b>1</b>. The via insulating layers VIa disposed in the second via region VIR<b>2</b><i>a </i>may be spaced apart from each other in the first direction D<b>2</b>.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure. <figref idref="DRAWINGS">FIG. <b>4</b>B</figref> is a cross-sectional view taken along line A<b>2</b>-A<b>2</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>. <figref idref="DRAWINGS">FIG. <b>4</b>C</figref> is a cross-sectional view taken along line C<b>2</b>-C<b>2</b>&#x2032; in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B, and <b>4</b>C</figref>, the semiconductor device may include transistor regions TSRb where transistors TRb are disposed, via regions VIRb where first via structures VS<b>1</b><i>b </i>are disposed, and a transistor via region TVRb where transistors TRb and second via structures VS<b>2</b><i>b </i>are disposed. The transistor regions TSRb may be disposed between the via regions VIRb, and the transistor via region TVRb may be disposed between the transistor regions TSRb. No transistors in any via region, and there may be no via structures in any transistor region.</p><p id="p-0075" num="0074">First outer insulating layers OI<b>1</b><i>b </i>may be provided. The first outer insulating layers OI<b>1</b><i>b </i>may be provided in the via region VIRb. The first outer insulating layer OI<b>1</b><i>b </i>may surround the first via structure VS<b>1</b><i>b</i>. The first outer insulating layer OI<b>1</b><i>b </i>may contact an outer side wall of the first via structure VS<b>1</b><i>b</i>. A plurality of first outer insulating layers OI<b>1</b><i>b </i>may be surrounded by one via insulating layer VIb. Outer side walls of a plurality of first outer insulating layers OI<b>1</b><i>b </i>may contact one via insulating layer VIb. A plurality of first outer insulating layers OI<b>1</b><i>b </i>may extend through one via insulating layer VIb. The first outer insulating layers OI<b>1</b><i>b </i>may include an insulating material. For example, the first outer insulating layers OI<b>1</b><i>b </i>may include an oxide.</p><p id="p-0076" num="0075">Second outer insulating layers OI<b>2</b><i>b </i>may be provided. The second outer insulating layers OI<b>2</b><i>b </i>may be provided in the transistor via region TVRb. The second outer insulating layer OI<b>2</b><i>b </i>may surround the second via structure VS<b>2</b><i>b</i>. The second outer insulating layer OI<b>2</b><i>b </i>may contact an outer side wall of the second via structure VS<b>2</b><i>b</i>. A plurality of second outer insulating layers OI<b>2</b><i>b </i>may be surrounded by a substrate <b>100</b><i>b</i>. Outer side walls of a plurality of second outer insulating layers OI<b>2</b><i>b </i>may contact the substrate <b>100</b><i>b</i>. The second outer insulating layers OI<b>2</b><i>b </i>may include an insulating material. For example, the second outer insulating layers OI<b>2</b><i>b </i>may include an oxide and/or a nitride.</p><p id="p-0077" num="0076">A distance, such as the minimum distance between the first via structure VS<b>1</b><i>b </i>adjacent to the transistor region TSRb and the transistor TRb adjacent thereto, the minimum distance between the second via structure VS<b>2</b><i>b </i>and the transistor TRb in the transistor region TSRb adjacent thereto, and between the second via structure VS<b>2</b><i>b </i>and the transistor TRb in the transistor via region TVRb adjacent thereto may be constant.</p><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIGS. <b>5</b>A, <b>5</b>B, <b>5</b>C, <b>5</b>D, <b>5</b>E, and <b>5</b>F</figref> are cross-sectional views explaining a method for manufacturing the semiconductor device according to <figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B, and <b>4</b>C</figref>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref>, a substrate <b>100</b><i>b </i>and an insulating structure INSb may be formed, and transistors TRb may be formed between the substrate <b>100</b><i>b </i>and the insulating structure INSb. Subsequently, a via insulating layer VIb may be formed in a via region VIRb.</p><p id="p-0080" num="0079">A photoresist pattern PPb may be formed on the insulating structure INSb and the via insulating layer VIb. The via insulating layer VIb, the insulating structure INSb, and the substrate <b>100</b><i>b </i>may be etched using the photoresist pattern PPb as an etch mask, thereby forming first and second via holes VH<b>1</b><i>b </i>and VH<b>2</b><i>b</i>. The first via hole VI<b>1</b><i>b </i>may be formed in the via region VIRb. The second via hole VH<b>2</b><i>b </i>may be formed in a transistor via region TVRb. After formation of the first and second via holes VH<b>1</b><i>b </i>and VH<b>2</b><i>b</i>, the remaining photoresist pattern PPb may be removed.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>C and <b>5</b>D</figref>, a preliminary outer insulating layer pOIb may be formed. The preliminary outer insulating layer pOIb may conformally cover the via region VIRb, a transistor region TSRb, and the transistor via region TVRb. The preliminary outer insulating layer pOIb may conformally cover surfaces of the via insulating layer VIb, the insulating structure INSb and the substrate <b>100</b><i>b</i>. Some portions of the preliminary outer insulating layer pOIb may be formed in the first and second via holes VH<b>1</b><i>b </i>and VH<b>2</b><i>b. </i></p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>E and <b>5</b>F</figref>, first and second via structures VS<b>1</b><i>b </i>and VS<b>2</b><i>b </i>may be formed. Formation of the first and second via structures VS<b>1</b><i>b </i>and VS<b>2</b><i>b </i>may include depositing a preliminary barrier layer and a preliminary conductive layer, and performing a polishing process of removing upper portions of the preliminary barrier layer and the preliminary conductive layer.</p><p id="p-0083" num="0082">In accordance with the polishing process of removing the upper portions of the preliminary barrier layer and the preliminary conductive layer, an upper portion of the preliminary outer insulating layer pOIb may be removed. As the upper portion of the preliminary outer insulating layer pOIb is removed, the preliminary outer insulating layer pOIb may be separated into first and second outer insulating layers OI<b>1</b><i>b </i>and <b>012</b><i>b. </i></p><p id="p-0084" num="0083">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B, and <b>4</b>C</figref>, the remaining constituent elements of the semiconductor device may be formed through processes similar to the processes described above.</p><p id="p-0085" num="0084"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0086" num="0085">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the semiconductor device may include via regions VIRc where via structures VSc and a via insulating layer VIc are disposed, and a transistor region TSRc where transistors TRc are disposed.</p><p id="p-0087" num="0086">A portion of the transistor region TSRc may be disposed between the via regions VIRc. Three sides from among four sides of the via region VIRc may face the transistor region TSRc.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the semiconductor device may include a via region VIRd where via structures VSd and a via insulating layer VId are disposed, and a transistor region TSRd where transistors TRd are disposed. The transistor region TSRd may surround the via region VIRd.</p><p id="p-0090" num="0089"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a plan view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0091" num="0090">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the semiconductor device may include a via region VIRe where via structures VSe and a via insulating layer VIe are disposed, and a transistor region TSRe where transistors TRe are disposed. The via regions VIRe may be disposed opposite side ends of the semiconductor device, respectively. The transistor region TSRe may be disposed between the via regions VIRe. The transistor region TSRe may be disposed at a central portion of the semiconductor device.</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0093" num="0092">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the width of a via structure VSf may be gradually reduced as the via structure VSf extends toward a bump BPf, a first pad PA<b>1</b><i>f </i>connected to the bump BPf, and a first protective film PL<b>1</b><i>f </i>contacting the bump BPf and the first pad PA<b>1</b><i>f</i>. For example, the width of the via structure VSf in a first direction D<b>1</b> may be defined as a first width W<b>1</b>, and the first width W<b>1</b> may be gradually reduced as the via structure VSf extends toward the bump BPf, the first pad PA<b>1</b><i>f</i>, and the first protective film PL<b>1</b><i>f. </i></p><p id="p-0094" num="0093">The width of the via structure VSf may be gradually reduced as the via structure VSf extends away from a second pad PA<b>2</b><i>f </i>and a second protective film PL<b>2</b><i>f </i>surrounding the second pad PA<b>2</b><i>f</i>. The via structure VSf may have a tapered profile. For example, the first width W<b>1</b> may be gradually reduced as the via structure VSf extends away from the second pad PA<b>2</b><i>f </i>and the second protective film PL<b>2</b><i>f. </i></p><p id="p-0095" num="0094"><figref idref="DRAWINGS">FIGS. <b>10</b>A, <b>10</b>B, and <b>10</b>C</figref> are cross-sectional views explaining a method for manufacturing/fabricating the semiconductor device according to <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0096" num="0095">Referring to <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, a via insulating layer VIf may be formed in a substrate <b>100</b><i>f </i>and an insulating structure INSf. Subsequently, an insulating layer <b>120</b><i>f</i>, and conductive lines CLf, contacts CTf and first pads PA<b>1</b><i>f </i>in the insulating layer <b>120</b><i>f </i>may be formed on the via insulating layer VIf and the insulating structure INSf.</p><p id="p-0097" num="0096">A first protective film PL<b>1</b><i>f </i>and bumps BPf may be formed on the insulating layer <b>120</b><i>f. </i></p><p id="p-0098" num="0097">Referring to <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, the substrate <b>100</b><i>f </i>may be inverted. Thereafter, a portion of the substrate <b>100</b><i>f </i>and a portion of the via insulating layer VIf may be removed, thereby exposing the via insulating layer VIf.</p><p id="p-0099" num="0098">Referring to <figref idref="DRAWINGS">FIG. <b>10</b>C</figref>, the exposed via insulating layer VIf may be etched, thereby forming via holes VHf. The width of the via hole VHf may be gradually reduced as the via hole VHf extends towards the bump BPf, the first pad PA<b>1</b><i>f </i>and the first protective film PL<b>1</b><i>f. </i></p><p id="p-0100" num="0099">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, via structures VSf may be formed in the via holes VHf, respectively, and second pads PA<b>2</b><i>f </i>and a second protective film PL<b>2</b><i>f </i>may be formed.</p><p id="p-0101" num="0100"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0102" num="0101">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the semiconductor device may include an interposer <b>300</b><i>g</i>, a plurality of semiconductor chips SCg, and a molding layer MDg. The interposer <b>300</b><i>g </i>may include outer terminals OTg and pads PAg.</p><p id="p-0103" num="0102">The plurality of semiconductor chips SCg may be stacked on the interposer <b>300</b><i>g </i>in a third direction D<b>3</b>. For example, the plurality of semiconductor chips SCg may be vertically stacked on the interposer <b>300</b><i>g</i>. Each of the semiconductor chips SCg may include a transistor. At least one of the plurality of semiconductor chips SCg may include a via insulating layer VIg, and a via structure VSg extending through the via insulating layer VIg.</p><p id="p-0104" num="0103">The molding layer MDg may surround the plurality of semiconductor chips SCg. The molding layer MDg may include a polymer material. For example, the molding layer MDg may include an epoxy resin.</p><p id="p-0105" num="0104"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of a semiconductor device according to some example embodiments of the disclosure.</p><p id="p-0106" num="0105">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the semiconductor device may include a peripheral transistor PTRh and a cell transistor CTRh between a substrate <b>100</b><i>h </i>and an insulating structure INSh. The peripheral transistor PTRh and the cell transistor CTRh may be disposed in a transistor region TSRh. The semiconductor device may include element isolation films ISh defining active regions of the peripheral transistor PTRh and the cell transistor CTRh, a first contact CT<b>1</b><i>h </i>and a first conductive line CL<b>1</b><i>h</i>, which are connected to the peripheral transistor PTRh, second and third contacts CT<b>2</b><i>h </i>and CT<b>3</b><i>h</i>, which are connected to the cell transistor CTRh, a bit line BLh connected to the second contact CT<b>2</b><i>h</i>, and an information storage element DSh connected to the third contact CT<b>3</b><i>h</i>. For example, the information storage element DSh may be a capacitor and/or a memristor.</p><p id="p-0107" num="0106">A via insulating layer VIh extending through the substrate <b>100</b><i>h </i>and the insulating structure INSh may be provided, and via structures VSh extending through the via insulating layer VIh may be provided. The via insulating layer VIh and the via structures VSh may be disposed in a via region VIRh. The peripheral transistor PTRh and the cell transistor CTRh may not be disposed in the via region VIRh.</p><p id="p-0108" num="0107">In the semiconductor device according to the example embodiments of the disclosure, via structures alone may be disposed in a via region without disposition of any transistor and, as such, transistors may be relatively densely disposed in a transistor region. Thus, the semiconductor device may have a relatively small size, and/or may have an improved yield and/or a reduction in cost to manufacture.</p><p id="p-0109" num="0108">While various example embodiments of inventive concepts have been described with reference to the accompanying drawings, it should be understood by those of ordinary skill in the art that various modifications may be made without departing from the scope of the disclosure and without changing essential features thereof. Furthermore, example embodiments should not necessarily be construed as mutually exclusive. For example, some example embodiments may include features described with reference to one or more figures, and may also include other features described with reference to one or more other figures. Therefore, the above-described embodiments should be considered in a descriptive sense only and not for purposes of limitation.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device comprising:<claim-text>a substrate;</claim-text><claim-text>an insulating structure covering the substrate;</claim-text><claim-text>a transistor between the substrate and the insulating structure;</claim-text><claim-text>a via insulating layer extending through the insulating structure and the substrate;</claim-text><claim-text>a plurality of via structures extending through the via insulating layer;</claim-text><claim-text>a plurality of conductive structures respectively connected to the plurality of via structures; and</claim-text><claim-text>a plurality of bumps respectively connected to the conductive structures.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the via insulating layer contacts outer side walls of the plurality of via structures.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the via insulating layer surrounds the plurality of via structures.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a top surface of the via insulating layer is coplanar with a top surface of the substrate.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a bottom surface of the via insulating layer is coplanar with a bottom surface of the insulating structure.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the plurality of via structures comprises a conductive layer and a barrier layer surrounding the conductive layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a first insulating layer covering the substrate,</claim-text><claim-text>wherein top surfaces of the plurality of via structures are coplanar with a top surface of the first insulating layer.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein,<claim-text>the insulating structure comprises a second insulating layer covering the transistor, and a mask layer covering the second insulating layer, and</claim-text><claim-text>bottom surfaces of the plurality of via structures are coplanar with a bottom surface of the mask layer.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A semiconductor device comprising:<claim-text>a substrate;</claim-text><claim-text>an insulating structure covering a first surface of the substrate;</claim-text><claim-text>a plurality of transistors on the first surface of the substrate;</claim-text><claim-text>a via insulating layer extending through the substrate and the insulating structure; and</claim-text><claim-text>a plurality of first via structures surrounded by the via insulating layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein a bottom surface of the via insulating layer and bottom surfaces of the plurality of first via structures are coplanar.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising:<claim-text>a plurality of first outer insulating layers respectively surrounding the plurality of first via structures.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the via insulating layer surrounds the plurality of first outer insulating layers.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising:<claim-text>a second via structure extending through the substrate and the insulating structure; and</claim-text><claim-text>a second outer insulating layer surrounding the second via structure, wherein the second outer insulating layer contacts the substrate.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein a vertical length of each of the plurality of first via structures is greater than a vertical length of the via insulating layer.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein a vertical length of each of the plurality of first via structures is equal to a vertical length of the via insulating layer.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A semiconductor device comprising:<claim-text>a substrate;</claim-text><claim-text>an insulating structure covering the substrate;</claim-text><claim-text>a plurality of first transistors in a transistor region between the substrate and the insulating structure; and</claim-text><claim-text>a plurality of first via structures in a respective plurality of via regions and extending through the substrate and the insulating structure,</claim-text><claim-text>wherein the plurality of first transistors are apart from the via regions, and</claim-text><claim-text>the transistor region is between the plurality of via regions.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor device according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein,<claim-text>the transistor region comprises a first transistor sub-region and a second transistor sub-region, and</claim-text><claim-text>the semiconductor device further comprises a transistor via region between the first and second transistor sub-regions.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor device according to <claim-ref idref="CLM-00017">claim 17</claim-ref>, further comprising:<claim-text>a plurality of second transistors in the transistor via region; and</claim-text><claim-text>a plurality of second via structures in the transistor via region.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor device according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising:<claim-text>a plurality of via insulating layers extending through the substrate and the insulating structure,</claim-text><claim-text>wherein the plurality of via insulating layers are in the plurality of via regions, respectively.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the first transistors are apart from the via insulating layers.</claim-text></claim></claims></us-patent-application>