<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calc_media_arit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bc.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1527011041" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1527011041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527014211" xil_pn:in_ck="8325912473005136559" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1527014209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bc.vhd"/>
      <outfile xil_pn:name="bo.vhd"/>
      <outfile xil_pn:name="bo_tb.vhd"/>
      <outfile xil_pn:name="check_menor.vhd"/>
      <outfile xil_pn:name="maquina.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="sub.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1527011041" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1484006710410029369" xil_pn:start_ts="1527011041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
