
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2048:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb08000ff; valaddr_reg:x3; val_offset:6144*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6144*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2049:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb08001ff; valaddr_reg:x3; val_offset:6147*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6147*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2050:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb08003ff; valaddr_reg:x3; val_offset:6150*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6150*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2051:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb08007ff; valaddr_reg:x3; val_offset:6153*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6153*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2052:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0800fff; valaddr_reg:x3; val_offset:6156*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6156*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2053:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0801fff; valaddr_reg:x3; val_offset:6159*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6159*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2054:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0803fff; valaddr_reg:x3; val_offset:6162*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6162*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2055:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0807fff; valaddr_reg:x3; val_offset:6165*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6165*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2056:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb080ffff; valaddr_reg:x3; val_offset:6168*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6168*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2057:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb081ffff; valaddr_reg:x3; val_offset:6171*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6171*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2058:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb083ffff; valaddr_reg:x3; val_offset:6174*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6174*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2059:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb087ffff; valaddr_reg:x3; val_offset:6177*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6177*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2060:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb08fffff; valaddr_reg:x3; val_offset:6180*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6180*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2061:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb09fffff; valaddr_reg:x3; val_offset:6183*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6183*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2062:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0bfffff; valaddr_reg:x3; val_offset:6186*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6186*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2063:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0c00000; valaddr_reg:x3; val_offset:6189*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6189*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2064:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0e00000; valaddr_reg:x3; val_offset:6192*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6192*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2065:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0f00000; valaddr_reg:x3; val_offset:6195*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6195*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2066:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0f80000; valaddr_reg:x3; val_offset:6198*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6198*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2067:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fc0000; valaddr_reg:x3; val_offset:6201*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6201*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2068:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fe0000; valaddr_reg:x3; val_offset:6204*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6204*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2069:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ff0000; valaddr_reg:x3; val_offset:6207*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6207*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2070:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ff8000; valaddr_reg:x3; val_offset:6210*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6210*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2071:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffc000; valaddr_reg:x3; val_offset:6213*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6213*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2072:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffe000; valaddr_reg:x3; val_offset:6216*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6216*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2073:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fff000; valaddr_reg:x3; val_offset:6219*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6219*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2074:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fff800; valaddr_reg:x3; val_offset:6222*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6222*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2075:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffc00; valaddr_reg:x3; val_offset:6225*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6225*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2076:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffe00; valaddr_reg:x3; val_offset:6228*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6228*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2077:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffff00; valaddr_reg:x3; val_offset:6231*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6231*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2078:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffff80; valaddr_reg:x3; val_offset:6234*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6234*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2079:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffffc0; valaddr_reg:x3; val_offset:6237*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6237*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2080:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffffe0; valaddr_reg:x3; val_offset:6240*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6240*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2081:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffff0; valaddr_reg:x3; val_offset:6243*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6243*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2082:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffff8; valaddr_reg:x3; val_offset:6246*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6246*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2083:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffffc; valaddr_reg:x3; val_offset:6249*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6249*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2084:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0fffffe; valaddr_reg:x3; val_offset:6252*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6252*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2085:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x61 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xb0ffffff; valaddr_reg:x3; val_offset:6255*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6255*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2086:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbf800001; valaddr_reg:x3; val_offset:6258*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6258*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2087:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbf800003; valaddr_reg:x3; val_offset:6261*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6261*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2088:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbf800007; valaddr_reg:x3; val_offset:6264*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6264*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2089:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbf999999; valaddr_reg:x3; val_offset:6267*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6267*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2090:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:6270*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6270*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2091:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:6273*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6273*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2092:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:6276*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6276*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2093:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:6279*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6279*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2094:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:6282*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6282*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2095:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:6285*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6285*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2096:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:6288*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6288*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2097:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:6291*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6291*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2098:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:6294*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6294*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2099:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:6297*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6297*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2100:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:6300*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6300*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2101:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x192922 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x55f1fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d192922; op2val:0x81d5f1fb;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:6303*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6303*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2102:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:6306*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6306*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2103:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:6309*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6309*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2104:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:6312*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6312*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2105:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:6315*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6315*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2106:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:6318*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6318*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2107:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:6321*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6321*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2108:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:6324*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6324*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2109:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:6327*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6327*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2110:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:6330*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6330*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2111:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:6333*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6333*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2112:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:6336*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6336*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2113:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:6339*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6339*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2114:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:6342*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6342*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2115:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:6345*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6345*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2116:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:6348*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6348*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2117:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:6351*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6351*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2118:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b800000; valaddr_reg:x3; val_offset:6354*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6354*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2119:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b800001; valaddr_reg:x3; val_offset:6357*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6357*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2120:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b800003; valaddr_reg:x3; val_offset:6360*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6360*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2121:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b800007; valaddr_reg:x3; val_offset:6363*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6363*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2122:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b80000f; valaddr_reg:x3; val_offset:6366*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6366*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2123:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b80001f; valaddr_reg:x3; val_offset:6369*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6369*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2124:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b80003f; valaddr_reg:x3; val_offset:6372*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6372*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2125:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b80007f; valaddr_reg:x3; val_offset:6375*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6375*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2126:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b8000ff; valaddr_reg:x3; val_offset:6378*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6378*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2127:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b8001ff; valaddr_reg:x3; val_offset:6381*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6381*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2128:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b8003ff; valaddr_reg:x3; val_offset:6384*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6384*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2129:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b8007ff; valaddr_reg:x3; val_offset:6387*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6387*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2130:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b800fff; valaddr_reg:x3; val_offset:6390*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6390*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2131:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b801fff; valaddr_reg:x3; val_offset:6393*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6393*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2132:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b803fff; valaddr_reg:x3; val_offset:6396*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6396*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2133:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b807fff; valaddr_reg:x3; val_offset:6399*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6399*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2134:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b80ffff; valaddr_reg:x3; val_offset:6402*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6402*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2135:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b81ffff; valaddr_reg:x3; val_offset:6405*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6405*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2136:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b83ffff; valaddr_reg:x3; val_offset:6408*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6408*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2137:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b87ffff; valaddr_reg:x3; val_offset:6411*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6411*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2138:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b8fffff; valaddr_reg:x3; val_offset:6414*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6414*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2139:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3b9fffff; valaddr_reg:x3; val_offset:6417*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6417*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2140:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bbfffff; valaddr_reg:x3; val_offset:6420*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6420*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2141:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bc00000; valaddr_reg:x3; val_offset:6423*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6423*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2142:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3be00000; valaddr_reg:x3; val_offset:6426*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6426*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2143:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bf00000; valaddr_reg:x3; val_offset:6429*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6429*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2144:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bf80000; valaddr_reg:x3; val_offset:6432*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6432*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2145:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfc0000; valaddr_reg:x3; val_offset:6435*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6435*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2146:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfe0000; valaddr_reg:x3; val_offset:6438*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6438*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2147:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bff0000; valaddr_reg:x3; val_offset:6441*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6441*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2148:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bff8000; valaddr_reg:x3; val_offset:6444*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6444*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2149:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffc000; valaddr_reg:x3; val_offset:6447*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6447*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2150:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffe000; valaddr_reg:x3; val_offset:6450*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6450*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2151:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfff000; valaddr_reg:x3; val_offset:6453*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6453*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2152:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfff800; valaddr_reg:x3; val_offset:6456*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6456*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2153:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffc00; valaddr_reg:x3; val_offset:6459*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6459*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2154:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffe00; valaddr_reg:x3; val_offset:6462*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6462*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2155:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffff00; valaddr_reg:x3; val_offset:6465*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6465*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2156:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffff80; valaddr_reg:x3; val_offset:6468*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6468*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2157:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffffc0; valaddr_reg:x3; val_offset:6471*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6471*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2158:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffffe0; valaddr_reg:x3; val_offset:6474*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6474*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2159:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffff0; valaddr_reg:x3; val_offset:6477*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6477*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2160:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffff8; valaddr_reg:x3; val_offset:6480*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6480*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2161:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffffc; valaddr_reg:x3; val_offset:6483*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6483*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2162:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bfffffe; valaddr_reg:x3; val_offset:6486*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6486*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2163:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x2a943e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d2a943e; op2val:0x0;
op3val:0x3bffffff; valaddr_reg:x3; val_offset:6489*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6489*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2164:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f800000; valaddr_reg:x3; val_offset:6492*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6492*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2165:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f800001; valaddr_reg:x3; val_offset:6495*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6495*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2166:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f800003; valaddr_reg:x3; val_offset:6498*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6498*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2167:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f800007; valaddr_reg:x3; val_offset:6501*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6501*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2168:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f80000f; valaddr_reg:x3; val_offset:6504*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6504*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2169:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f80001f; valaddr_reg:x3; val_offset:6507*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6507*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2170:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f80003f; valaddr_reg:x3; val_offset:6510*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6510*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2171:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f80007f; valaddr_reg:x3; val_offset:6513*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6513*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2172:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f8000ff; valaddr_reg:x3; val_offset:6516*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6516*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2173:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f8001ff; valaddr_reg:x3; val_offset:6519*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6519*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2174:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f8003ff; valaddr_reg:x3; val_offset:6522*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6522*0 + 3*16*FLEN/8, x4, x1, x2)

inst_2175:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x3b85b9 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x2ebde8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d3b85b9; op2val:0x1aebde8;
op3val:0x3f8007ff; valaddr_reg:x3; val_offset:6525*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 6525*0 + 3*16*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961178879,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961179135,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961179647,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961180671,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961182719,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961186815,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961195007,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961211391,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961244159,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961309695,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961440767,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2961702911,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2962227199,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2963275775,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2965372927,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2965372928,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2967470080,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2968518656,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969042944,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969305088,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969436160,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969501696,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969534464,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969550848,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969559040,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969563136,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969565184,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969566208,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969566720,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969566976,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567104,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567168,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567200,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567216,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567224,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567228,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567230,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(2969567231,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2098800930,32,FLEN)
NAN_BOXED(2178281979,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244352,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244353,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244355,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244359,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244367,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244383,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244415,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244479,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244607,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998244863,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998245375,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998246399,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998248447,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998252543,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998260735,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998277119,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998309887,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998375423,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998506495,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(998768639,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(999292927,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1000341503,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1002438655,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1002438656,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1004535808,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1005584384,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006108672,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006370816,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006501888,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006567424,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006600192,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006616576,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006624768,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006628864,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006630912,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006631936,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632448,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632704,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632832,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632896,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632928,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632944,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632952,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632956,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632958,32,FLEN)
NAN_BOXED(2099942462,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1006632959,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353216,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353231,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353247,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353279,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353343,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353471,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065353727,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065354239,32,FLEN)
NAN_BOXED(2101052857,32,FLEN)
NAN_BOXED(28229096,32,FLEN)
NAN_BOXED(1065355263,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
