xst -intstyle ise -ifn "E:/Verilog programs/half_subtractor/half_subtractor.xst" -ofn "E:/Verilog programs/half_subtractor/half_subtractor.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx4-tqg144-3 "half_subtractor.ngc" half_subtractor.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o half_subtractor_map.ncd half_subtractor.ngd half_subtractor.pcf 
par -w -intstyle ise -ol high -mt off half_subtractor_map.ncd half_subtractor.ncd half_subtractor.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml half_subtractor.twx half_subtractor.ncd -o half_subtractor.twr half_subtractor.pcf 
