INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_depacketizer_0_0/sim/rx_depacketizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_depacketizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_clk_wiz_0_0/rx_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/sim/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_ila_0_0/sim/rx_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sources_1/bd/rx/hdl/rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/rx/rx.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
