Library ieee;
use ieee.std_logic_1164.ALL;

ENTITY RECEIVER IS

Port( 	clock,reset: 	IN 	std_logic;
	channel:	IN 	std_logic;
	ON_OFF:		OUT 	std_logic;
	result:		OUT 	std_logic_vector(3 DOWNTO 0));
END RECEIVER;

