$date
	Fri Apr 26 11:04:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ dir $end
$var reg 1 % en $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ dir $end
$var wire 1 % en $end
$var wire 1 & rst $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
1&
1%
0$
0#
0"
bx !
$end
#5000
b0 !
b0 '
1"
#10000
0"
0&
#15000
1"
#20000
0"
1#
#25000
b1 !
b1 '
1"
#30000
0"
0#
#35000
b10 !
b10 '
1"
#40000
0"
1#
#45000
b101 !
b101 '
1"
#50000
0"
0%
#55000
1"
#60000
0"
0#
#65000
1"
#70000
0"
1$
1%
#75000
b10 !
b10 '
1"
#80000
0"
1#
#85000
b1001 !
b1001 '
1"
#90000
0"
0#
#95000
b100 !
b100 '
1"
#100000
0"
1#
#105000
b1010 !
b1010 '
1"
#110000
0"
#115000
b1101 !
b1101 '
1"
#120000
0"
