{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652659635936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659635947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:07:15 2022 " "Processing started: Sun May 15 19:07:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659635947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652659635947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto4 -c Proyecto4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652659635947 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652659636801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyecto4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyecto4-arquitecturaProyecto4 " "Found design unit 1: Proyecto4-arquitecturaProyecto4" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652863 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyecto4 " "Found entity 1: Proyecto4" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_de_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_de_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_de_frecuencia-arquitectura_divisor_de_frecuencia " "Found design unit 1: divisor_de_frecuencia-arquitectura_divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652867 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_frecuencia " "Found entity 1: divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senial-arquitectura_senial " "Found design unit 1: senial-arquitectura_senial" {  } { { "senial.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652871 ""} { "Info" "ISGN_ENTITY_NAME" "1 senial " "Found entity 1: senial" {  } { { "senial.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arquitectura_movimiento " "Found design unit 1: movimiento-arquitectura_movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652875 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_button-arquitectura_Button " "Found design unit 1: entrada_button-arquitectura_Button" {  } { { "entrada_button.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/entrada_button.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652879 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_button " "Found entity 1: entrada_button" {  } { { "entrada_button.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/entrada_button.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segundos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segundos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segundos-arquitectura_segundos " "Found design unit 1: segundos-arquitectura_segundos" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652884 ""} { "Info" "ISGN_ENTITY_NAME" "1 segundos " "Found entity 1: segundos" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minutos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minutos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minutos-arquitectura_minutos " "Found design unit 1: minutos-arquitectura_minutos" {  } { { "minutos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/minutos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652888 ""} { "Info" "ISGN_ENTITY_NAME" "1 minutos " "Found entity 1: minutos" {  } { { "minutos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/minutos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file horas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 horas-arquitectura_horas " "Found design unit 1: horas-arquitectura_horas" {  } { { "horas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/horas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652892 ""} { "Info" "ISGN_ENTITY_NAME" "1 horas " "Found entity 1: horas" {  } { { "horas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/horas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decenas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decenas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decenas-arquitectura_decenas " "Found design unit 1: display_decenas-arquitectura_decenas" {  } { { "display_decenas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_decenas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652896 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decenas " "Found entity 1: display_decenas" {  } { { "display_decenas.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_decenas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_unidades.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_unidades.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_unidades-arquitectura_unidades " "Found design unit 1: display_unidades-arquitectura_unidades" {  } { { "display_unidades.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_unidades.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652900 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_unidades " "Found entity 1: display_unidades" {  } { { "display_unidades.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/display_unidades.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arquitectura_ROM " "Found design unit 1: rom-arquitectura_ROM" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652907 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senial_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senial_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senial_sensor-arquitectura_senial_sensor " "Found design unit 1: senial_sensor-arquitectura_senial_sensor" {  } { { "senial_sensor.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial_sensor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652912 ""} { "Info" "ISGN_ENTITY_NAME" "1 senial_sensor " "Found entity 1: senial_sensor" {  } { { "senial_sensor.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/senial_sensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-arquitectura_trigger " "Found design unit 1: trigger-arquitectura_trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652916 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitectura_contador " "Found design unit 1: contador-arquitectura_contador" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652920 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipo_de_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipo_de_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipo_de_salida-arquitectura_tipo_de_salida " "Found design unit 1: tipo_de_salida-arquitectura_tipo_de_salida" {  } { { "tipo_de_salida.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/tipo_de_salida.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652925 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipo_de_salida " "Found entity 1: tipo_de_salida" {  } { { "tipo_de_salida.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/tipo_de_salida.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652659652925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652659652925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto4 " "Elaborating entity \"Proyecto4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652659652994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_reloj A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_reloj\"" {  } { { "Proyecto4.vhd" "divf_reloj" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659652998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segundos segundos:segundero A:arquitectura_segundos " "Elaborating entity \"segundos\" using architecture \"A:arquitectura_segundos\" for hierarchy \"segundos:segundero\"" {  } { { "Proyecto4.vhd" "segundero" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(18) " "VHDL Process Statement warning at segundos.vhd(18): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653001 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton1 segundos.vhd(28) " "VHDL Process Statement warning at segundos.vhd(28): signal \"boton1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(28) " "VHDL Process Statement warning at segundos.vhd(28): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton1 segundos.vhd(30) " "VHDL Process Statement warning at segundos.vhd(30): signal \"boton1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(30) " "VHDL Process Statement warning at segundos.vhd(30): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boton2 segundos.vhd(37) " "VHDL Process Statement warning at segundos.vhd(37): signal \"boton2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dsw1 segundos.vhd(37) " "VHDL Process Statement warning at segundos.vhd(37): signal \"dsw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653002 "|Proyecto4|segundos:segundero"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "minutos minutos:minutero A:arquitectura_minutos " "Elaborating entity \"minutos\" using architecture \"A:arquitectura_minutos\" for hierarchy \"minutos:minutero\"" {  } { { "Proyecto4.vhd" "minutero" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "horas horas:hora A:arquitectura_horas " "Elaborating entity \"horas\" using architecture \"A:arquitectura_horas\" for hierarchy \"horas:hora\"" {  } { { "Proyecto4.vhd" "hora" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_unidades display_unidades:display_seg_unidad A:arquitectura_unidades " "Elaborating entity \"display_unidades\" using architecture \"A:arquitectura_unidades\" for hierarchy \"display_unidades:display_seg_unidad\"" {  } { { "Proyecto4.vhd" "display_seg_unidad" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_decenas display_decenas:display_seg_decena A:arquitectura_decenas " "Elaborating entity \"display_decenas\" using architecture \"A:arquitectura_decenas\" for hierarchy \"display_decenas:display_seg_decena\"" {  } { { "Proyecto4.vhd" "display_seg_decena" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_servo A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_servo\"" {  } { { "Proyecto4.vhd" "divf_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:Memoria_ROM A:arquitectura_rom " "Elaborating entity \"rom\" using architecture \"A:arquitectura_rom\" for hierarchy \"rom:Memoria_ROM\"" {  } { { "Proyecto4.vhd" "Memoria_ROM" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mm rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss rom.vhd(37) " "VHDL Process Statement warning at rom.vhd(37): signal \"ss\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mm rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"mm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ss rom.vhd(39) " "VHDL Process Statement warning at rom.vhd(39): signal \"ss\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/rom.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653023 "|Proyecto4|rom:Memoria_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:Mov_servo A:arquitectura_movimiento " "Elaborating entity \"movimiento\" using architecture \"A:arquitectura_movimiento\" for hierarchy \"movimiento:Mov_servo\"" {  } { { "Proyecto4.vhd" "Mov_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653040 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_de_salida movimiento.vhd(24) " "VHDL Process Statement warning at movimiento.vhd(24): signal \"valor_de_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/movimiento.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653041 "|Proyecto4|movimiento:Mov_servo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senial senial:Senial_servo A:arquitectura_senial " "Elaborating entity \"senial\" using architecture \"A:arquitectura_senial\" for hierarchy \"senial:Senial_servo\"" {  } { { "Proyecto4.vhd" "Senial_servo" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senial_sensor senial_sensor:Senial_sensor A:arquitectura_senial_sensor " "Elaborating entity \"senial_sensor\" using architecture \"A:arquitectura_senial_sensor\" for hierarchy \"senial_sensor:Senial_sensor\"" {  } { { "Proyecto4.vhd" "Senial_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "trigger trigger:Trigger_sensor A:arquitectura_trigger " "Elaborating entity \"trigger\" using architecture \"A:arquitectura_trigger\" for hierarchy \"trigger:Trigger_sensor\"" {  } { { "Proyecto4.vhd" "Trigger_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653048 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "echo trigger.vhd(15) " "VHDL Process Statement warning at trigger.vhd(15): signal \"echo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653048 "|Proyecto4|trigger:Trigger_sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida trigger.vhd(13) " "VHDL Process Statement warning at trigger.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1652659653049 "|Proyecto4|trigger:Trigger_sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida trigger.vhd(13) " "Inferred latch for \"salida\" at trigger.vhd(13)" {  } { { "trigger.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/trigger.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652659653049 "|Proyecto4|trigger:Trigger_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisor_de_frecuencia divisor_de_frecuencia:divf_sensor A:arquitectura_divisor_de_frecuencia " "Elaborating entity \"divisor_de_frecuencia\" using architecture \"A:arquitectura_divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divf_sensor\"" {  } { { "Proyecto4.vhd" "divf_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador contador:Contador_sensor A:arquitectura_contador " "Elaborating entity \"contador\" using architecture \"A:arquitectura_contador\" for hierarchy \"contador:Contador_sensor\"" {  } { { "Proyecto4.vhd" "Contador_sensor" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653053 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst contador.vhd(16) " "VHDL Process Statement warning at contador.vhd(16): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653054 "|Proyecto4|contador:Contador_sensor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk contador.vhd(18) " "VHDL Process Statement warning at contador.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/contador.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1652659653054 "|Proyecto4|contador:Contador_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tipo_de_salida tipo_de_salida:salida_servomotor_10 A:arquitectura_tipo_de_salida " "Elaborating entity \"tipo_de_salida\" using architecture \"A:arquitectura_tipo_de_salida\" for hierarchy \"tipo_de_salida:salida_servomotor_10\"" {  } { { "Proyecto4.vhd" "salida_servomotor_10" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652659653055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display6\[1\] GND " "Pin \"display6\[1\]\" is stuck at GND" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652659654525 "|Proyecto4|display6[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652659654525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652659654666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652659656131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652659656131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dsw\[1\] " "No output dependent on input pin \"dsw\[1\]\"" {  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652659656259 "|Proyecto4|dsw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652659656259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652659656260 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652659656260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "488 " "Implemented 488 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652659656260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652659656260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659656353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:07:36 2022 " "Processing ended: Sun May 15 19:07:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659656353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659656353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659656353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652659656353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652659659448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659659462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:07:38 2022 " "Processing started: Sun May 15 19:07:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659659462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652659659462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652659659462 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652659659777 ""}
{ "Info" "0" "" "Project  = Proyecto4" {  } {  } 0 0 "Project  = Proyecto4" 0 0 "Fitter" 0 0 1652659659778 ""}
{ "Info" "0" "" "Revision = Proyecto4" {  } {  } 0 0 "Revision = Proyecto4" 0 0 "Fitter" 0 0 1652659659778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1652659659925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto4 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Proyecto4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652659659943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652659659997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652659659997 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652659660274 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652659660286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C7G " "Device 10M08DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652659660771 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652659660771 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1108 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1110 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1112 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1114 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1116 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1118 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1120 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1122 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652659660781 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652659660781 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652659660784 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652659660784 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652659660784 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652659660784 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652659660788 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 50 " "No exact pin location assignment(s) for 1 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652659661269 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1652659662046 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto4.sdc " "Synopsys Design Constraints File file not found: 'Proyecto4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652659662047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652659662048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652659662058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652659662059 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652659662060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662110 ""}  } { { "Proyecto4.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/Proyecto4.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 1102 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_de_frecuencia:divf_reloj\|clkl  " "Automatically promoted node divisor_de_frecuencia:divf_reloj\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_frecuencia:divf_reloj\|clkl~0 " "Destination node divisor_de_frecuencia:divf_reloj\|clkl~0" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 713 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652659662110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652659662110 ""}  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 315 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segundos:segundero\|cambio_min  " "Automatically promoted node segundos:segundero\|cambio_min " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "segundos:segundero\|cambio_min~0 " "Destination node segundos:segundero\|cambio_min~0" {  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 714 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } { { "segundos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/segundos.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "minutos:minutero\|cambio_hrs  " "Automatically promoted node minutos:minutero\|cambio_hrs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } { { "minutos.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/minutos.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 248 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_de_frecuencia:divf_sensor\|clkl  " "Automatically promoted node divisor_de_frecuencia:divf_sensor\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_frecuencia:divf_sensor\|clkl~0 " "Destination node divisor_de_frecuencia:divf_sensor\|clkl~0" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 849 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_de_frecuencia:divf_servo\|clkl  " "Automatically promoted node divisor_de_frecuencia:divf_servo\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_de_frecuencia:divf_servo\|clkl~0 " "Destination node divisor_de_frecuencia:divf_servo\|clkl~0" {  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 567 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } { { "divisor_de_frecuencia.vhd" "" { Text "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/divisor_de_frecuencia.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "minutos:minutero\|process_0~0  " "Automatically promoted node minutos:minutero\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652659662111 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652659662111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652659662982 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652659662983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652659662983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652659662985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652659662987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652659662989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652659662989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652659662990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652659663025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1652659663028 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652659663028 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1652659663118 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1652659663118 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652659663118 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 45 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 34 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652659663121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1652659663121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652659663121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652659663448 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652659663456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652659667676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652659668026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652659668086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652659671963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652659671963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652659672890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1652659675220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652659675220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652659677242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1652659677243 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652659677243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652659677270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652659677388 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1652659677388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652659678326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652659678419 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1652659678420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652659679643 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652659681454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/output_files/Proyecto4.fit.smsg " "Generated suppressed messages file C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/output_files/Proyecto4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652659682114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659682871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:08:02 2022 " "Processing ended: Sun May 15 19:08:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659682871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659682871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659682871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652659682871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652659685235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659685248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:08:05 2022 " "Processing started: Sun May 15 19:08:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659685248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652659685248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652659685248 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652659688570 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652659688767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659689847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:08:09 2022 " "Processing ended: Sun May 15 19:08:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659689847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659689847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659689847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652659689847 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652659690519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652659693478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659693493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:08:12 2022 " "Processing started: Sun May 15 19:08:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659693493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652659693493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto4 -c Proyecto4 " "Command: quartus_sta Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652659693493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1652659693835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652659694236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652659694288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1652659694288 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1652659694766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto4.sdc " "Synopsys Design Constraints File file not found: 'Proyecto4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1652659694910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1652659694911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name segundos:segundero\|cambio_min segundos:segundero\|cambio_min " "create_clock -period 1.000 -name segundos:segundero\|cambio_min segundos:segundero\|cambio_min" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_de_frecuencia:divf_reloj\|clkl divisor_de_frecuencia:divf_reloj\|clkl " "create_clock -period 1.000 -name divisor_de_frecuencia:divf_reloj\|clkl divisor_de_frecuencia:divf_reloj\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_de_frecuencia:divf_servo\|clkl divisor_de_frecuencia:divf_servo\|clkl " "create_clock -period 1.000 -name divisor_de_frecuencia:divf_servo\|clkl divisor_de_frecuencia:divf_servo\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name minutos:minutero\|cambio_hrs minutos:minutero\|cambio_hrs " "create_clock -period 1.000 -name minutos:minutero\|cambio_hrs minutos:minutero\|cambio_hrs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_de_frecuencia:divf_sensor\|clkl divisor_de_frecuencia:divf_sensor\|clkl " "create_clock -period 1.000 -name divisor_de_frecuencia:divf_sensor\|clkl divisor_de_frecuencia:divf_sensor\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "create_clock -period 1.000 -name echo echo" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1652659694915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1652659695107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695109 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1652659695111 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1652659695128 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1652659695162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1652659695166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.532 " "Worst-case setup slack is -4.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.532            -115.655 divisor_de_frecuencia:divf_reloj\|clkl  " "   -4.532            -115.655 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.025              -9.986 divisor_de_frecuencia:divf_servo\|clkl  " "   -4.025              -9.986 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.772            -148.189 clk  " "   -3.772            -148.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424            -109.933 segundos:segundero\|cambio_min  " "   -3.424            -109.933 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724              -2.724 echo  " "   -2.724              -2.724 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561             -53.890 minutos:minutero\|cambio_hrs  " "   -2.561             -53.890 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204             -19.626 divisor_de_frecuencia:divf_sensor\|clkl  " "   -2.204             -19.626 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659695171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    0.394               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk  " "    0.425               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 minutos:minutero\|cambio_hrs  " "    0.507               0.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 divisor_de_frecuencia:divf_servo\|clkl  " "    0.528               0.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 segundos:segundero\|cambio_min  " "    0.653               0.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 divisor_de_frecuencia:divf_reloj\|clkl  " "    0.711               0.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.353               0.000 echo  " "    2.353               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659695225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.462 " "Worst-case recovery slack is -1.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -16.082 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.462             -16.082 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659695251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.734 " "Worst-case removal slack is 1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    1.734               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659695256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.000 clk  " "   -3.000             -82.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl  " "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 segundos:segundero\|cambio_min  " "   -1.000             -33.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 minutos:minutero\|cambio_hrs  " "   -1.000             -32.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl  " "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659695262 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1652659695306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1652659695310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1652659695343 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1652659695343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1652659696799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1652659696948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1652659697015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.154 " "Worst-case setup slack is -4.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154            -103.555 divisor_de_frecuencia:divf_reloj\|clkl  " "   -4.154            -103.555 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.604              -8.277 divisor_de_frecuencia:divf_servo\|clkl  " "   -3.604              -8.277 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.437            -127.327 clk  " "   -3.437            -127.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.061             -98.169 segundos:segundero\|cambio_min  " "   -3.061             -98.169 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354              -2.354 echo  " "   -2.354              -2.354 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201             -45.491 minutos:minutero\|cambio_hrs  " "   -2.201             -45.491 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962             -16.892 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.962             -16.892 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659697051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    0.356               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk  " "    0.396               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 minutos:minutero\|cambio_hrs  " "    0.461               0.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 divisor_de_frecuencia:divf_servo\|clkl  " "    0.474               0.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 segundos:segundero\|cambio_min  " "    0.603               0.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 divisor_de_frecuencia:divf_reloj\|clkl  " "    0.739               0.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.014               0.000 echo  " "    2.014               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659697060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.403 " "Worst-case recovery slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.403             -15.433 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659697088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.620 " "Worst-case removal slack is 1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    1.620               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659697094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.000 clk  " "   -3.000             -82.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl  " "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 segundos:segundero\|cambio_min  " "   -1.000             -33.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 minutos:minutero\|cambio_hrs  " "   -1.000             -32.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl  " "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659697137 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1652659697149 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1652659697151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1652659698025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.439 " "Worst-case setup slack is -1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439             -29.564 divisor_de_frecuencia:divf_reloj\|clkl  " "   -1.439             -29.564 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160              -1.160 divisor_de_frecuencia:divf_servo\|clkl  " "   -1.160              -1.160 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066             -16.622 clk  " "   -1.066             -16.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -0.917 echo  " "   -0.917              -0.917 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800             -25.154 segundos:segundero\|cambio_min  " "   -0.800             -25.154 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796              -9.404 divisor_de_frecuencia:divf_sensor\|clkl  " "   -0.796              -9.404 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -3.823 minutos:minutero\|cambio_hrs  " "   -0.391              -3.823 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659698031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 divisor_de_frecuencia:divf_reloj\|clkl  " "    0.113               0.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    0.151               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk  " "    0.166               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 minutos:minutero\|cambio_hrs  " "    0.183               0.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 divisor_de_frecuencia:divf_servo\|clkl  " "    0.200               0.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 segundos:segundero\|cambio_min  " "    0.250               0.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 echo  " "    1.215               0.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659698043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.019 " "Worst-case recovery slack is -0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.209 divisor_de_frecuencia:divf_sensor\|clkl  " "   -0.019              -0.209 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659698080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.536 " "Worst-case removal slack is 0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 divisor_de_frecuencia:divf_sensor\|clkl  " "    0.536               0.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659698091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.514 clk  " "   -3.000             -86.514 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 echo  " "   -3.000              -3.000 echo " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl  " "   -1.000             -33.000 divisor_de_frecuencia:divf_reloj\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 segundos:segundero\|cambio_min  " "   -1.000             -33.000 segundos:segundero\|cambio_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 minutos:minutero\|cambio_hrs  " "   -1.000             -32.000 minutos:minutero\|cambio_hrs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl  " "   -1.000             -12.000 divisor_de_frecuencia:divf_sensor\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl  " "   -1.000              -8.000 divisor_de_frecuencia:divf_servo\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1652659698118 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1652659698181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652659699173 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1652659699174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659699417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:08:19 2022 " "Processing ended: Sun May 15 19:08:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659699417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659699417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659699417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652659699417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652659701823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659701837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:08:21 2022 " "Processing started: Sun May 15 19:08:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659701837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652659701837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto4 -c Proyecto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652659701837 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1652659702983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto4.vho C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/simulation/modelsim/ simulation " "Generated file Proyecto4.vho in folder \"C:/Users/Alejandro Sanchez/Desktop/VLSI/Proyecto4_Yasmin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1652659703242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659703358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:08:23 2022 " "Processing ended: Sun May 15 19:08:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659703358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659703358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659703358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652659703358 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652659704018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652659705970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652659705981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 19:08:25 2022 " "Processing started: Sun May 15 19:08:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652659705981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652659705981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Proyecto4 -c Proyecto4 --netlist_type=sgate " "Command: quartus_npp Proyecto4 -c Proyecto4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652659705981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652659706618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 19:08:26 2022 " "Processing ended: Sun May 15 19:08:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652659706618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652659706618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652659706618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1652659706618 ""}
