|Cwiczenie4
iSW[0] => mux3bit8to1:Mux0.U4[0]
iSW[0] => mux3bit8to1:Mux1.U3[0]
iSW[0] => mux3bit8to1:Mux2.U2[0]
iSW[0] => mux3bit8to1:Mux3.U1[0]
iSW[0] => mux3bit8to1:Mux4.U0[0]
iSW[0] => mux3bit8to1:Mux5.U6[0]
iSW[0] => mux3bit8to1:Mux6.U5[0]
iSW[1] => mux3bit8to1:Mux0.U4[1]
iSW[1] => mux3bit8to1:Mux1.U3[1]
iSW[1] => mux3bit8to1:Mux2.U2[1]
iSW[1] => mux3bit8to1:Mux3.U1[1]
iSW[1] => mux3bit8to1:Mux4.U0[1]
iSW[1] => mux3bit8to1:Mux5.U6[1]
iSW[1] => mux3bit8to1:Mux6.U5[1]
iSW[2] => mux3bit8to1:Mux0.U4[2]
iSW[2] => mux3bit8to1:Mux1.U3[2]
iSW[2] => mux3bit8to1:Mux2.U2[2]
iSW[2] => mux3bit8to1:Mux3.U1[2]
iSW[2] => mux3bit8to1:Mux4.U0[2]
iSW[2] => mux3bit8to1:Mux5.U6[2]
iSW[2] => mux3bit8to1:Mux6.U5[2]
iSW[3] => mux3bit8to1:Mux0.U3[0]
iSW[3] => mux3bit8to1:Mux1.U2[0]
iSW[3] => mux3bit8to1:Mux2.U1[0]
iSW[3] => mux3bit8to1:Mux3.U0[0]
iSW[3] => mux3bit8to1:Mux4.U6[0]
iSW[3] => mux3bit8to1:Mux5.U5[0]
iSW[3] => mux3bit8to1:Mux6.U4[0]
iSW[4] => mux3bit8to1:Mux0.U3[1]
iSW[4] => mux3bit8to1:Mux1.U2[1]
iSW[4] => mux3bit8to1:Mux2.U1[1]
iSW[4] => mux3bit8to1:Mux3.U0[1]
iSW[4] => mux3bit8to1:Mux4.U6[1]
iSW[4] => mux3bit8to1:Mux5.U5[1]
iSW[4] => mux3bit8to1:Mux6.U4[1]
iSW[5] => mux3bit8to1:Mux0.U3[2]
iSW[5] => mux3bit8to1:Mux1.U2[2]
iSW[5] => mux3bit8to1:Mux2.U1[2]
iSW[5] => mux3bit8to1:Mux3.U0[2]
iSW[5] => mux3bit8to1:Mux4.U6[2]
iSW[5] => mux3bit8to1:Mux5.U5[2]
iSW[5] => mux3bit8to1:Mux6.U4[2]
iSW[6] => mux3bit8to1:Mux0.U2[0]
iSW[6] => mux3bit8to1:Mux1.U1[0]
iSW[6] => mux3bit8to1:Mux2.U0[0]
iSW[6] => mux3bit8to1:Mux3.U6[0]
iSW[6] => mux3bit8to1:Mux4.U5[0]
iSW[6] => mux3bit8to1:Mux5.U4[0]
iSW[6] => mux3bit8to1:Mux6.U3[0]
iSW[7] => mux3bit8to1:Mux0.U2[1]
iSW[7] => mux3bit8to1:Mux1.U1[1]
iSW[7] => mux3bit8to1:Mux2.U0[1]
iSW[7] => mux3bit8to1:Mux3.U6[1]
iSW[7] => mux3bit8to1:Mux4.U5[1]
iSW[7] => mux3bit8to1:Mux5.U4[1]
iSW[7] => mux3bit8to1:Mux6.U3[1]
iSW[8] => mux3bit8to1:Mux0.U2[2]
iSW[8] => mux3bit8to1:Mux1.U1[2]
iSW[8] => mux3bit8to1:Mux2.U0[2]
iSW[8] => mux3bit8to1:Mux3.U6[2]
iSW[8] => mux3bit8to1:Mux4.U5[2]
iSW[8] => mux3bit8to1:Mux5.U4[2]
iSW[8] => mux3bit8to1:Mux6.U3[2]
iSW[9] => mux3bit8to1:Mux0.U1[0]
iSW[9] => mux3bit8to1:Mux1.U0[0]
iSW[9] => mux3bit8to1:Mux2.U6[0]
iSW[9] => mux3bit8to1:Mux3.U5[0]
iSW[9] => mux3bit8to1:Mux4.U4[0]
iSW[9] => mux3bit8to1:Mux5.U3[0]
iSW[9] => mux3bit8to1:Mux6.U2[0]
iSW[10] => mux3bit8to1:Mux0.U1[1]
iSW[10] => mux3bit8to1:Mux1.U0[1]
iSW[10] => mux3bit8to1:Mux2.U6[1]
iSW[10] => mux3bit8to1:Mux3.U5[1]
iSW[10] => mux3bit8to1:Mux4.U4[1]
iSW[10] => mux3bit8to1:Mux5.U3[1]
iSW[10] => mux3bit8to1:Mux6.U2[1]
iSW[11] => mux3bit8to1:Mux0.U1[2]
iSW[11] => mux3bit8to1:Mux1.U0[2]
iSW[11] => mux3bit8to1:Mux2.U6[2]
iSW[11] => mux3bit8to1:Mux3.U5[2]
iSW[11] => mux3bit8to1:Mux4.U4[2]
iSW[11] => mux3bit8to1:Mux5.U3[2]
iSW[11] => mux3bit8to1:Mux6.U2[2]
iSW[12] => mux3bit8to1:Mux0.U0[0]
iSW[12] => mux3bit8to1:Mux1.U6[0]
iSW[12] => mux3bit8to1:Mux2.U5[0]
iSW[12] => mux3bit8to1:Mux3.U4[0]
iSW[12] => mux3bit8to1:Mux4.U3[0]
iSW[12] => mux3bit8to1:Mux5.U2[0]
iSW[12] => mux3bit8to1:Mux6.U1[0]
iSW[13] => mux3bit8to1:Mux0.U0[1]
iSW[13] => mux3bit8to1:Mux1.U6[1]
iSW[13] => mux3bit8to1:Mux2.U5[1]
iSW[13] => mux3bit8to1:Mux3.U4[1]
iSW[13] => mux3bit8to1:Mux4.U3[1]
iSW[13] => mux3bit8to1:Mux5.U2[1]
iSW[13] => mux3bit8to1:Mux6.U1[1]
iSW[14] => mux3bit8to1:Mux0.U0[2]
iSW[14] => mux3bit8to1:Mux1.U6[2]
iSW[14] => mux3bit8to1:Mux2.U5[2]
iSW[14] => mux3bit8to1:Mux3.U4[2]
iSW[14] => mux3bit8to1:Mux4.U3[2]
iSW[14] => mux3bit8to1:Mux5.U2[2]
iSW[14] => mux3bit8to1:Mux6.U1[2]
iSW[15] => mux3bit8to1:Mux0.S[0]
iSW[15] => mux3bit8to1:Mux1.S[0]
iSW[15] => mux3bit8to1:Mux2.S[0]
iSW[15] => mux3bit8to1:Mux3.S[0]
iSW[15] => mux3bit8to1:Mux4.S[0]
iSW[15] => mux3bit8to1:Mux5.S[0]
iSW[15] => mux3bit8to1:Mux6.S[0]
iSW[16] => mux3bit8to1:Mux0.S[1]
iSW[16] => mux3bit8to1:Mux1.S[1]
iSW[16] => mux3bit8to1:Mux2.S[1]
iSW[16] => mux3bit8to1:Mux3.S[1]
iSW[16] => mux3bit8to1:Mux4.S[1]
iSW[16] => mux3bit8to1:Mux5.S[1]
iSW[16] => mux3bit8to1:Mux6.S[1]
iSW[17] => mux3bit8to1:Mux0.S[2]
iSW[17] => mux3bit8to1:Mux1.S[2]
iSW[17] => mux3bit8to1:Mux2.S[2]
iSW[17] => mux3bit8to1:Mux3.S[2]
iSW[17] => mux3bit8to1:Mux4.S[2]
iSW[17] => mux3bit8to1:Mux5.S[2]
iSW[17] => mux3bit8to1:Mux6.S[2]
HEX0[6] <= char7seg:H0.Display[6]
HEX0[5] <= char7seg:H0.Display[5]
HEX0[4] <= char7seg:H0.Display[4]
HEX0[3] <= char7seg:H0.Display[3]
HEX0[2] <= char7seg:H0.Display[2]
HEX0[1] <= char7seg:H0.Display[1]
HEX0[0] <= char7seg:H0.Display[0]
HEX1[6] <= char7seg:H1.Display[6]
HEX1[5] <= char7seg:H1.Display[5]
HEX1[4] <= char7seg:H1.Display[4]
HEX1[3] <= char7seg:H1.Display[3]
HEX1[2] <= char7seg:H1.Display[2]
HEX1[1] <= char7seg:H1.Display[1]
HEX1[0] <= char7seg:H1.Display[0]
HEX2[6] <= char7seg:H2.Display[6]
HEX2[5] <= char7seg:H2.Display[5]
HEX2[4] <= char7seg:H2.Display[4]
HEX2[3] <= char7seg:H2.Display[3]
HEX2[2] <= char7seg:H2.Display[2]
HEX2[1] <= char7seg:H2.Display[1]
HEX2[0] <= char7seg:H2.Display[0]
HEX3[6] <= char7seg:H3.Display[6]
HEX3[5] <= char7seg:H3.Display[5]
HEX3[4] <= char7seg:H3.Display[4]
HEX3[3] <= char7seg:H3.Display[3]
HEX3[2] <= char7seg:H3.Display[2]
HEX3[1] <= char7seg:H3.Display[1]
HEX3[0] <= char7seg:H3.Display[0]
HEX4[6] <= char7seg:H4.Display[6]
HEX4[5] <= char7seg:H4.Display[5]
HEX4[4] <= char7seg:H4.Display[4]
HEX4[3] <= char7seg:H4.Display[3]
HEX4[2] <= char7seg:H4.Display[2]
HEX4[1] <= char7seg:H4.Display[1]
HEX4[0] <= char7seg:H4.Display[0]
HEX5[6] <= char7seg:H5.Display[6]
HEX5[5] <= char7seg:H5.Display[5]
HEX5[4] <= char7seg:H5.Display[4]
HEX5[3] <= char7seg:H5.Display[3]
HEX5[2] <= char7seg:H5.Display[2]
HEX5[1] <= char7seg:H5.Display[1]
HEX5[0] <= char7seg:H5.Display[0]
HEX6[6] <= char7seg:H6.Display[6]
HEX6[5] <= char7seg:H6.Display[5]
HEX6[4] <= char7seg:H6.Display[4]
HEX6[3] <= char7seg:H6.Display[3]
HEX6[2] <= char7seg:H6.Display[2]
HEX6[1] <= char7seg:H6.Display[1]
HEX6[0] <= char7seg:H6.Display[0]


|Cwiczenie4|mux3bit8to1:Mux0
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux2
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux3
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux4
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux5
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|mux3bit8to1:Mux6
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[0] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[1] => M.IN1
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
S[2] => M.IN0
U0[0] => M.IN1
U0[1] => M.IN1
U0[2] => M.IN1
U1[0] => M.IN1
U1[1] => M.IN1
U1[2] => M.IN1
U2[0] => M.IN1
U2[1] => M.IN1
U2[2] => M.IN1
U3[0] => M.IN1
U3[1] => M.IN1
U3[2] => M.IN1
U4[0] => M.IN1
U4[1] => M.IN1
U4[2] => M.IN1
U5[0] => M.IN1
U5[1] => M.IN1
U5[2] => M.IN1
U6[0] => M.IN1
U6[1] => M.IN1
U6[2] => M.IN1
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H0
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H1
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H2
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H3
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H4
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H5
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Cwiczenie4|char7seg:H6
Code[0] => Mux1.IN5
Code[0] => Mux2.IN10
Code[0] => Mux3.IN10
Code[0] => Mux4.IN10
Code[0] => Mux5.IN10
Code[1] => Mux0.IN5
Code[1] => Mux1.IN4
Code[1] => Mux2.IN9
Code[1] => Mux3.IN9
Code[1] => Mux4.IN9
Code[1] => Mux5.IN9
Code[2] => Mux0.IN4
Code[2] => Mux2.IN8
Code[2] => Mux3.IN8
Code[2] => Mux4.IN8
Code[2] => Mux5.IN8
Display[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= <VCC>
Display[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


