// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        conv_i345,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0,
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i;
output  [8:0] A_0_address0;
output   A_0_ce0;
input  [23:0] A_0_q0;
output  [8:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [8:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [8:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [8:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [8:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [8:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [8:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [8:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [8:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [8:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [8:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [8:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [8:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [8:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [8:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [8:0] A_16_address0;
output   A_16_ce0;
input  [23:0] A_16_q0;
output  [8:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [8:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [8:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [8:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [8:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [8:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [8:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [8:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [8:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [8:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [8:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [8:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [8:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [8:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [8:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
input  [23:0] conv_i345;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
output  [8:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0;
output  [8:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0;
output   top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0;
output  [23:0] top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_1054_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [39:0] conv_i345_cast_fu_1042_p1;
reg  signed [39:0] conv_i345_cast_reg_4780;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln70_fu_1078_p1;
reg   [63:0] zext_ln70_reg_4820;
reg   [63:0] zext_ln70_reg_4820_pp0_iter1_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter2_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter3_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter4_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter5_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter6_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter7_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter8_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter9_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter10_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter11_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter12_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter13_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter14_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter15_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter16_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter17_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter18_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter19_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter20_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter21_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter22_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter23_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter24_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter25_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter26_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter27_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter28_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter29_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter30_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter31_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter32_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter33_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter34_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter35_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter36_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter37_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter38_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter39_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter40_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter41_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter42_reg;
reg   [63:0] zext_ln70_reg_4820_pp0_iter43_reg;
wire    ap_block_pp0_stage0;
reg   [6:0] jb_fu_194;
wire   [6:0] add_ln64_fu_1114_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb_1;
reg    A_0_ce0_local;
reg    A_1_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    A_8_ce0_local;
reg    A_9_ce0_local;
reg    A_10_ce0_local;
reg    A_11_ce0_local;
reg    A_12_ce0_local;
reg    A_13_ce0_local;
reg    A_14_ce0_local;
reg    A_15_ce0_local;
reg    A_16_ce0_local;
reg    A_17_ce0_local;
reg    A_18_ce0_local;
reg    A_19_ce0_local;
reg    A_20_ce0_local;
reg    A_21_ce0_local;
reg    A_22_ce0_local;
reg    A_23_ce0_local;
reg    A_24_ce0_local;
reg    A_25_ce0_local;
reg    A_26_ce0_local;
reg    A_27_ce0_local;
reg    A_28_ce0_local;
reg    A_29_ce0_local;
reg    A_30_ce0_local;
reg    A_31_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0_local;
wire   [23:0] select_ln70_1_fu_1633_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0_local;
wire   [23:0] select_ln70_3_fu_1734_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;
wire   [23:0] select_ln70_5_fu_1835_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;
wire   [23:0] select_ln70_7_fu_1936_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;
wire   [23:0] select_ln70_9_fu_2037_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;
wire   [23:0] select_ln70_11_fu_2138_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;
wire   [23:0] select_ln70_13_fu_2239_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;
wire   [23:0] select_ln70_15_fu_2340_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;
wire   [23:0] select_ln70_17_fu_2441_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;
wire   [23:0] select_ln70_19_fu_2542_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0_local;
wire   [23:0] select_ln70_21_fu_2643_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0_local;
wire   [23:0] select_ln70_23_fu_2744_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0_local;
wire   [23:0] select_ln70_25_fu_2845_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0_local;
wire   [23:0] select_ln70_27_fu_2946_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0_local;
wire   [23:0] select_ln70_29_fu_3047_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0_local;
wire   [23:0] select_ln70_31_fu_3148_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0_local;
wire   [23:0] select_ln70_33_fu_3249_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0_local;
wire   [23:0] select_ln70_35_fu_3350_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0_local;
wire   [23:0] select_ln70_37_fu_3451_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0_local;
wire   [23:0] select_ln70_39_fu_3552_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0_local;
wire   [23:0] select_ln70_41_fu_3653_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0_local;
wire   [23:0] select_ln70_43_fu_3754_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0_local;
wire   [23:0] select_ln70_45_fu_3855_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0_local;
wire   [23:0] select_ln70_47_fu_3956_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0_local;
wire   [23:0] select_ln70_49_fu_4057_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0_local;
wire   [23:0] select_ln70_51_fu_4158_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0_local;
wire   [23:0] select_ln70_53_fu_4259_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0_local;
wire   [23:0] select_ln70_55_fu_4360_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0_local;
wire   [23:0] select_ln70_57_fu_4461_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0_local;
wire   [23:0] select_ln70_59_fu_4562_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0_local;
wire   [23:0] select_ln70_61_fu_4663_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0_local;
wire   [23:0] select_ln70_63_fu_4764_p3;
reg    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;
wire   [0:0] tmp_69_fu_1062_p3;
wire   [8:0] tmp_s_fu_1070_p3;
wire   [39:0] grp_fu_1133_p0;
wire  signed [23:0] grp_fu_1133_p1;
wire   [39:0] grp_fu_1146_p0;
wire  signed [23:0] grp_fu_1146_p1;
wire   [39:0] grp_fu_1159_p0;
wire  signed [23:0] grp_fu_1159_p1;
wire   [39:0] grp_fu_1172_p0;
wire  signed [23:0] grp_fu_1172_p1;
wire   [39:0] grp_fu_1185_p0;
wire  signed [23:0] grp_fu_1185_p1;
wire   [39:0] grp_fu_1198_p0;
wire  signed [23:0] grp_fu_1198_p1;
wire   [39:0] grp_fu_1211_p0;
wire  signed [23:0] grp_fu_1211_p1;
wire   [39:0] grp_fu_1224_p0;
wire  signed [23:0] grp_fu_1224_p1;
wire   [39:0] grp_fu_1237_p0;
wire  signed [23:0] grp_fu_1237_p1;
wire   [39:0] grp_fu_1250_p0;
wire  signed [23:0] grp_fu_1250_p1;
wire   [39:0] grp_fu_1263_p0;
wire  signed [23:0] grp_fu_1263_p1;
wire   [39:0] grp_fu_1276_p0;
wire  signed [23:0] grp_fu_1276_p1;
wire   [39:0] grp_fu_1289_p0;
wire  signed [23:0] grp_fu_1289_p1;
wire   [39:0] grp_fu_1302_p0;
wire  signed [23:0] grp_fu_1302_p1;
wire   [39:0] grp_fu_1315_p0;
wire  signed [23:0] grp_fu_1315_p1;
wire   [39:0] grp_fu_1328_p0;
wire  signed [23:0] grp_fu_1328_p1;
wire   [39:0] grp_fu_1341_p0;
wire  signed [23:0] grp_fu_1341_p1;
wire   [39:0] grp_fu_1354_p0;
wire  signed [23:0] grp_fu_1354_p1;
wire   [39:0] grp_fu_1367_p0;
wire  signed [23:0] grp_fu_1367_p1;
wire   [39:0] grp_fu_1380_p0;
wire  signed [23:0] grp_fu_1380_p1;
wire   [39:0] grp_fu_1393_p0;
wire  signed [23:0] grp_fu_1393_p1;
wire   [39:0] grp_fu_1406_p0;
wire  signed [23:0] grp_fu_1406_p1;
wire   [39:0] grp_fu_1419_p0;
wire  signed [23:0] grp_fu_1419_p1;
wire   [39:0] grp_fu_1432_p0;
wire  signed [23:0] grp_fu_1432_p1;
wire   [39:0] grp_fu_1445_p0;
wire  signed [23:0] grp_fu_1445_p1;
wire   [39:0] grp_fu_1458_p0;
wire  signed [23:0] grp_fu_1458_p1;
wire   [39:0] grp_fu_1471_p0;
wire  signed [23:0] grp_fu_1471_p1;
wire   [39:0] grp_fu_1484_p0;
wire  signed [23:0] grp_fu_1484_p1;
wire   [39:0] grp_fu_1497_p0;
wire  signed [23:0] grp_fu_1497_p1;
wire   [39:0] grp_fu_1510_p0;
wire  signed [23:0] grp_fu_1510_p1;
wire   [39:0] grp_fu_1523_p0;
wire  signed [23:0] grp_fu_1523_p1;
wire   [39:0] grp_fu_1536_p0;
wire  signed [23:0] grp_fu_1536_p1;
wire   [39:0] grp_fu_1133_p2;
wire   [15:0] tmp_1_fu_1561_p4;
wire   [0:0] tmp_72_fu_1553_p3;
wire   [0:0] icmp_ln70_1_fu_1577_p2;
wire   [0:0] tmp_71_fu_1541_p3;
wire   [0:0] or_ln70_fu_1583_p2;
wire   [0:0] xor_ln70_fu_1589_p2;
wire   [0:0] icmp_ln70_fu_1571_p2;
wire   [0:0] xor_ln70_1_fu_1601_p2;
wire   [0:0] or_ln70_1_fu_1607_p2;
wire   [0:0] and_ln70_fu_1595_p2;
wire   [0:0] and_ln70_1_fu_1613_p2;
wire   [0:0] or_ln70_2_fu_1627_p2;
wire   [23:0] select_ln70_fu_1619_p3;
wire   [23:0] trunc_ln70_fu_1549_p1;
wire   [39:0] grp_fu_1146_p2;
wire   [15:0] tmp_2_fu_1662_p4;
wire   [0:0] tmp_75_fu_1654_p3;
wire   [0:0] icmp_ln70_3_fu_1678_p2;
wire   [0:0] tmp_74_fu_1642_p3;
wire   [0:0] or_ln70_3_fu_1684_p2;
wire   [0:0] xor_ln70_2_fu_1690_p2;
wire   [0:0] icmp_ln70_2_fu_1672_p2;
wire   [0:0] xor_ln70_3_fu_1702_p2;
wire   [0:0] or_ln70_4_fu_1708_p2;
wire   [0:0] and_ln70_2_fu_1696_p2;
wire   [0:0] and_ln70_3_fu_1714_p2;
wire   [0:0] or_ln70_5_fu_1728_p2;
wire   [23:0] select_ln70_2_fu_1720_p3;
wire   [23:0] trunc_ln70_1_fu_1650_p1;
wire   [39:0] grp_fu_1159_p2;
wire   [15:0] tmp_3_fu_1763_p4;
wire   [0:0] tmp_78_fu_1755_p3;
wire   [0:0] icmp_ln70_5_fu_1779_p2;
wire   [0:0] tmp_77_fu_1743_p3;
wire   [0:0] or_ln70_6_fu_1785_p2;
wire   [0:0] xor_ln70_4_fu_1791_p2;
wire   [0:0] icmp_ln70_4_fu_1773_p2;
wire   [0:0] xor_ln70_5_fu_1803_p2;
wire   [0:0] or_ln70_7_fu_1809_p2;
wire   [0:0] and_ln70_4_fu_1797_p2;
wire   [0:0] and_ln70_5_fu_1815_p2;
wire   [0:0] or_ln70_8_fu_1829_p2;
wire   [23:0] select_ln70_4_fu_1821_p3;
wire   [23:0] trunc_ln70_2_fu_1751_p1;
wire   [39:0] grp_fu_1172_p2;
wire   [15:0] tmp_4_fu_1864_p4;
wire   [0:0] tmp_81_fu_1856_p3;
wire   [0:0] icmp_ln70_7_fu_1880_p2;
wire   [0:0] tmp_80_fu_1844_p3;
wire   [0:0] or_ln70_9_fu_1886_p2;
wire   [0:0] xor_ln70_6_fu_1892_p2;
wire   [0:0] icmp_ln70_6_fu_1874_p2;
wire   [0:0] xor_ln70_7_fu_1904_p2;
wire   [0:0] or_ln70_10_fu_1910_p2;
wire   [0:0] and_ln70_6_fu_1898_p2;
wire   [0:0] and_ln70_7_fu_1916_p2;
wire   [0:0] or_ln70_11_fu_1930_p2;
wire   [23:0] select_ln70_6_fu_1922_p3;
wire   [23:0] trunc_ln70_3_fu_1852_p1;
wire   [39:0] grp_fu_1185_p2;
wire   [15:0] tmp_5_fu_1965_p4;
wire   [0:0] tmp_84_fu_1957_p3;
wire   [0:0] icmp_ln70_9_fu_1981_p2;
wire   [0:0] tmp_83_fu_1945_p3;
wire   [0:0] or_ln70_12_fu_1987_p2;
wire   [0:0] xor_ln70_8_fu_1993_p2;
wire   [0:0] icmp_ln70_8_fu_1975_p2;
wire   [0:0] xor_ln70_9_fu_2005_p2;
wire   [0:0] or_ln70_13_fu_2011_p2;
wire   [0:0] and_ln70_8_fu_1999_p2;
wire   [0:0] and_ln70_9_fu_2017_p2;
wire   [0:0] or_ln70_14_fu_2031_p2;
wire   [23:0] select_ln70_8_fu_2023_p3;
wire   [23:0] trunc_ln70_4_fu_1953_p1;
wire   [39:0] grp_fu_1198_p2;
wire   [15:0] tmp_6_fu_2066_p4;
wire   [0:0] tmp_87_fu_2058_p3;
wire   [0:0] icmp_ln70_11_fu_2082_p2;
wire   [0:0] tmp_86_fu_2046_p3;
wire   [0:0] or_ln70_15_fu_2088_p2;
wire   [0:0] xor_ln70_10_fu_2094_p2;
wire   [0:0] icmp_ln70_10_fu_2076_p2;
wire   [0:0] xor_ln70_11_fu_2106_p2;
wire   [0:0] or_ln70_16_fu_2112_p2;
wire   [0:0] and_ln70_10_fu_2100_p2;
wire   [0:0] and_ln70_11_fu_2118_p2;
wire   [0:0] or_ln70_17_fu_2132_p2;
wire   [23:0] select_ln70_10_fu_2124_p3;
wire   [23:0] trunc_ln70_5_fu_2054_p1;
wire   [39:0] grp_fu_1211_p2;
wire   [15:0] tmp_7_fu_2167_p4;
wire   [0:0] tmp_90_fu_2159_p3;
wire   [0:0] icmp_ln70_13_fu_2183_p2;
wire   [0:0] tmp_89_fu_2147_p3;
wire   [0:0] or_ln70_18_fu_2189_p2;
wire   [0:0] xor_ln70_12_fu_2195_p2;
wire   [0:0] icmp_ln70_12_fu_2177_p2;
wire   [0:0] xor_ln70_13_fu_2207_p2;
wire   [0:0] or_ln70_19_fu_2213_p2;
wire   [0:0] and_ln70_12_fu_2201_p2;
wire   [0:0] and_ln70_13_fu_2219_p2;
wire   [0:0] or_ln70_20_fu_2233_p2;
wire   [23:0] select_ln70_12_fu_2225_p3;
wire   [23:0] trunc_ln70_6_fu_2155_p1;
wire   [39:0] grp_fu_1224_p2;
wire   [15:0] tmp_8_fu_2268_p4;
wire   [0:0] tmp_93_fu_2260_p3;
wire   [0:0] icmp_ln70_15_fu_2284_p2;
wire   [0:0] tmp_92_fu_2248_p3;
wire   [0:0] or_ln70_21_fu_2290_p2;
wire   [0:0] xor_ln70_14_fu_2296_p2;
wire   [0:0] icmp_ln70_14_fu_2278_p2;
wire   [0:0] xor_ln70_15_fu_2308_p2;
wire   [0:0] or_ln70_22_fu_2314_p2;
wire   [0:0] and_ln70_14_fu_2302_p2;
wire   [0:0] and_ln70_15_fu_2320_p2;
wire   [0:0] or_ln70_23_fu_2334_p2;
wire   [23:0] select_ln70_14_fu_2326_p3;
wire   [23:0] trunc_ln70_7_fu_2256_p1;
wire   [39:0] grp_fu_1237_p2;
wire   [15:0] tmp_9_fu_2369_p4;
wire   [0:0] tmp_96_fu_2361_p3;
wire   [0:0] icmp_ln70_17_fu_2385_p2;
wire   [0:0] tmp_95_fu_2349_p3;
wire   [0:0] or_ln70_24_fu_2391_p2;
wire   [0:0] xor_ln70_16_fu_2397_p2;
wire   [0:0] icmp_ln70_16_fu_2379_p2;
wire   [0:0] xor_ln70_17_fu_2409_p2;
wire   [0:0] or_ln70_25_fu_2415_p2;
wire   [0:0] and_ln70_16_fu_2403_p2;
wire   [0:0] and_ln70_17_fu_2421_p2;
wire   [0:0] or_ln70_26_fu_2435_p2;
wire   [23:0] select_ln70_16_fu_2427_p3;
wire   [23:0] trunc_ln70_8_fu_2357_p1;
wire   [39:0] grp_fu_1250_p2;
wire   [15:0] tmp_10_fu_2470_p4;
wire   [0:0] tmp_99_fu_2462_p3;
wire   [0:0] icmp_ln70_19_fu_2486_p2;
wire   [0:0] tmp_98_fu_2450_p3;
wire   [0:0] or_ln70_27_fu_2492_p2;
wire   [0:0] xor_ln70_18_fu_2498_p2;
wire   [0:0] icmp_ln70_18_fu_2480_p2;
wire   [0:0] xor_ln70_19_fu_2510_p2;
wire   [0:0] or_ln70_28_fu_2516_p2;
wire   [0:0] and_ln70_18_fu_2504_p2;
wire   [0:0] and_ln70_19_fu_2522_p2;
wire   [0:0] or_ln70_29_fu_2536_p2;
wire   [23:0] select_ln70_18_fu_2528_p3;
wire   [23:0] trunc_ln70_9_fu_2458_p1;
wire   [39:0] grp_fu_1263_p2;
wire   [15:0] tmp_11_fu_2571_p4;
wire   [0:0] tmp_102_fu_2563_p3;
wire   [0:0] icmp_ln70_21_fu_2587_p2;
wire   [0:0] tmp_101_fu_2551_p3;
wire   [0:0] or_ln70_30_fu_2593_p2;
wire   [0:0] xor_ln70_20_fu_2599_p2;
wire   [0:0] icmp_ln70_20_fu_2581_p2;
wire   [0:0] xor_ln70_21_fu_2611_p2;
wire   [0:0] or_ln70_31_fu_2617_p2;
wire   [0:0] and_ln70_20_fu_2605_p2;
wire   [0:0] and_ln70_21_fu_2623_p2;
wire   [0:0] or_ln70_32_fu_2637_p2;
wire   [23:0] select_ln70_20_fu_2629_p3;
wire   [23:0] trunc_ln70_10_fu_2559_p1;
wire   [39:0] grp_fu_1276_p2;
wire   [15:0] tmp_12_fu_2672_p4;
wire   [0:0] tmp_105_fu_2664_p3;
wire   [0:0] icmp_ln70_23_fu_2688_p2;
wire   [0:0] tmp_104_fu_2652_p3;
wire   [0:0] or_ln70_33_fu_2694_p2;
wire   [0:0] xor_ln70_22_fu_2700_p2;
wire   [0:0] icmp_ln70_22_fu_2682_p2;
wire   [0:0] xor_ln70_23_fu_2712_p2;
wire   [0:0] or_ln70_34_fu_2718_p2;
wire   [0:0] and_ln70_22_fu_2706_p2;
wire   [0:0] and_ln70_23_fu_2724_p2;
wire   [0:0] or_ln70_35_fu_2738_p2;
wire   [23:0] select_ln70_22_fu_2730_p3;
wire   [23:0] trunc_ln70_11_fu_2660_p1;
wire   [39:0] grp_fu_1289_p2;
wire   [15:0] tmp_13_fu_2773_p4;
wire   [0:0] tmp_107_fu_2765_p3;
wire   [0:0] icmp_ln70_25_fu_2789_p2;
wire   [0:0] tmp_106_fu_2753_p3;
wire   [0:0] or_ln70_36_fu_2795_p2;
wire   [0:0] xor_ln70_24_fu_2801_p2;
wire   [0:0] icmp_ln70_24_fu_2783_p2;
wire   [0:0] xor_ln70_25_fu_2813_p2;
wire   [0:0] or_ln70_37_fu_2819_p2;
wire   [0:0] and_ln70_24_fu_2807_p2;
wire   [0:0] and_ln70_25_fu_2825_p2;
wire   [0:0] or_ln70_38_fu_2839_p2;
wire   [23:0] select_ln70_24_fu_2831_p3;
wire   [23:0] trunc_ln70_12_fu_2761_p1;
wire   [39:0] grp_fu_1302_p2;
wire   [15:0] tmp_14_fu_2874_p4;
wire   [0:0] tmp_109_fu_2866_p3;
wire   [0:0] icmp_ln70_27_fu_2890_p2;
wire   [0:0] tmp_108_fu_2854_p3;
wire   [0:0] or_ln70_39_fu_2896_p2;
wire   [0:0] xor_ln70_26_fu_2902_p2;
wire   [0:0] icmp_ln70_26_fu_2884_p2;
wire   [0:0] xor_ln70_27_fu_2914_p2;
wire   [0:0] or_ln70_40_fu_2920_p2;
wire   [0:0] and_ln70_26_fu_2908_p2;
wire   [0:0] and_ln70_27_fu_2926_p2;
wire   [0:0] or_ln70_41_fu_2940_p2;
wire   [23:0] select_ln70_26_fu_2932_p3;
wire   [23:0] trunc_ln70_13_fu_2862_p1;
wire   [39:0] grp_fu_1315_p2;
wire   [15:0] tmp_15_fu_2975_p4;
wire   [0:0] tmp_111_fu_2967_p3;
wire   [0:0] icmp_ln70_29_fu_2991_p2;
wire   [0:0] tmp_110_fu_2955_p3;
wire   [0:0] or_ln70_42_fu_2997_p2;
wire   [0:0] xor_ln70_28_fu_3003_p2;
wire   [0:0] icmp_ln70_28_fu_2985_p2;
wire   [0:0] xor_ln70_29_fu_3015_p2;
wire   [0:0] or_ln70_43_fu_3021_p2;
wire   [0:0] and_ln70_28_fu_3009_p2;
wire   [0:0] and_ln70_29_fu_3027_p2;
wire   [0:0] or_ln70_44_fu_3041_p2;
wire   [23:0] select_ln70_28_fu_3033_p3;
wire   [23:0] trunc_ln70_14_fu_2963_p1;
wire   [39:0] grp_fu_1328_p2;
wire   [15:0] tmp_16_fu_3076_p4;
wire   [0:0] tmp_113_fu_3068_p3;
wire   [0:0] icmp_ln70_31_fu_3092_p2;
wire   [0:0] tmp_112_fu_3056_p3;
wire   [0:0] or_ln70_45_fu_3098_p2;
wire   [0:0] xor_ln70_30_fu_3104_p2;
wire   [0:0] icmp_ln70_30_fu_3086_p2;
wire   [0:0] xor_ln70_31_fu_3116_p2;
wire   [0:0] or_ln70_46_fu_3122_p2;
wire   [0:0] and_ln70_30_fu_3110_p2;
wire   [0:0] and_ln70_31_fu_3128_p2;
wire   [0:0] or_ln70_47_fu_3142_p2;
wire   [23:0] select_ln70_30_fu_3134_p3;
wire   [23:0] trunc_ln70_15_fu_3064_p1;
wire   [39:0] grp_fu_1341_p2;
wire   [15:0] tmp_17_fu_3177_p4;
wire   [0:0] tmp_115_fu_3169_p3;
wire   [0:0] icmp_ln70_33_fu_3193_p2;
wire   [0:0] tmp_114_fu_3157_p3;
wire   [0:0] or_ln70_48_fu_3199_p2;
wire   [0:0] xor_ln70_32_fu_3205_p2;
wire   [0:0] icmp_ln70_32_fu_3187_p2;
wire   [0:0] xor_ln70_33_fu_3217_p2;
wire   [0:0] or_ln70_49_fu_3223_p2;
wire   [0:0] and_ln70_32_fu_3211_p2;
wire   [0:0] and_ln70_33_fu_3229_p2;
wire   [0:0] or_ln70_50_fu_3243_p2;
wire   [23:0] select_ln70_32_fu_3235_p3;
wire   [23:0] trunc_ln70_16_fu_3165_p1;
wire   [39:0] grp_fu_1354_p2;
wire   [15:0] tmp_18_fu_3278_p4;
wire   [0:0] tmp_117_fu_3270_p3;
wire   [0:0] icmp_ln70_35_fu_3294_p2;
wire   [0:0] tmp_116_fu_3258_p3;
wire   [0:0] or_ln70_51_fu_3300_p2;
wire   [0:0] xor_ln70_34_fu_3306_p2;
wire   [0:0] icmp_ln70_34_fu_3288_p2;
wire   [0:0] xor_ln70_35_fu_3318_p2;
wire   [0:0] or_ln70_52_fu_3324_p2;
wire   [0:0] and_ln70_34_fu_3312_p2;
wire   [0:0] and_ln70_35_fu_3330_p2;
wire   [0:0] or_ln70_53_fu_3344_p2;
wire   [23:0] select_ln70_34_fu_3336_p3;
wire   [23:0] trunc_ln70_17_fu_3266_p1;
wire   [39:0] grp_fu_1367_p2;
wire   [15:0] tmp_19_fu_3379_p4;
wire   [0:0] tmp_119_fu_3371_p3;
wire   [0:0] icmp_ln70_37_fu_3395_p2;
wire   [0:0] tmp_118_fu_3359_p3;
wire   [0:0] or_ln70_54_fu_3401_p2;
wire   [0:0] xor_ln70_36_fu_3407_p2;
wire   [0:0] icmp_ln70_36_fu_3389_p2;
wire   [0:0] xor_ln70_37_fu_3419_p2;
wire   [0:0] or_ln70_55_fu_3425_p2;
wire   [0:0] and_ln70_36_fu_3413_p2;
wire   [0:0] and_ln70_37_fu_3431_p2;
wire   [0:0] or_ln70_56_fu_3445_p2;
wire   [23:0] select_ln70_36_fu_3437_p3;
wire   [23:0] trunc_ln70_18_fu_3367_p1;
wire   [39:0] grp_fu_1380_p2;
wire   [15:0] tmp_20_fu_3480_p4;
wire   [0:0] tmp_121_fu_3472_p3;
wire   [0:0] icmp_ln70_39_fu_3496_p2;
wire   [0:0] tmp_120_fu_3460_p3;
wire   [0:0] or_ln70_57_fu_3502_p2;
wire   [0:0] xor_ln70_38_fu_3508_p2;
wire   [0:0] icmp_ln70_38_fu_3490_p2;
wire   [0:0] xor_ln70_39_fu_3520_p2;
wire   [0:0] or_ln70_58_fu_3526_p2;
wire   [0:0] and_ln70_38_fu_3514_p2;
wire   [0:0] and_ln70_39_fu_3532_p2;
wire   [0:0] or_ln70_59_fu_3546_p2;
wire   [23:0] select_ln70_38_fu_3538_p3;
wire   [23:0] trunc_ln70_19_fu_3468_p1;
wire   [39:0] grp_fu_1393_p2;
wire   [15:0] tmp_21_fu_3581_p4;
wire   [0:0] tmp_123_fu_3573_p3;
wire   [0:0] icmp_ln70_41_fu_3597_p2;
wire   [0:0] tmp_122_fu_3561_p3;
wire   [0:0] or_ln70_60_fu_3603_p2;
wire   [0:0] xor_ln70_40_fu_3609_p2;
wire   [0:0] icmp_ln70_40_fu_3591_p2;
wire   [0:0] xor_ln70_41_fu_3621_p2;
wire   [0:0] or_ln70_61_fu_3627_p2;
wire   [0:0] and_ln70_40_fu_3615_p2;
wire   [0:0] and_ln70_41_fu_3633_p2;
wire   [0:0] or_ln70_62_fu_3647_p2;
wire   [23:0] select_ln70_40_fu_3639_p3;
wire   [23:0] trunc_ln70_20_fu_3569_p1;
wire   [39:0] grp_fu_1406_p2;
wire   [15:0] tmp_22_fu_3682_p4;
wire   [0:0] tmp_125_fu_3674_p3;
wire   [0:0] icmp_ln70_43_fu_3698_p2;
wire   [0:0] tmp_124_fu_3662_p3;
wire   [0:0] or_ln70_63_fu_3704_p2;
wire   [0:0] xor_ln70_42_fu_3710_p2;
wire   [0:0] icmp_ln70_42_fu_3692_p2;
wire   [0:0] xor_ln70_43_fu_3722_p2;
wire   [0:0] or_ln70_64_fu_3728_p2;
wire   [0:0] and_ln70_42_fu_3716_p2;
wire   [0:0] and_ln70_43_fu_3734_p2;
wire   [0:0] or_ln70_65_fu_3748_p2;
wire   [23:0] select_ln70_42_fu_3740_p3;
wire   [23:0] trunc_ln70_21_fu_3670_p1;
wire   [39:0] grp_fu_1419_p2;
wire   [15:0] tmp_23_fu_3783_p4;
wire   [0:0] tmp_127_fu_3775_p3;
wire   [0:0] icmp_ln70_45_fu_3799_p2;
wire   [0:0] tmp_126_fu_3763_p3;
wire   [0:0] or_ln70_66_fu_3805_p2;
wire   [0:0] xor_ln70_44_fu_3811_p2;
wire   [0:0] icmp_ln70_44_fu_3793_p2;
wire   [0:0] xor_ln70_45_fu_3823_p2;
wire   [0:0] or_ln70_67_fu_3829_p2;
wire   [0:0] and_ln70_44_fu_3817_p2;
wire   [0:0] and_ln70_45_fu_3835_p2;
wire   [0:0] or_ln70_68_fu_3849_p2;
wire   [23:0] select_ln70_44_fu_3841_p3;
wire   [23:0] trunc_ln70_22_fu_3771_p1;
wire   [39:0] grp_fu_1432_p2;
wire   [15:0] tmp_24_fu_3884_p4;
wire   [0:0] tmp_129_fu_3876_p3;
wire   [0:0] icmp_ln70_47_fu_3900_p2;
wire   [0:0] tmp_128_fu_3864_p3;
wire   [0:0] or_ln70_69_fu_3906_p2;
wire   [0:0] xor_ln70_46_fu_3912_p2;
wire   [0:0] icmp_ln70_46_fu_3894_p2;
wire   [0:0] xor_ln70_47_fu_3924_p2;
wire   [0:0] or_ln70_70_fu_3930_p2;
wire   [0:0] and_ln70_46_fu_3918_p2;
wire   [0:0] and_ln70_47_fu_3936_p2;
wire   [0:0] or_ln70_71_fu_3950_p2;
wire   [23:0] select_ln70_46_fu_3942_p3;
wire   [23:0] trunc_ln70_23_fu_3872_p1;
wire   [39:0] grp_fu_1445_p2;
wire   [15:0] tmp_25_fu_3985_p4;
wire   [0:0] tmp_131_fu_3977_p3;
wire   [0:0] icmp_ln70_49_fu_4001_p2;
wire   [0:0] tmp_130_fu_3965_p3;
wire   [0:0] or_ln70_72_fu_4007_p2;
wire   [0:0] xor_ln70_48_fu_4013_p2;
wire   [0:0] icmp_ln70_48_fu_3995_p2;
wire   [0:0] xor_ln70_49_fu_4025_p2;
wire   [0:0] or_ln70_73_fu_4031_p2;
wire   [0:0] and_ln70_48_fu_4019_p2;
wire   [0:0] and_ln70_49_fu_4037_p2;
wire   [0:0] or_ln70_74_fu_4051_p2;
wire   [23:0] select_ln70_48_fu_4043_p3;
wire   [23:0] trunc_ln70_24_fu_3973_p1;
wire   [39:0] grp_fu_1458_p2;
wire   [15:0] tmp_26_fu_4086_p4;
wire   [0:0] tmp_133_fu_4078_p3;
wire   [0:0] icmp_ln70_51_fu_4102_p2;
wire   [0:0] tmp_132_fu_4066_p3;
wire   [0:0] or_ln70_75_fu_4108_p2;
wire   [0:0] xor_ln70_50_fu_4114_p2;
wire   [0:0] icmp_ln70_50_fu_4096_p2;
wire   [0:0] xor_ln70_51_fu_4126_p2;
wire   [0:0] or_ln70_76_fu_4132_p2;
wire   [0:0] and_ln70_50_fu_4120_p2;
wire   [0:0] and_ln70_51_fu_4138_p2;
wire   [0:0] or_ln70_77_fu_4152_p2;
wire   [23:0] select_ln70_50_fu_4144_p3;
wire   [23:0] trunc_ln70_25_fu_4074_p1;
wire   [39:0] grp_fu_1471_p2;
wire   [15:0] tmp_27_fu_4187_p4;
wire   [0:0] tmp_135_fu_4179_p3;
wire   [0:0] icmp_ln70_53_fu_4203_p2;
wire   [0:0] tmp_134_fu_4167_p3;
wire   [0:0] or_ln70_78_fu_4209_p2;
wire   [0:0] xor_ln70_52_fu_4215_p2;
wire   [0:0] icmp_ln70_52_fu_4197_p2;
wire   [0:0] xor_ln70_53_fu_4227_p2;
wire   [0:0] or_ln70_79_fu_4233_p2;
wire   [0:0] and_ln70_52_fu_4221_p2;
wire   [0:0] and_ln70_53_fu_4239_p2;
wire   [0:0] or_ln70_80_fu_4253_p2;
wire   [23:0] select_ln70_52_fu_4245_p3;
wire   [23:0] trunc_ln70_26_fu_4175_p1;
wire   [39:0] grp_fu_1484_p2;
wire   [15:0] tmp_28_fu_4288_p4;
wire   [0:0] tmp_137_fu_4280_p3;
wire   [0:0] icmp_ln70_55_fu_4304_p2;
wire   [0:0] tmp_136_fu_4268_p3;
wire   [0:0] or_ln70_81_fu_4310_p2;
wire   [0:0] xor_ln70_54_fu_4316_p2;
wire   [0:0] icmp_ln70_54_fu_4298_p2;
wire   [0:0] xor_ln70_55_fu_4328_p2;
wire   [0:0] or_ln70_82_fu_4334_p2;
wire   [0:0] and_ln70_54_fu_4322_p2;
wire   [0:0] and_ln70_55_fu_4340_p2;
wire   [0:0] or_ln70_83_fu_4354_p2;
wire   [23:0] select_ln70_54_fu_4346_p3;
wire   [23:0] trunc_ln70_27_fu_4276_p1;
wire   [39:0] grp_fu_1497_p2;
wire   [15:0] tmp_29_fu_4389_p4;
wire   [0:0] tmp_139_fu_4381_p3;
wire   [0:0] icmp_ln70_57_fu_4405_p2;
wire   [0:0] tmp_138_fu_4369_p3;
wire   [0:0] or_ln70_84_fu_4411_p2;
wire   [0:0] xor_ln70_56_fu_4417_p2;
wire   [0:0] icmp_ln70_56_fu_4399_p2;
wire   [0:0] xor_ln70_57_fu_4429_p2;
wire   [0:0] or_ln70_85_fu_4435_p2;
wire   [0:0] and_ln70_56_fu_4423_p2;
wire   [0:0] and_ln70_57_fu_4441_p2;
wire   [0:0] or_ln70_86_fu_4455_p2;
wire   [23:0] select_ln70_56_fu_4447_p3;
wire   [23:0] trunc_ln70_28_fu_4377_p1;
wire   [39:0] grp_fu_1510_p2;
wire   [15:0] tmp_30_fu_4490_p4;
wire   [0:0] tmp_141_fu_4482_p3;
wire   [0:0] icmp_ln70_59_fu_4506_p2;
wire   [0:0] tmp_140_fu_4470_p3;
wire   [0:0] or_ln70_87_fu_4512_p2;
wire   [0:0] xor_ln70_58_fu_4518_p2;
wire   [0:0] icmp_ln70_58_fu_4500_p2;
wire   [0:0] xor_ln70_59_fu_4530_p2;
wire   [0:0] or_ln70_88_fu_4536_p2;
wire   [0:0] and_ln70_58_fu_4524_p2;
wire   [0:0] and_ln70_59_fu_4542_p2;
wire   [0:0] or_ln70_89_fu_4556_p2;
wire   [23:0] select_ln70_58_fu_4548_p3;
wire   [23:0] trunc_ln70_29_fu_4478_p1;
wire   [39:0] grp_fu_1523_p2;
wire   [15:0] tmp_31_fu_4591_p4;
wire   [0:0] tmp_143_fu_4583_p3;
wire   [0:0] icmp_ln70_61_fu_4607_p2;
wire   [0:0] tmp_142_fu_4571_p3;
wire   [0:0] or_ln70_90_fu_4613_p2;
wire   [0:0] xor_ln70_60_fu_4619_p2;
wire   [0:0] icmp_ln70_60_fu_4601_p2;
wire   [0:0] xor_ln70_61_fu_4631_p2;
wire   [0:0] or_ln70_91_fu_4637_p2;
wire   [0:0] and_ln70_60_fu_4625_p2;
wire   [0:0] and_ln70_61_fu_4643_p2;
wire   [0:0] or_ln70_92_fu_4657_p2;
wire   [23:0] select_ln70_60_fu_4649_p3;
wire   [23:0] trunc_ln70_30_fu_4579_p1;
wire   [39:0] grp_fu_1536_p2;
wire   [15:0] tmp_32_fu_4692_p4;
wire   [0:0] tmp_145_fu_4684_p3;
wire   [0:0] icmp_ln70_63_fu_4708_p2;
wire   [0:0] tmp_144_fu_4672_p3;
wire   [0:0] or_ln70_93_fu_4714_p2;
wire   [0:0] xor_ln70_62_fu_4720_p2;
wire   [0:0] icmp_ln70_62_fu_4702_p2;
wire   [0:0] xor_ln70_63_fu_4732_p2;
wire   [0:0] or_ln70_94_fu_4738_p2;
wire   [0:0] and_ln70_62_fu_4726_p2;
wire   [0:0] and_ln70_63_fu_4744_p2;
wire   [0:0] or_ln70_95_fu_4758_p2;
wire   [23:0] select_ln70_62_fu_4750_p3;
wire   [23:0] trunc_ln70_31_fu_4680_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 jb_fu_194 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(grp_fu_1133_p1),
    .ce(1'b1),
    .dout(grp_fu_1133_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1146_p0),
    .din1(grp_fu_1146_p1),
    .ce(1'b1),
    .dout(grp_fu_1146_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1159_p0),
    .din1(grp_fu_1159_p1),
    .ce(1'b1),
    .dout(grp_fu_1159_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1172_p0),
    .din1(grp_fu_1172_p1),
    .ce(1'b1),
    .dout(grp_fu_1172_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1185_p0),
    .din1(grp_fu_1185_p1),
    .ce(1'b1),
    .dout(grp_fu_1185_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1198_p0),
    .din1(grp_fu_1198_p1),
    .ce(1'b1),
    .dout(grp_fu_1198_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1211_p0),
    .din1(grp_fu_1211_p1),
    .ce(1'b1),
    .dout(grp_fu_1211_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1224_p0),
    .din1(grp_fu_1224_p1),
    .ce(1'b1),
    .dout(grp_fu_1224_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1237_p0),
    .din1(grp_fu_1237_p1),
    .ce(1'b1),
    .dout(grp_fu_1237_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1250_p0),
    .din1(grp_fu_1250_p1),
    .ce(1'b1),
    .dout(grp_fu_1250_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1263_p0),
    .din1(grp_fu_1263_p1),
    .ce(1'b1),
    .dout(grp_fu_1263_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1276_p0),
    .din1(grp_fu_1276_p1),
    .ce(1'b1),
    .dout(grp_fu_1276_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1289_p0),
    .din1(grp_fu_1289_p1),
    .ce(1'b1),
    .dout(grp_fu_1289_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1302_p0),
    .din1(grp_fu_1302_p1),
    .ce(1'b1),
    .dout(grp_fu_1302_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1315_p0),
    .din1(grp_fu_1315_p1),
    .ce(1'b1),
    .dout(grp_fu_1315_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1328_p0),
    .din1(grp_fu_1328_p1),
    .ce(1'b1),
    .dout(grp_fu_1328_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1341_p0),
    .din1(grp_fu_1341_p1),
    .ce(1'b1),
    .dout(grp_fu_1341_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .ce(1'b1),
    .dout(grp_fu_1354_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1367_p0),
    .din1(grp_fu_1367_p1),
    .ce(1'b1),
    .dout(grp_fu_1367_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1380_p0),
    .din1(grp_fu_1380_p1),
    .ce(1'b1),
    .dout(grp_fu_1380_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1393_p0),
    .din1(grp_fu_1393_p1),
    .ce(1'b1),
    .dout(grp_fu_1393_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .din1(grp_fu_1406_p1),
    .ce(1'b1),
    .dout(grp_fu_1406_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p0),
    .din1(grp_fu_1419_p1),
    .ce(1'b1),
    .dout(grp_fu_1419_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1432_p0),
    .din1(grp_fu_1432_p1),
    .ce(1'b1),
    .dout(grp_fu_1432_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1445_p0),
    .din1(grp_fu_1445_p1),
    .ce(1'b1),
    .dout(grp_fu_1445_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1458_p0),
    .din1(grp_fu_1458_p1),
    .ce(1'b1),
    .dout(grp_fu_1458_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1471_p0),
    .din1(grp_fu_1471_p1),
    .ce(1'b1),
    .dout(grp_fu_1471_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1484_p0),
    .din1(grp_fu_1484_p1),
    .ce(1'b1),
    .dout(grp_fu_1484_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1497_p0),
    .din1(grp_fu_1497_p1),
    .ce(1'b1),
    .dout(grp_fu_1497_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1510_p0),
    .din1(grp_fu_1510_p1),
    .ce(1'b1),
    .dout(grp_fu_1510_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1523_p0),
    .din1(grp_fu_1523_p1),
    .ce(1'b1),
    .dout(grp_fu_1523_p2)
);

top_kernel_sdiv_40ns_24s_40_44_1 #(
    .ID( 1 ),
    .NUM_STAGE( 44 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
sdiv_40ns_24s_40_44_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1536_p0),
    .din1(grp_fu_1536_p1),
    .ce(1'b1),
    .dout(grp_fu_1536_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter43_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_1054_p3 == 1'd0))) begin
            jb_fu_194 <= add_ln64_fu_1114_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jb_fu_194 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        zext_ln70_reg_4820_pp0_iter10_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter9_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter11_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter10_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter12_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter11_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter13_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter12_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter14_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter13_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter15_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter14_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter16_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter15_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter17_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter16_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter18_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter17_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter19_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter18_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter20_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter19_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter21_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter20_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter22_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter21_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter23_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter22_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter24_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter23_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter25_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter24_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter26_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter25_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter27_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter26_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter28_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter27_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter29_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter28_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter2_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter1_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter30_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter29_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter31_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter30_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter32_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter31_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter33_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter32_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter34_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter33_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter35_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter34_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter36_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter35_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter37_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter36_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter38_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter37_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter39_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter38_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter3_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter2_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter40_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter39_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter41_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter40_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter42_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter41_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter43_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter42_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter4_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter3_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter5_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter4_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter6_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter5_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter7_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter6_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter8_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter7_reg[8 : 0];
        zext_ln70_reg_4820_pp0_iter9_reg[8 : 0] <= zext_ln70_reg_4820_pp0_iter8_reg[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i345_cast_reg_4780 <= conv_i345_cast_fu_1042_p1;
        zext_ln70_reg_4820[8 : 0] <= zext_ln70_fu_1078_p1[8 : 0];
        zext_ln70_reg_4820_pp0_iter1_reg[8 : 0] <= zext_ln70_reg_4820[8 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_0_ce0_local = 1'b1;
    end else begin
        A_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1054_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter43_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) 
    & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_jb_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_jb_1 = jb_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = zext_ln70_fu_1078_p1;

assign A_0_ce0 = A_0_ce0_local;

assign A_10_address0 = zext_ln70_fu_1078_p1;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln70_fu_1078_p1;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln70_fu_1078_p1;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln70_fu_1078_p1;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln70_fu_1078_p1;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln70_fu_1078_p1;

assign A_15_ce0 = A_15_ce0_local;

assign A_16_address0 = zext_ln70_fu_1078_p1;

assign A_16_ce0 = A_16_ce0_local;

assign A_17_address0 = zext_ln70_fu_1078_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln70_fu_1078_p1;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln70_fu_1078_p1;

assign A_19_ce0 = A_19_ce0_local;

assign A_1_address0 = zext_ln70_fu_1078_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_20_address0 = zext_ln70_fu_1078_p1;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln70_fu_1078_p1;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln70_fu_1078_p1;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln70_fu_1078_p1;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln70_fu_1078_p1;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln70_fu_1078_p1;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln70_fu_1078_p1;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln70_fu_1078_p1;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln70_fu_1078_p1;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln70_fu_1078_p1;

assign A_29_ce0 = A_29_ce0_local;

assign A_2_address0 = zext_ln70_fu_1078_p1;

assign A_2_ce0 = A_2_ce0_local;

assign A_30_address0 = zext_ln70_fu_1078_p1;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln70_fu_1078_p1;

assign A_31_ce0 = A_31_ce0_local;

assign A_3_address0 = zext_ln70_fu_1078_p1;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln70_fu_1078_p1;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln70_fu_1078_p1;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln70_fu_1078_p1;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln70_fu_1078_p1;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln70_fu_1078_p1;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln70_fu_1078_p1;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln64_fu_1114_p2 = (ap_sig_allocacmp_jb_1 + 7'd32);

assign and_ln70_10_fu_2100_p2 = (xor_ln70_10_fu_2094_p2 & or_ln70_15_fu_2088_p2);

assign and_ln70_11_fu_2118_p2 = (tmp_86_fu_2046_p3 & or_ln70_16_fu_2112_p2);

assign and_ln70_12_fu_2201_p2 = (xor_ln70_12_fu_2195_p2 & or_ln70_18_fu_2189_p2);

assign and_ln70_13_fu_2219_p2 = (tmp_89_fu_2147_p3 & or_ln70_19_fu_2213_p2);

assign and_ln70_14_fu_2302_p2 = (xor_ln70_14_fu_2296_p2 & or_ln70_21_fu_2290_p2);

assign and_ln70_15_fu_2320_p2 = (tmp_92_fu_2248_p3 & or_ln70_22_fu_2314_p2);

assign and_ln70_16_fu_2403_p2 = (xor_ln70_16_fu_2397_p2 & or_ln70_24_fu_2391_p2);

assign and_ln70_17_fu_2421_p2 = (tmp_95_fu_2349_p3 & or_ln70_25_fu_2415_p2);

assign and_ln70_18_fu_2504_p2 = (xor_ln70_18_fu_2498_p2 & or_ln70_27_fu_2492_p2);

assign and_ln70_19_fu_2522_p2 = (tmp_98_fu_2450_p3 & or_ln70_28_fu_2516_p2);

assign and_ln70_1_fu_1613_p2 = (tmp_71_fu_1541_p3 & or_ln70_1_fu_1607_p2);

assign and_ln70_20_fu_2605_p2 = (xor_ln70_20_fu_2599_p2 & or_ln70_30_fu_2593_p2);

assign and_ln70_21_fu_2623_p2 = (tmp_101_fu_2551_p3 & or_ln70_31_fu_2617_p2);

assign and_ln70_22_fu_2706_p2 = (xor_ln70_22_fu_2700_p2 & or_ln70_33_fu_2694_p2);

assign and_ln70_23_fu_2724_p2 = (tmp_104_fu_2652_p3 & or_ln70_34_fu_2718_p2);

assign and_ln70_24_fu_2807_p2 = (xor_ln70_24_fu_2801_p2 & or_ln70_36_fu_2795_p2);

assign and_ln70_25_fu_2825_p2 = (tmp_106_fu_2753_p3 & or_ln70_37_fu_2819_p2);

assign and_ln70_26_fu_2908_p2 = (xor_ln70_26_fu_2902_p2 & or_ln70_39_fu_2896_p2);

assign and_ln70_27_fu_2926_p2 = (tmp_108_fu_2854_p3 & or_ln70_40_fu_2920_p2);

assign and_ln70_28_fu_3009_p2 = (xor_ln70_28_fu_3003_p2 & or_ln70_42_fu_2997_p2);

assign and_ln70_29_fu_3027_p2 = (tmp_110_fu_2955_p3 & or_ln70_43_fu_3021_p2);

assign and_ln70_2_fu_1696_p2 = (xor_ln70_2_fu_1690_p2 & or_ln70_3_fu_1684_p2);

assign and_ln70_30_fu_3110_p2 = (xor_ln70_30_fu_3104_p2 & or_ln70_45_fu_3098_p2);

assign and_ln70_31_fu_3128_p2 = (tmp_112_fu_3056_p3 & or_ln70_46_fu_3122_p2);

assign and_ln70_32_fu_3211_p2 = (xor_ln70_32_fu_3205_p2 & or_ln70_48_fu_3199_p2);

assign and_ln70_33_fu_3229_p2 = (tmp_114_fu_3157_p3 & or_ln70_49_fu_3223_p2);

assign and_ln70_34_fu_3312_p2 = (xor_ln70_34_fu_3306_p2 & or_ln70_51_fu_3300_p2);

assign and_ln70_35_fu_3330_p2 = (tmp_116_fu_3258_p3 & or_ln70_52_fu_3324_p2);

assign and_ln70_36_fu_3413_p2 = (xor_ln70_36_fu_3407_p2 & or_ln70_54_fu_3401_p2);

assign and_ln70_37_fu_3431_p2 = (tmp_118_fu_3359_p3 & or_ln70_55_fu_3425_p2);

assign and_ln70_38_fu_3514_p2 = (xor_ln70_38_fu_3508_p2 & or_ln70_57_fu_3502_p2);

assign and_ln70_39_fu_3532_p2 = (tmp_120_fu_3460_p3 & or_ln70_58_fu_3526_p2);

assign and_ln70_3_fu_1714_p2 = (tmp_74_fu_1642_p3 & or_ln70_4_fu_1708_p2);

assign and_ln70_40_fu_3615_p2 = (xor_ln70_40_fu_3609_p2 & or_ln70_60_fu_3603_p2);

assign and_ln70_41_fu_3633_p2 = (tmp_122_fu_3561_p3 & or_ln70_61_fu_3627_p2);

assign and_ln70_42_fu_3716_p2 = (xor_ln70_42_fu_3710_p2 & or_ln70_63_fu_3704_p2);

assign and_ln70_43_fu_3734_p2 = (tmp_124_fu_3662_p3 & or_ln70_64_fu_3728_p2);

assign and_ln70_44_fu_3817_p2 = (xor_ln70_44_fu_3811_p2 & or_ln70_66_fu_3805_p2);

assign and_ln70_45_fu_3835_p2 = (tmp_126_fu_3763_p3 & or_ln70_67_fu_3829_p2);

assign and_ln70_46_fu_3918_p2 = (xor_ln70_46_fu_3912_p2 & or_ln70_69_fu_3906_p2);

assign and_ln70_47_fu_3936_p2 = (tmp_128_fu_3864_p3 & or_ln70_70_fu_3930_p2);

assign and_ln70_48_fu_4019_p2 = (xor_ln70_48_fu_4013_p2 & or_ln70_72_fu_4007_p2);

assign and_ln70_49_fu_4037_p2 = (tmp_130_fu_3965_p3 & or_ln70_73_fu_4031_p2);

assign and_ln70_4_fu_1797_p2 = (xor_ln70_4_fu_1791_p2 & or_ln70_6_fu_1785_p2);

assign and_ln70_50_fu_4120_p2 = (xor_ln70_50_fu_4114_p2 & or_ln70_75_fu_4108_p2);

assign and_ln70_51_fu_4138_p2 = (tmp_132_fu_4066_p3 & or_ln70_76_fu_4132_p2);

assign and_ln70_52_fu_4221_p2 = (xor_ln70_52_fu_4215_p2 & or_ln70_78_fu_4209_p2);

assign and_ln70_53_fu_4239_p2 = (tmp_134_fu_4167_p3 & or_ln70_79_fu_4233_p2);

assign and_ln70_54_fu_4322_p2 = (xor_ln70_54_fu_4316_p2 & or_ln70_81_fu_4310_p2);

assign and_ln70_55_fu_4340_p2 = (tmp_136_fu_4268_p3 & or_ln70_82_fu_4334_p2);

assign and_ln70_56_fu_4423_p2 = (xor_ln70_56_fu_4417_p2 & or_ln70_84_fu_4411_p2);

assign and_ln70_57_fu_4441_p2 = (tmp_138_fu_4369_p3 & or_ln70_85_fu_4435_p2);

assign and_ln70_58_fu_4524_p2 = (xor_ln70_58_fu_4518_p2 & or_ln70_87_fu_4512_p2);

assign and_ln70_59_fu_4542_p2 = (tmp_140_fu_4470_p3 & or_ln70_88_fu_4536_p2);

assign and_ln70_5_fu_1815_p2 = (tmp_77_fu_1743_p3 & or_ln70_7_fu_1809_p2);

assign and_ln70_60_fu_4625_p2 = (xor_ln70_60_fu_4619_p2 & or_ln70_90_fu_4613_p2);

assign and_ln70_61_fu_4643_p2 = (tmp_142_fu_4571_p3 & or_ln70_91_fu_4637_p2);

assign and_ln70_62_fu_4726_p2 = (xor_ln70_62_fu_4720_p2 & or_ln70_93_fu_4714_p2);

assign and_ln70_63_fu_4744_p2 = (tmp_144_fu_4672_p3 & or_ln70_94_fu_4738_p2);

assign and_ln70_6_fu_1898_p2 = (xor_ln70_6_fu_1892_p2 & or_ln70_9_fu_1886_p2);

assign and_ln70_7_fu_1916_p2 = (tmp_80_fu_1844_p3 & or_ln70_10_fu_1910_p2);

assign and_ln70_8_fu_1999_p2 = (xor_ln70_8_fu_1993_p2 & or_ln70_12_fu_1987_p2);

assign and_ln70_9_fu_2017_p2 = (tmp_83_fu_1945_p3 & or_ln70_13_fu_2011_p2);

assign and_ln70_fu_1595_p2 = (xor_ln70_fu_1589_p2 & or_ln70_fu_1583_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv_i345_cast_fu_1042_p1 = $signed(conv_i345);

assign grp_fu_1133_p0 = {{A_0_q0}, {16'd0}};

assign grp_fu_1133_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1146_p0 = {{A_1_q0}, {16'd0}};

assign grp_fu_1146_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1159_p0 = {{A_2_q0}, {16'd0}};

assign grp_fu_1159_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1172_p0 = {{A_3_q0}, {16'd0}};

assign grp_fu_1172_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1185_p0 = {{A_4_q0}, {16'd0}};

assign grp_fu_1185_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1198_p0 = {{A_5_q0}, {16'd0}};

assign grp_fu_1198_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1211_p0 = {{A_6_q0}, {16'd0}};

assign grp_fu_1211_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1224_p0 = {{A_7_q0}, {16'd0}};

assign grp_fu_1224_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1237_p0 = {{A_8_q0}, {16'd0}};

assign grp_fu_1237_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1250_p0 = {{A_9_q0}, {16'd0}};

assign grp_fu_1250_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1263_p0 = {{A_10_q0}, {16'd0}};

assign grp_fu_1263_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1276_p0 = {{A_11_q0}, {16'd0}};

assign grp_fu_1276_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1289_p0 = {{A_12_q0}, {16'd0}};

assign grp_fu_1289_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1302_p0 = {{A_13_q0}, {16'd0}};

assign grp_fu_1302_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1315_p0 = {{A_14_q0}, {16'd0}};

assign grp_fu_1315_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1328_p0 = {{A_15_q0}, {16'd0}};

assign grp_fu_1328_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1341_p0 = {{A_16_q0}, {16'd0}};

assign grp_fu_1341_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1354_p0 = {{A_17_q0}, {16'd0}};

assign grp_fu_1354_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1367_p0 = {{A_18_q0}, {16'd0}};

assign grp_fu_1367_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1380_p0 = {{A_19_q0}, {16'd0}};

assign grp_fu_1380_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1393_p0 = {{A_20_q0}, {16'd0}};

assign grp_fu_1393_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1406_p0 = {{A_21_q0}, {16'd0}};

assign grp_fu_1406_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1419_p0 = {{A_22_q0}, {16'd0}};

assign grp_fu_1419_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1432_p0 = {{A_23_q0}, {16'd0}};

assign grp_fu_1432_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1445_p0 = {{A_24_q0}, {16'd0}};

assign grp_fu_1445_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1458_p0 = {{A_25_q0}, {16'd0}};

assign grp_fu_1458_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1471_p0 = {{A_26_q0}, {16'd0}};

assign grp_fu_1471_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1484_p0 = {{A_27_q0}, {16'd0}};

assign grp_fu_1484_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1497_p0 = {{A_28_q0}, {16'd0}};

assign grp_fu_1497_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1510_p0 = {{A_29_q0}, {16'd0}};

assign grp_fu_1510_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1523_p0 = {{A_30_q0}, {16'd0}};

assign grp_fu_1523_p1 = conv_i345_cast_reg_4780;

assign grp_fu_1536_p0 = {{A_31_q0}, {16'd0}};

assign grp_fu_1536_p1 = conv_i345_cast_reg_4780;

assign icmp_ln70_10_fu_2076_p2 = ((tmp_6_fu_2066_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_11_fu_2082_p2 = ((tmp_6_fu_2066_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_12_fu_2177_p2 = ((tmp_7_fu_2167_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_13_fu_2183_p2 = ((tmp_7_fu_2167_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_14_fu_2278_p2 = ((tmp_8_fu_2268_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_15_fu_2284_p2 = ((tmp_8_fu_2268_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_16_fu_2379_p2 = ((tmp_9_fu_2369_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_17_fu_2385_p2 = ((tmp_9_fu_2369_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_18_fu_2480_p2 = ((tmp_10_fu_2470_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_19_fu_2486_p2 = ((tmp_10_fu_2470_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_1_fu_1577_p2 = ((tmp_1_fu_1561_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_20_fu_2581_p2 = ((tmp_11_fu_2571_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_21_fu_2587_p2 = ((tmp_11_fu_2571_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_22_fu_2682_p2 = ((tmp_12_fu_2672_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_23_fu_2688_p2 = ((tmp_12_fu_2672_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_24_fu_2783_p2 = ((tmp_13_fu_2773_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_25_fu_2789_p2 = ((tmp_13_fu_2773_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_26_fu_2884_p2 = ((tmp_14_fu_2874_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_27_fu_2890_p2 = ((tmp_14_fu_2874_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_28_fu_2985_p2 = ((tmp_15_fu_2975_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_29_fu_2991_p2 = ((tmp_15_fu_2975_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_2_fu_1672_p2 = ((tmp_2_fu_1662_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_30_fu_3086_p2 = ((tmp_16_fu_3076_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_31_fu_3092_p2 = ((tmp_16_fu_3076_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_32_fu_3187_p2 = ((tmp_17_fu_3177_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_33_fu_3193_p2 = ((tmp_17_fu_3177_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_34_fu_3288_p2 = ((tmp_18_fu_3278_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_35_fu_3294_p2 = ((tmp_18_fu_3278_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_36_fu_3389_p2 = ((tmp_19_fu_3379_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_37_fu_3395_p2 = ((tmp_19_fu_3379_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_38_fu_3490_p2 = ((tmp_20_fu_3480_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_39_fu_3496_p2 = ((tmp_20_fu_3480_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_3_fu_1678_p2 = ((tmp_2_fu_1662_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_40_fu_3591_p2 = ((tmp_21_fu_3581_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_41_fu_3597_p2 = ((tmp_21_fu_3581_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_42_fu_3692_p2 = ((tmp_22_fu_3682_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_43_fu_3698_p2 = ((tmp_22_fu_3682_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_44_fu_3793_p2 = ((tmp_23_fu_3783_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_45_fu_3799_p2 = ((tmp_23_fu_3783_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_46_fu_3894_p2 = ((tmp_24_fu_3884_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_47_fu_3900_p2 = ((tmp_24_fu_3884_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_48_fu_3995_p2 = ((tmp_25_fu_3985_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_49_fu_4001_p2 = ((tmp_25_fu_3985_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_4_fu_1773_p2 = ((tmp_3_fu_1763_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_50_fu_4096_p2 = ((tmp_26_fu_4086_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_51_fu_4102_p2 = ((tmp_26_fu_4086_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_52_fu_4197_p2 = ((tmp_27_fu_4187_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_53_fu_4203_p2 = ((tmp_27_fu_4187_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_54_fu_4298_p2 = ((tmp_28_fu_4288_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_55_fu_4304_p2 = ((tmp_28_fu_4288_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_56_fu_4399_p2 = ((tmp_29_fu_4389_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_57_fu_4405_p2 = ((tmp_29_fu_4389_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_58_fu_4500_p2 = ((tmp_30_fu_4490_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_59_fu_4506_p2 = ((tmp_30_fu_4490_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_5_fu_1779_p2 = ((tmp_3_fu_1763_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_60_fu_4601_p2 = ((tmp_31_fu_4591_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_61_fu_4607_p2 = ((tmp_31_fu_4591_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_62_fu_4702_p2 = ((tmp_32_fu_4692_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_63_fu_4708_p2 = ((tmp_32_fu_4692_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_6_fu_1874_p2 = ((tmp_4_fu_1864_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_7_fu_1880_p2 = ((tmp_4_fu_1864_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_8_fu_1975_p2 = ((tmp_5_fu_1965_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign icmp_ln70_9_fu_1981_p2 = ((tmp_5_fu_1965_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_1571_p2 = ((tmp_1_fu_1561_p4 != 16'd65535) ? 1'b1 : 1'b0);

assign or_ln70_10_fu_1910_p2 = (xor_ln70_7_fu_1904_p2 | icmp_ln70_6_fu_1874_p2);

assign or_ln70_11_fu_1930_p2 = (and_ln70_7_fu_1916_p2 | and_ln70_6_fu_1898_p2);

assign or_ln70_12_fu_1987_p2 = (tmp_84_fu_1957_p3 | icmp_ln70_9_fu_1981_p2);

assign or_ln70_13_fu_2011_p2 = (xor_ln70_9_fu_2005_p2 | icmp_ln70_8_fu_1975_p2);

assign or_ln70_14_fu_2031_p2 = (and_ln70_9_fu_2017_p2 | and_ln70_8_fu_1999_p2);

assign or_ln70_15_fu_2088_p2 = (tmp_87_fu_2058_p3 | icmp_ln70_11_fu_2082_p2);

assign or_ln70_16_fu_2112_p2 = (xor_ln70_11_fu_2106_p2 | icmp_ln70_10_fu_2076_p2);

assign or_ln70_17_fu_2132_p2 = (and_ln70_11_fu_2118_p2 | and_ln70_10_fu_2100_p2);

assign or_ln70_18_fu_2189_p2 = (tmp_90_fu_2159_p3 | icmp_ln70_13_fu_2183_p2);

assign or_ln70_19_fu_2213_p2 = (xor_ln70_13_fu_2207_p2 | icmp_ln70_12_fu_2177_p2);

assign or_ln70_1_fu_1607_p2 = (xor_ln70_1_fu_1601_p2 | icmp_ln70_fu_1571_p2);

assign or_ln70_20_fu_2233_p2 = (and_ln70_13_fu_2219_p2 | and_ln70_12_fu_2201_p2);

assign or_ln70_21_fu_2290_p2 = (tmp_93_fu_2260_p3 | icmp_ln70_15_fu_2284_p2);

assign or_ln70_22_fu_2314_p2 = (xor_ln70_15_fu_2308_p2 | icmp_ln70_14_fu_2278_p2);

assign or_ln70_23_fu_2334_p2 = (and_ln70_15_fu_2320_p2 | and_ln70_14_fu_2302_p2);

assign or_ln70_24_fu_2391_p2 = (tmp_96_fu_2361_p3 | icmp_ln70_17_fu_2385_p2);

assign or_ln70_25_fu_2415_p2 = (xor_ln70_17_fu_2409_p2 | icmp_ln70_16_fu_2379_p2);

assign or_ln70_26_fu_2435_p2 = (and_ln70_17_fu_2421_p2 | and_ln70_16_fu_2403_p2);

assign or_ln70_27_fu_2492_p2 = (tmp_99_fu_2462_p3 | icmp_ln70_19_fu_2486_p2);

assign or_ln70_28_fu_2516_p2 = (xor_ln70_19_fu_2510_p2 | icmp_ln70_18_fu_2480_p2);

assign or_ln70_29_fu_2536_p2 = (and_ln70_19_fu_2522_p2 | and_ln70_18_fu_2504_p2);

assign or_ln70_2_fu_1627_p2 = (and_ln70_fu_1595_p2 | and_ln70_1_fu_1613_p2);

assign or_ln70_30_fu_2593_p2 = (tmp_102_fu_2563_p3 | icmp_ln70_21_fu_2587_p2);

assign or_ln70_31_fu_2617_p2 = (xor_ln70_21_fu_2611_p2 | icmp_ln70_20_fu_2581_p2);

assign or_ln70_32_fu_2637_p2 = (and_ln70_21_fu_2623_p2 | and_ln70_20_fu_2605_p2);

assign or_ln70_33_fu_2694_p2 = (tmp_105_fu_2664_p3 | icmp_ln70_23_fu_2688_p2);

assign or_ln70_34_fu_2718_p2 = (xor_ln70_23_fu_2712_p2 | icmp_ln70_22_fu_2682_p2);

assign or_ln70_35_fu_2738_p2 = (and_ln70_23_fu_2724_p2 | and_ln70_22_fu_2706_p2);

assign or_ln70_36_fu_2795_p2 = (tmp_107_fu_2765_p3 | icmp_ln70_25_fu_2789_p2);

assign or_ln70_37_fu_2819_p2 = (xor_ln70_25_fu_2813_p2 | icmp_ln70_24_fu_2783_p2);

assign or_ln70_38_fu_2839_p2 = (and_ln70_25_fu_2825_p2 | and_ln70_24_fu_2807_p2);

assign or_ln70_39_fu_2896_p2 = (tmp_109_fu_2866_p3 | icmp_ln70_27_fu_2890_p2);

assign or_ln70_3_fu_1684_p2 = (tmp_75_fu_1654_p3 | icmp_ln70_3_fu_1678_p2);

assign or_ln70_40_fu_2920_p2 = (xor_ln70_27_fu_2914_p2 | icmp_ln70_26_fu_2884_p2);

assign or_ln70_41_fu_2940_p2 = (and_ln70_27_fu_2926_p2 | and_ln70_26_fu_2908_p2);

assign or_ln70_42_fu_2997_p2 = (tmp_111_fu_2967_p3 | icmp_ln70_29_fu_2991_p2);

assign or_ln70_43_fu_3021_p2 = (xor_ln70_29_fu_3015_p2 | icmp_ln70_28_fu_2985_p2);

assign or_ln70_44_fu_3041_p2 = (and_ln70_29_fu_3027_p2 | and_ln70_28_fu_3009_p2);

assign or_ln70_45_fu_3098_p2 = (tmp_113_fu_3068_p3 | icmp_ln70_31_fu_3092_p2);

assign or_ln70_46_fu_3122_p2 = (xor_ln70_31_fu_3116_p2 | icmp_ln70_30_fu_3086_p2);

assign or_ln70_47_fu_3142_p2 = (and_ln70_31_fu_3128_p2 | and_ln70_30_fu_3110_p2);

assign or_ln70_48_fu_3199_p2 = (tmp_115_fu_3169_p3 | icmp_ln70_33_fu_3193_p2);

assign or_ln70_49_fu_3223_p2 = (xor_ln70_33_fu_3217_p2 | icmp_ln70_32_fu_3187_p2);

assign or_ln70_4_fu_1708_p2 = (xor_ln70_3_fu_1702_p2 | icmp_ln70_2_fu_1672_p2);

assign or_ln70_50_fu_3243_p2 = (and_ln70_33_fu_3229_p2 | and_ln70_32_fu_3211_p2);

assign or_ln70_51_fu_3300_p2 = (tmp_117_fu_3270_p3 | icmp_ln70_35_fu_3294_p2);

assign or_ln70_52_fu_3324_p2 = (xor_ln70_35_fu_3318_p2 | icmp_ln70_34_fu_3288_p2);

assign or_ln70_53_fu_3344_p2 = (and_ln70_35_fu_3330_p2 | and_ln70_34_fu_3312_p2);

assign or_ln70_54_fu_3401_p2 = (tmp_119_fu_3371_p3 | icmp_ln70_37_fu_3395_p2);

assign or_ln70_55_fu_3425_p2 = (xor_ln70_37_fu_3419_p2 | icmp_ln70_36_fu_3389_p2);

assign or_ln70_56_fu_3445_p2 = (and_ln70_37_fu_3431_p2 | and_ln70_36_fu_3413_p2);

assign or_ln70_57_fu_3502_p2 = (tmp_121_fu_3472_p3 | icmp_ln70_39_fu_3496_p2);

assign or_ln70_58_fu_3526_p2 = (xor_ln70_39_fu_3520_p2 | icmp_ln70_38_fu_3490_p2);

assign or_ln70_59_fu_3546_p2 = (and_ln70_39_fu_3532_p2 | and_ln70_38_fu_3514_p2);

assign or_ln70_5_fu_1728_p2 = (and_ln70_3_fu_1714_p2 | and_ln70_2_fu_1696_p2);

assign or_ln70_60_fu_3603_p2 = (tmp_123_fu_3573_p3 | icmp_ln70_41_fu_3597_p2);

assign or_ln70_61_fu_3627_p2 = (xor_ln70_41_fu_3621_p2 | icmp_ln70_40_fu_3591_p2);

assign or_ln70_62_fu_3647_p2 = (and_ln70_41_fu_3633_p2 | and_ln70_40_fu_3615_p2);

assign or_ln70_63_fu_3704_p2 = (tmp_125_fu_3674_p3 | icmp_ln70_43_fu_3698_p2);

assign or_ln70_64_fu_3728_p2 = (xor_ln70_43_fu_3722_p2 | icmp_ln70_42_fu_3692_p2);

assign or_ln70_65_fu_3748_p2 = (and_ln70_43_fu_3734_p2 | and_ln70_42_fu_3716_p2);

assign or_ln70_66_fu_3805_p2 = (tmp_127_fu_3775_p3 | icmp_ln70_45_fu_3799_p2);

assign or_ln70_67_fu_3829_p2 = (xor_ln70_45_fu_3823_p2 | icmp_ln70_44_fu_3793_p2);

assign or_ln70_68_fu_3849_p2 = (and_ln70_45_fu_3835_p2 | and_ln70_44_fu_3817_p2);

assign or_ln70_69_fu_3906_p2 = (tmp_129_fu_3876_p3 | icmp_ln70_47_fu_3900_p2);

assign or_ln70_6_fu_1785_p2 = (tmp_78_fu_1755_p3 | icmp_ln70_5_fu_1779_p2);

assign or_ln70_70_fu_3930_p2 = (xor_ln70_47_fu_3924_p2 | icmp_ln70_46_fu_3894_p2);

assign or_ln70_71_fu_3950_p2 = (and_ln70_47_fu_3936_p2 | and_ln70_46_fu_3918_p2);

assign or_ln70_72_fu_4007_p2 = (tmp_131_fu_3977_p3 | icmp_ln70_49_fu_4001_p2);

assign or_ln70_73_fu_4031_p2 = (xor_ln70_49_fu_4025_p2 | icmp_ln70_48_fu_3995_p2);

assign or_ln70_74_fu_4051_p2 = (and_ln70_49_fu_4037_p2 | and_ln70_48_fu_4019_p2);

assign or_ln70_75_fu_4108_p2 = (tmp_133_fu_4078_p3 | icmp_ln70_51_fu_4102_p2);

assign or_ln70_76_fu_4132_p2 = (xor_ln70_51_fu_4126_p2 | icmp_ln70_50_fu_4096_p2);

assign or_ln70_77_fu_4152_p2 = (and_ln70_51_fu_4138_p2 | and_ln70_50_fu_4120_p2);

assign or_ln70_78_fu_4209_p2 = (tmp_135_fu_4179_p3 | icmp_ln70_53_fu_4203_p2);

assign or_ln70_79_fu_4233_p2 = (xor_ln70_53_fu_4227_p2 | icmp_ln70_52_fu_4197_p2);

assign or_ln70_7_fu_1809_p2 = (xor_ln70_5_fu_1803_p2 | icmp_ln70_4_fu_1773_p2);

assign or_ln70_80_fu_4253_p2 = (and_ln70_53_fu_4239_p2 | and_ln70_52_fu_4221_p2);

assign or_ln70_81_fu_4310_p2 = (tmp_137_fu_4280_p3 | icmp_ln70_55_fu_4304_p2);

assign or_ln70_82_fu_4334_p2 = (xor_ln70_55_fu_4328_p2 | icmp_ln70_54_fu_4298_p2);

assign or_ln70_83_fu_4354_p2 = (and_ln70_55_fu_4340_p2 | and_ln70_54_fu_4322_p2);

assign or_ln70_84_fu_4411_p2 = (tmp_139_fu_4381_p3 | icmp_ln70_57_fu_4405_p2);

assign or_ln70_85_fu_4435_p2 = (xor_ln70_57_fu_4429_p2 | icmp_ln70_56_fu_4399_p2);

assign or_ln70_86_fu_4455_p2 = (and_ln70_57_fu_4441_p2 | and_ln70_56_fu_4423_p2);

assign or_ln70_87_fu_4512_p2 = (tmp_141_fu_4482_p3 | icmp_ln70_59_fu_4506_p2);

assign or_ln70_88_fu_4536_p2 = (xor_ln70_59_fu_4530_p2 | icmp_ln70_58_fu_4500_p2);

assign or_ln70_89_fu_4556_p2 = (and_ln70_59_fu_4542_p2 | and_ln70_58_fu_4524_p2);

assign or_ln70_8_fu_1829_p2 = (and_ln70_5_fu_1815_p2 | and_ln70_4_fu_1797_p2);

assign or_ln70_90_fu_4613_p2 = (tmp_143_fu_4583_p3 | icmp_ln70_61_fu_4607_p2);

assign or_ln70_91_fu_4637_p2 = (xor_ln70_61_fu_4631_p2 | icmp_ln70_60_fu_4601_p2);

assign or_ln70_92_fu_4657_p2 = (and_ln70_61_fu_4643_p2 | and_ln70_60_fu_4625_p2);

assign or_ln70_93_fu_4714_p2 = (tmp_145_fu_4684_p3 | icmp_ln70_63_fu_4708_p2);

assign or_ln70_94_fu_4738_p2 = (xor_ln70_63_fu_4732_p2 | icmp_ln70_62_fu_4702_p2);

assign or_ln70_95_fu_4758_p2 = (and_ln70_63_fu_4744_p2 | and_ln70_62_fu_4726_p2);

assign or_ln70_9_fu_1886_p2 = (tmp_81_fu_1856_p3 | icmp_ln70_7_fu_1880_p2);

assign or_ln70_fu_1583_p2 = (tmp_72_fu_1553_p3 | icmp_ln70_1_fu_1577_p2);

assign select_ln70_10_fu_2124_p3 = ((and_ln70_10_fu_2100_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_11_fu_2138_p3 = ((or_ln70_17_fu_2132_p2[0:0] == 1'b1) ? select_ln70_10_fu_2124_p3 : trunc_ln70_5_fu_2054_p1);

assign select_ln70_12_fu_2225_p3 = ((and_ln70_12_fu_2201_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_13_fu_2239_p3 = ((or_ln70_20_fu_2233_p2[0:0] == 1'b1) ? select_ln70_12_fu_2225_p3 : trunc_ln70_6_fu_2155_p1);

assign select_ln70_14_fu_2326_p3 = ((and_ln70_14_fu_2302_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_15_fu_2340_p3 = ((or_ln70_23_fu_2334_p2[0:0] == 1'b1) ? select_ln70_14_fu_2326_p3 : trunc_ln70_7_fu_2256_p1);

assign select_ln70_16_fu_2427_p3 = ((and_ln70_16_fu_2403_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_17_fu_2441_p3 = ((or_ln70_26_fu_2435_p2[0:0] == 1'b1) ? select_ln70_16_fu_2427_p3 : trunc_ln70_8_fu_2357_p1);

assign select_ln70_18_fu_2528_p3 = ((and_ln70_18_fu_2504_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_19_fu_2542_p3 = ((or_ln70_29_fu_2536_p2[0:0] == 1'b1) ? select_ln70_18_fu_2528_p3 : trunc_ln70_9_fu_2458_p1);

assign select_ln70_1_fu_1633_p3 = ((or_ln70_2_fu_1627_p2[0:0] == 1'b1) ? select_ln70_fu_1619_p3 : trunc_ln70_fu_1549_p1);

assign select_ln70_20_fu_2629_p3 = ((and_ln70_20_fu_2605_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_21_fu_2643_p3 = ((or_ln70_32_fu_2637_p2[0:0] == 1'b1) ? select_ln70_20_fu_2629_p3 : trunc_ln70_10_fu_2559_p1);

assign select_ln70_22_fu_2730_p3 = ((and_ln70_22_fu_2706_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_23_fu_2744_p3 = ((or_ln70_35_fu_2738_p2[0:0] == 1'b1) ? select_ln70_22_fu_2730_p3 : trunc_ln70_11_fu_2660_p1);

assign select_ln70_24_fu_2831_p3 = ((and_ln70_24_fu_2807_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_25_fu_2845_p3 = ((or_ln70_38_fu_2839_p2[0:0] == 1'b1) ? select_ln70_24_fu_2831_p3 : trunc_ln70_12_fu_2761_p1);

assign select_ln70_26_fu_2932_p3 = ((and_ln70_26_fu_2908_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_27_fu_2946_p3 = ((or_ln70_41_fu_2940_p2[0:0] == 1'b1) ? select_ln70_26_fu_2932_p3 : trunc_ln70_13_fu_2862_p1);

assign select_ln70_28_fu_3033_p3 = ((and_ln70_28_fu_3009_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_29_fu_3047_p3 = ((or_ln70_44_fu_3041_p2[0:0] == 1'b1) ? select_ln70_28_fu_3033_p3 : trunc_ln70_14_fu_2963_p1);

assign select_ln70_2_fu_1720_p3 = ((and_ln70_2_fu_1696_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_30_fu_3134_p3 = ((and_ln70_30_fu_3110_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_31_fu_3148_p3 = ((or_ln70_47_fu_3142_p2[0:0] == 1'b1) ? select_ln70_30_fu_3134_p3 : trunc_ln70_15_fu_3064_p1);

assign select_ln70_32_fu_3235_p3 = ((and_ln70_32_fu_3211_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_33_fu_3249_p3 = ((or_ln70_50_fu_3243_p2[0:0] == 1'b1) ? select_ln70_32_fu_3235_p3 : trunc_ln70_16_fu_3165_p1);

assign select_ln70_34_fu_3336_p3 = ((and_ln70_34_fu_3312_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_35_fu_3350_p3 = ((or_ln70_53_fu_3344_p2[0:0] == 1'b1) ? select_ln70_34_fu_3336_p3 : trunc_ln70_17_fu_3266_p1);

assign select_ln70_36_fu_3437_p3 = ((and_ln70_36_fu_3413_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_37_fu_3451_p3 = ((or_ln70_56_fu_3445_p2[0:0] == 1'b1) ? select_ln70_36_fu_3437_p3 : trunc_ln70_18_fu_3367_p1);

assign select_ln70_38_fu_3538_p3 = ((and_ln70_38_fu_3514_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_39_fu_3552_p3 = ((or_ln70_59_fu_3546_p2[0:0] == 1'b1) ? select_ln70_38_fu_3538_p3 : trunc_ln70_19_fu_3468_p1);

assign select_ln70_3_fu_1734_p3 = ((or_ln70_5_fu_1728_p2[0:0] == 1'b1) ? select_ln70_2_fu_1720_p3 : trunc_ln70_1_fu_1650_p1);

assign select_ln70_40_fu_3639_p3 = ((and_ln70_40_fu_3615_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_41_fu_3653_p3 = ((or_ln70_62_fu_3647_p2[0:0] == 1'b1) ? select_ln70_40_fu_3639_p3 : trunc_ln70_20_fu_3569_p1);

assign select_ln70_42_fu_3740_p3 = ((and_ln70_42_fu_3716_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_43_fu_3754_p3 = ((or_ln70_65_fu_3748_p2[0:0] == 1'b1) ? select_ln70_42_fu_3740_p3 : trunc_ln70_21_fu_3670_p1);

assign select_ln70_44_fu_3841_p3 = ((and_ln70_44_fu_3817_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_45_fu_3855_p3 = ((or_ln70_68_fu_3849_p2[0:0] == 1'b1) ? select_ln70_44_fu_3841_p3 : trunc_ln70_22_fu_3771_p1);

assign select_ln70_46_fu_3942_p3 = ((and_ln70_46_fu_3918_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_47_fu_3956_p3 = ((or_ln70_71_fu_3950_p2[0:0] == 1'b1) ? select_ln70_46_fu_3942_p3 : trunc_ln70_23_fu_3872_p1);

assign select_ln70_48_fu_4043_p3 = ((and_ln70_48_fu_4019_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_49_fu_4057_p3 = ((or_ln70_74_fu_4051_p2[0:0] == 1'b1) ? select_ln70_48_fu_4043_p3 : trunc_ln70_24_fu_3973_p1);

assign select_ln70_4_fu_1821_p3 = ((and_ln70_4_fu_1797_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_50_fu_4144_p3 = ((and_ln70_50_fu_4120_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_51_fu_4158_p3 = ((or_ln70_77_fu_4152_p2[0:0] == 1'b1) ? select_ln70_50_fu_4144_p3 : trunc_ln70_25_fu_4074_p1);

assign select_ln70_52_fu_4245_p3 = ((and_ln70_52_fu_4221_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_53_fu_4259_p3 = ((or_ln70_80_fu_4253_p2[0:0] == 1'b1) ? select_ln70_52_fu_4245_p3 : trunc_ln70_26_fu_4175_p1);

assign select_ln70_54_fu_4346_p3 = ((and_ln70_54_fu_4322_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_55_fu_4360_p3 = ((or_ln70_83_fu_4354_p2[0:0] == 1'b1) ? select_ln70_54_fu_4346_p3 : trunc_ln70_27_fu_4276_p1);

assign select_ln70_56_fu_4447_p3 = ((and_ln70_56_fu_4423_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_57_fu_4461_p3 = ((or_ln70_86_fu_4455_p2[0:0] == 1'b1) ? select_ln70_56_fu_4447_p3 : trunc_ln70_28_fu_4377_p1);

assign select_ln70_58_fu_4548_p3 = ((and_ln70_58_fu_4524_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_59_fu_4562_p3 = ((or_ln70_89_fu_4556_p2[0:0] == 1'b1) ? select_ln70_58_fu_4548_p3 : trunc_ln70_29_fu_4478_p1);

assign select_ln70_5_fu_1835_p3 = ((or_ln70_8_fu_1829_p2[0:0] == 1'b1) ? select_ln70_4_fu_1821_p3 : trunc_ln70_2_fu_1751_p1);

assign select_ln70_60_fu_4649_p3 = ((and_ln70_60_fu_4625_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_61_fu_4663_p3 = ((or_ln70_92_fu_4657_p2[0:0] == 1'b1) ? select_ln70_60_fu_4649_p3 : trunc_ln70_30_fu_4579_p1);

assign select_ln70_62_fu_4750_p3 = ((and_ln70_62_fu_4726_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_63_fu_4764_p3 = ((or_ln70_95_fu_4758_p2[0:0] == 1'b1) ? select_ln70_62_fu_4750_p3 : trunc_ln70_31_fu_4680_p1);

assign select_ln70_6_fu_1922_p3 = ((and_ln70_6_fu_1898_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_7_fu_1936_p3 = ((or_ln70_11_fu_1930_p2[0:0] == 1'b1) ? select_ln70_6_fu_1922_p3 : trunc_ln70_3_fu_1852_p1);

assign select_ln70_8_fu_2023_p3 = ((and_ln70_8_fu_1999_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln70_9_fu_2037_p3 = ((or_ln70_14_fu_2031_p2[0:0] == 1'b1) ? select_ln70_8_fu_2023_p3 : trunc_ln70_4_fu_1953_p1);

assign select_ln70_fu_1619_p3 = ((and_ln70_fu_1595_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign tmp_101_fu_2551_p3 = grp_fu_1263_p2[32'd39];

assign tmp_102_fu_2563_p3 = grp_fu_1263_p2[32'd23];

assign tmp_104_fu_2652_p3 = grp_fu_1276_p2[32'd39];

assign tmp_105_fu_2664_p3 = grp_fu_1276_p2[32'd23];

assign tmp_106_fu_2753_p3 = grp_fu_1289_p2[32'd39];

assign tmp_107_fu_2765_p3 = grp_fu_1289_p2[32'd23];

assign tmp_108_fu_2854_p3 = grp_fu_1302_p2[32'd39];

assign tmp_109_fu_2866_p3 = grp_fu_1302_p2[32'd23];

assign tmp_10_fu_2470_p4 = {{grp_fu_1250_p2[39:24]}};

assign tmp_110_fu_2955_p3 = grp_fu_1315_p2[32'd39];

assign tmp_111_fu_2967_p3 = grp_fu_1315_p2[32'd23];

assign tmp_112_fu_3056_p3 = grp_fu_1328_p2[32'd39];

assign tmp_113_fu_3068_p3 = grp_fu_1328_p2[32'd23];

assign tmp_114_fu_3157_p3 = grp_fu_1341_p2[32'd39];

assign tmp_115_fu_3169_p3 = grp_fu_1341_p2[32'd23];

assign tmp_116_fu_3258_p3 = grp_fu_1354_p2[32'd39];

assign tmp_117_fu_3270_p3 = grp_fu_1354_p2[32'd23];

assign tmp_118_fu_3359_p3 = grp_fu_1367_p2[32'd39];

assign tmp_119_fu_3371_p3 = grp_fu_1367_p2[32'd23];

assign tmp_11_fu_2571_p4 = {{grp_fu_1263_p2[39:24]}};

assign tmp_120_fu_3460_p3 = grp_fu_1380_p2[32'd39];

assign tmp_121_fu_3472_p3 = grp_fu_1380_p2[32'd23];

assign tmp_122_fu_3561_p3 = grp_fu_1393_p2[32'd39];

assign tmp_123_fu_3573_p3 = grp_fu_1393_p2[32'd23];

assign tmp_124_fu_3662_p3 = grp_fu_1406_p2[32'd39];

assign tmp_125_fu_3674_p3 = grp_fu_1406_p2[32'd23];

assign tmp_126_fu_3763_p3 = grp_fu_1419_p2[32'd39];

assign tmp_127_fu_3775_p3 = grp_fu_1419_p2[32'd23];

assign tmp_128_fu_3864_p3 = grp_fu_1432_p2[32'd39];

assign tmp_129_fu_3876_p3 = grp_fu_1432_p2[32'd23];

assign tmp_12_fu_2672_p4 = {{grp_fu_1276_p2[39:24]}};

assign tmp_130_fu_3965_p3 = grp_fu_1445_p2[32'd39];

assign tmp_131_fu_3977_p3 = grp_fu_1445_p2[32'd23];

assign tmp_132_fu_4066_p3 = grp_fu_1458_p2[32'd39];

assign tmp_133_fu_4078_p3 = grp_fu_1458_p2[32'd23];

assign tmp_134_fu_4167_p3 = grp_fu_1471_p2[32'd39];

assign tmp_135_fu_4179_p3 = grp_fu_1471_p2[32'd23];

assign tmp_136_fu_4268_p3 = grp_fu_1484_p2[32'd39];

assign tmp_137_fu_4280_p3 = grp_fu_1484_p2[32'd23];

assign tmp_138_fu_4369_p3 = grp_fu_1497_p2[32'd39];

assign tmp_139_fu_4381_p3 = grp_fu_1497_p2[32'd23];

assign tmp_13_fu_2773_p4 = {{grp_fu_1289_p2[39:24]}};

assign tmp_140_fu_4470_p3 = grp_fu_1510_p2[32'd39];

assign tmp_141_fu_4482_p3 = grp_fu_1510_p2[32'd23];

assign tmp_142_fu_4571_p3 = grp_fu_1523_p2[32'd39];

assign tmp_143_fu_4583_p3 = grp_fu_1523_p2[32'd23];

assign tmp_144_fu_4672_p3 = grp_fu_1536_p2[32'd39];

assign tmp_145_fu_4684_p3 = grp_fu_1536_p2[32'd23];

assign tmp_14_fu_2874_p4 = {{grp_fu_1302_p2[39:24]}};

assign tmp_15_fu_2975_p4 = {{grp_fu_1315_p2[39:24]}};

assign tmp_16_fu_3076_p4 = {{grp_fu_1328_p2[39:24]}};

assign tmp_17_fu_3177_p4 = {{grp_fu_1341_p2[39:24]}};

assign tmp_18_fu_3278_p4 = {{grp_fu_1354_p2[39:24]}};

assign tmp_19_fu_3379_p4 = {{grp_fu_1367_p2[39:24]}};

assign tmp_1_fu_1561_p4 = {{grp_fu_1133_p2[39:24]}};

assign tmp_20_fu_3480_p4 = {{grp_fu_1380_p2[39:24]}};

assign tmp_21_fu_3581_p4 = {{grp_fu_1393_p2[39:24]}};

assign tmp_22_fu_3682_p4 = {{grp_fu_1406_p2[39:24]}};

assign tmp_23_fu_3783_p4 = {{grp_fu_1419_p2[39:24]}};

assign tmp_24_fu_3884_p4 = {{grp_fu_1432_p2[39:24]}};

assign tmp_25_fu_3985_p4 = {{grp_fu_1445_p2[39:24]}};

assign tmp_26_fu_4086_p4 = {{grp_fu_1458_p2[39:24]}};

assign tmp_27_fu_4187_p4 = {{grp_fu_1471_p2[39:24]}};

assign tmp_28_fu_4288_p4 = {{grp_fu_1484_p2[39:24]}};

assign tmp_29_fu_4389_p4 = {{grp_fu_1497_p2[39:24]}};

assign tmp_2_fu_1662_p4 = {{grp_fu_1146_p2[39:24]}};

assign tmp_30_fu_4490_p4 = {{grp_fu_1510_p2[39:24]}};

assign tmp_31_fu_4591_p4 = {{grp_fu_1523_p2[39:24]}};

assign tmp_32_fu_4692_p4 = {{grp_fu_1536_p2[39:24]}};

assign tmp_3_fu_1763_p4 = {{grp_fu_1159_p2[39:24]}};

assign tmp_4_fu_1864_p4 = {{grp_fu_1172_p2[39:24]}};

assign tmp_5_fu_1965_p4 = {{grp_fu_1185_p2[39:24]}};

assign tmp_69_fu_1062_p3 = ap_sig_allocacmp_jb_1[32'd5];

assign tmp_6_fu_2066_p4 = {{grp_fu_1198_p2[39:24]}};

assign tmp_71_fu_1541_p3 = grp_fu_1133_p2[32'd39];

assign tmp_72_fu_1553_p3 = grp_fu_1133_p2[32'd23];

assign tmp_74_fu_1642_p3 = grp_fu_1146_p2[32'd39];

assign tmp_75_fu_1654_p3 = grp_fu_1146_p2[32'd23];

assign tmp_77_fu_1743_p3 = grp_fu_1159_p2[32'd39];

assign tmp_78_fu_1755_p3 = grp_fu_1159_p2[32'd23];

assign tmp_7_fu_2167_p4 = {{grp_fu_1211_p2[39:24]}};

assign tmp_80_fu_1844_p3 = grp_fu_1172_p2[32'd39];

assign tmp_81_fu_1856_p3 = grp_fu_1172_p2[32'd23];

assign tmp_83_fu_1945_p3 = grp_fu_1185_p2[32'd39];

assign tmp_84_fu_1957_p3 = grp_fu_1185_p2[32'd23];

assign tmp_86_fu_2046_p3 = grp_fu_1198_p2[32'd39];

assign tmp_87_fu_2058_p3 = grp_fu_1198_p2[32'd23];

assign tmp_89_fu_2147_p3 = grp_fu_1211_p2[32'd39];

assign tmp_8_fu_2268_p4 = {{grp_fu_1224_p2[39:24]}};

assign tmp_90_fu_2159_p3 = grp_fu_1211_p2[32'd23];

assign tmp_92_fu_2248_p3 = grp_fu_1224_p2[32'd39];

assign tmp_93_fu_2260_p3 = grp_fu_1224_p2[32'd23];

assign tmp_95_fu_2349_p3 = grp_fu_1237_p2[32'd39];

assign tmp_96_fu_2361_p3 = grp_fu_1237_p2[32'd23];

assign tmp_98_fu_2450_p3 = grp_fu_1250_p2[32'd39];

assign tmp_99_fu_2462_p3 = grp_fu_1250_p2[32'd23];

assign tmp_9_fu_2369_p4 = {{grp_fu_1237_p2[39:24]}};

assign tmp_fu_1054_p3 = ap_sig_allocacmp_jb_1[32'd6];

assign tmp_s_fu_1070_p3 = {{i}, {tmp_69_fu_1062_p3}};

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_d0 = select_ln70_63_fu_4764_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_d0 = select_ln70_59_fu_4562_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_d0 = select_ln70_21_fu_2643_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_d0 = select_ln70_23_fu_2744_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_d0 = select_ln70_25_fu_2845_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_d0 = select_ln70_27_fu_2946_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_d0 = select_ln70_29_fu_3047_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_d0 = select_ln70_31_fu_3148_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_d0 = select_ln70_33_fu_3249_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_d0 = select_ln70_35_fu_3350_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_d0 = select_ln70_37_fu_3451_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_d0 = select_ln70_41_fu_3653_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_d0 = select_ln70_39_fu_3552_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_d0 = select_ln70_43_fu_3754_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_d0 = select_ln70_45_fu_3855_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_d0 = select_ln70_47_fu_3956_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_d0 = select_ln70_49_fu_4057_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_d0 = select_ln70_51_fu_4158_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_d0 = select_ln70_53_fu_4259_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_d0 = select_ln70_55_fu_4360_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_d0 = select_ln70_57_fu_4461_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9_we0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_d0 = select_ln70_61_fu_4663_p3;

assign top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0 = top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 = select_ln70_17_fu_2441_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 = select_ln70_15_fu_2340_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 = select_ln70_13_fu_2239_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 = select_ln70_11_fu_2138_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 = select_ln70_9_fu_2037_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 = select_ln70_7_fu_1936_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 = select_ln70_5_fu_1835_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_d0 = select_ln70_3_fu_1734_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_d0 = select_ln70_1_fu_1633_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln70_reg_4820_pp0_iter43_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 = select_ln70_19_fu_2542_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;

assign trunc_ln70_10_fu_2559_p1 = grp_fu_1263_p2[23:0];

assign trunc_ln70_11_fu_2660_p1 = grp_fu_1276_p2[23:0];

assign trunc_ln70_12_fu_2761_p1 = grp_fu_1289_p2[23:0];

assign trunc_ln70_13_fu_2862_p1 = grp_fu_1302_p2[23:0];

assign trunc_ln70_14_fu_2963_p1 = grp_fu_1315_p2[23:0];

assign trunc_ln70_15_fu_3064_p1 = grp_fu_1328_p2[23:0];

assign trunc_ln70_16_fu_3165_p1 = grp_fu_1341_p2[23:0];

assign trunc_ln70_17_fu_3266_p1 = grp_fu_1354_p2[23:0];

assign trunc_ln70_18_fu_3367_p1 = grp_fu_1367_p2[23:0];

assign trunc_ln70_19_fu_3468_p1 = grp_fu_1380_p2[23:0];

assign trunc_ln70_1_fu_1650_p1 = grp_fu_1146_p2[23:0];

assign trunc_ln70_20_fu_3569_p1 = grp_fu_1393_p2[23:0];

assign trunc_ln70_21_fu_3670_p1 = grp_fu_1406_p2[23:0];

assign trunc_ln70_22_fu_3771_p1 = grp_fu_1419_p2[23:0];

assign trunc_ln70_23_fu_3872_p1 = grp_fu_1432_p2[23:0];

assign trunc_ln70_24_fu_3973_p1 = grp_fu_1445_p2[23:0];

assign trunc_ln70_25_fu_4074_p1 = grp_fu_1458_p2[23:0];

assign trunc_ln70_26_fu_4175_p1 = grp_fu_1471_p2[23:0];

assign trunc_ln70_27_fu_4276_p1 = grp_fu_1484_p2[23:0];

assign trunc_ln70_28_fu_4377_p1 = grp_fu_1497_p2[23:0];

assign trunc_ln70_29_fu_4478_p1 = grp_fu_1510_p2[23:0];

assign trunc_ln70_2_fu_1751_p1 = grp_fu_1159_p2[23:0];

assign trunc_ln70_30_fu_4579_p1 = grp_fu_1523_p2[23:0];

assign trunc_ln70_31_fu_4680_p1 = grp_fu_1536_p2[23:0];

assign trunc_ln70_3_fu_1852_p1 = grp_fu_1172_p2[23:0];

assign trunc_ln70_4_fu_1953_p1 = grp_fu_1185_p2[23:0];

assign trunc_ln70_5_fu_2054_p1 = grp_fu_1198_p2[23:0];

assign trunc_ln70_6_fu_2155_p1 = grp_fu_1211_p2[23:0];

assign trunc_ln70_7_fu_2256_p1 = grp_fu_1224_p2[23:0];

assign trunc_ln70_8_fu_2357_p1 = grp_fu_1237_p2[23:0];

assign trunc_ln70_9_fu_2458_p1 = grp_fu_1250_p2[23:0];

assign trunc_ln70_fu_1549_p1 = grp_fu_1133_p2[23:0];

assign xor_ln70_10_fu_2094_p2 = (tmp_86_fu_2046_p3 ^ 1'd1);

assign xor_ln70_11_fu_2106_p2 = (tmp_87_fu_2058_p3 ^ 1'd1);

assign xor_ln70_12_fu_2195_p2 = (tmp_89_fu_2147_p3 ^ 1'd1);

assign xor_ln70_13_fu_2207_p2 = (tmp_90_fu_2159_p3 ^ 1'd1);

assign xor_ln70_14_fu_2296_p2 = (tmp_92_fu_2248_p3 ^ 1'd1);

assign xor_ln70_15_fu_2308_p2 = (tmp_93_fu_2260_p3 ^ 1'd1);

assign xor_ln70_16_fu_2397_p2 = (tmp_95_fu_2349_p3 ^ 1'd1);

assign xor_ln70_17_fu_2409_p2 = (tmp_96_fu_2361_p3 ^ 1'd1);

assign xor_ln70_18_fu_2498_p2 = (tmp_98_fu_2450_p3 ^ 1'd1);

assign xor_ln70_19_fu_2510_p2 = (tmp_99_fu_2462_p3 ^ 1'd1);

assign xor_ln70_1_fu_1601_p2 = (tmp_72_fu_1553_p3 ^ 1'd1);

assign xor_ln70_20_fu_2599_p2 = (tmp_101_fu_2551_p3 ^ 1'd1);

assign xor_ln70_21_fu_2611_p2 = (tmp_102_fu_2563_p3 ^ 1'd1);

assign xor_ln70_22_fu_2700_p2 = (tmp_104_fu_2652_p3 ^ 1'd1);

assign xor_ln70_23_fu_2712_p2 = (tmp_105_fu_2664_p3 ^ 1'd1);

assign xor_ln70_24_fu_2801_p2 = (tmp_106_fu_2753_p3 ^ 1'd1);

assign xor_ln70_25_fu_2813_p2 = (tmp_107_fu_2765_p3 ^ 1'd1);

assign xor_ln70_26_fu_2902_p2 = (tmp_108_fu_2854_p3 ^ 1'd1);

assign xor_ln70_27_fu_2914_p2 = (tmp_109_fu_2866_p3 ^ 1'd1);

assign xor_ln70_28_fu_3003_p2 = (tmp_110_fu_2955_p3 ^ 1'd1);

assign xor_ln70_29_fu_3015_p2 = (tmp_111_fu_2967_p3 ^ 1'd1);

assign xor_ln70_2_fu_1690_p2 = (tmp_74_fu_1642_p3 ^ 1'd1);

assign xor_ln70_30_fu_3104_p2 = (tmp_112_fu_3056_p3 ^ 1'd1);

assign xor_ln70_31_fu_3116_p2 = (tmp_113_fu_3068_p3 ^ 1'd1);

assign xor_ln70_32_fu_3205_p2 = (tmp_114_fu_3157_p3 ^ 1'd1);

assign xor_ln70_33_fu_3217_p2 = (tmp_115_fu_3169_p3 ^ 1'd1);

assign xor_ln70_34_fu_3306_p2 = (tmp_116_fu_3258_p3 ^ 1'd1);

assign xor_ln70_35_fu_3318_p2 = (tmp_117_fu_3270_p3 ^ 1'd1);

assign xor_ln70_36_fu_3407_p2 = (tmp_118_fu_3359_p3 ^ 1'd1);

assign xor_ln70_37_fu_3419_p2 = (tmp_119_fu_3371_p3 ^ 1'd1);

assign xor_ln70_38_fu_3508_p2 = (tmp_120_fu_3460_p3 ^ 1'd1);

assign xor_ln70_39_fu_3520_p2 = (tmp_121_fu_3472_p3 ^ 1'd1);

assign xor_ln70_3_fu_1702_p2 = (tmp_75_fu_1654_p3 ^ 1'd1);

assign xor_ln70_40_fu_3609_p2 = (tmp_122_fu_3561_p3 ^ 1'd1);

assign xor_ln70_41_fu_3621_p2 = (tmp_123_fu_3573_p3 ^ 1'd1);

assign xor_ln70_42_fu_3710_p2 = (tmp_124_fu_3662_p3 ^ 1'd1);

assign xor_ln70_43_fu_3722_p2 = (tmp_125_fu_3674_p3 ^ 1'd1);

assign xor_ln70_44_fu_3811_p2 = (tmp_126_fu_3763_p3 ^ 1'd1);

assign xor_ln70_45_fu_3823_p2 = (tmp_127_fu_3775_p3 ^ 1'd1);

assign xor_ln70_46_fu_3912_p2 = (tmp_128_fu_3864_p3 ^ 1'd1);

assign xor_ln70_47_fu_3924_p2 = (tmp_129_fu_3876_p3 ^ 1'd1);

assign xor_ln70_48_fu_4013_p2 = (tmp_130_fu_3965_p3 ^ 1'd1);

assign xor_ln70_49_fu_4025_p2 = (tmp_131_fu_3977_p3 ^ 1'd1);

assign xor_ln70_4_fu_1791_p2 = (tmp_77_fu_1743_p3 ^ 1'd1);

assign xor_ln70_50_fu_4114_p2 = (tmp_132_fu_4066_p3 ^ 1'd1);

assign xor_ln70_51_fu_4126_p2 = (tmp_133_fu_4078_p3 ^ 1'd1);

assign xor_ln70_52_fu_4215_p2 = (tmp_134_fu_4167_p3 ^ 1'd1);

assign xor_ln70_53_fu_4227_p2 = (tmp_135_fu_4179_p3 ^ 1'd1);

assign xor_ln70_54_fu_4316_p2 = (tmp_136_fu_4268_p3 ^ 1'd1);

assign xor_ln70_55_fu_4328_p2 = (tmp_137_fu_4280_p3 ^ 1'd1);

assign xor_ln70_56_fu_4417_p2 = (tmp_138_fu_4369_p3 ^ 1'd1);

assign xor_ln70_57_fu_4429_p2 = (tmp_139_fu_4381_p3 ^ 1'd1);

assign xor_ln70_58_fu_4518_p2 = (tmp_140_fu_4470_p3 ^ 1'd1);

assign xor_ln70_59_fu_4530_p2 = (tmp_141_fu_4482_p3 ^ 1'd1);

assign xor_ln70_5_fu_1803_p2 = (tmp_78_fu_1755_p3 ^ 1'd1);

assign xor_ln70_60_fu_4619_p2 = (tmp_142_fu_4571_p3 ^ 1'd1);

assign xor_ln70_61_fu_4631_p2 = (tmp_143_fu_4583_p3 ^ 1'd1);

assign xor_ln70_62_fu_4720_p2 = (tmp_144_fu_4672_p3 ^ 1'd1);

assign xor_ln70_63_fu_4732_p2 = (tmp_145_fu_4684_p3 ^ 1'd1);

assign xor_ln70_6_fu_1892_p2 = (tmp_80_fu_1844_p3 ^ 1'd1);

assign xor_ln70_7_fu_1904_p2 = (tmp_81_fu_1856_p3 ^ 1'd1);

assign xor_ln70_8_fu_1993_p2 = (tmp_83_fu_1945_p3 ^ 1'd1);

assign xor_ln70_9_fu_2005_p2 = (tmp_84_fu_1957_p3 ^ 1'd1);

assign xor_ln70_fu_1589_p2 = (tmp_71_fu_1541_p3 ^ 1'd1);

assign zext_ln70_fu_1078_p1 = tmp_s_fu_1070_p3;

always @ (posedge ap_clk) begin
    zext_ln70_reg_4820[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter1_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter2_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter3_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter4_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter5_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter6_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter7_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter8_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter9_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter10_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter11_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter12_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter13_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter14_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter15_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter16_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter17_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter18_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter19_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter20_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter21_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter22_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter23_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter24_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter25_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter26_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter27_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter28_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter29_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter30_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter31_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter32_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter33_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter34_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter35_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter36_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter37_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter38_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter39_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter40_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter41_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter42_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_4820_pp0_iter43_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4
