#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Kyungjun Min
    tagline: Undergraduated Student Researcher of CSDL 
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: microhumanis@postech.ac.kr
    phone: 
    website:  #do not add http://
    linkedin: 
    github: microhumanis
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional
        
    interests:
      - item:
        link:

      - item: 
        link:

      - item: 
        link:

career-profile:
    title: Career Profile
    summary: |
      Kyungjun Min is currently Undergraduated Student Researcher in the
      Department of Electrical Engineering in Pohang University of Science and
      Technology (POSTECH), Korea. He is working with Professor Seokhyeong
      Kang in CAD & SoC Design Lab(CSDL).
      
education:
    - degree: BS in Electrical Engineering
      university: Pohang University of Science and Technology
      time: Feb.2016 - Present

experiences:
    - role: Undergraduated Student Researcher
      time: Jan.2019 - Feb.2019
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: C / C++
        level: 80%

      - name: Verilog
        level: 60%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
