# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name in_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_0 \
    op interface \
    ports { in_0_dout { I 32 vector } in_0_empty_n { I 1 bit } in_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name in_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_1 \
    op interface \
    ports { in_1_dout { I 32 vector } in_1_empty_n { I 1 bit } in_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name in_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_2 \
    op interface \
    ports { in_2_dout { I 32 vector } in_2_empty_n { I 1 bit } in_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name in_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_3 \
    op interface \
    ports { in_3_dout { I 32 vector } in_3_empty_n { I 1 bit } in_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name in_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_4 \
    op interface \
    ports { in_4_dout { I 32 vector } in_4_empty_n { I 1 bit } in_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name in_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_5 \
    op interface \
    ports { in_5_dout { I 32 vector } in_5_empty_n { I 1 bit } in_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name in_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_6 \
    op interface \
    ports { in_6_dout { I 32 vector } in_6_empty_n { I 1 bit } in_6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name in_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_7 \
    op interface \
    ports { in_7_dout { I 32 vector } in_7_empty_n { I 1 bit } in_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name in_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_8 \
    op interface \
    ports { in_8_dout { I 32 vector } in_8_empty_n { I 1 bit } in_8_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name in_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_9 \
    op interface \
    ports { in_9_dout { I 32 vector } in_9_empty_n { I 1 bit } in_9_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name in_10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_10 \
    op interface \
    ports { in_10_dout { I 32 vector } in_10_empty_n { I 1 bit } in_10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name in_11 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_11 \
    op interface \
    ports { in_11_dout { I 32 vector } in_11_empty_n { I 1 bit } in_11_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name in_12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_12 \
    op interface \
    ports { in_12_dout { I 32 vector } in_12_empty_n { I 1 bit } in_12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name in_13 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_13 \
    op interface \
    ports { in_13_dout { I 32 vector } in_13_empty_n { I 1 bit } in_13_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name in_14 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_14 \
    op interface \
    ports { in_14_dout { I 32 vector } in_14_empty_n { I 1 bit } in_14_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name in_15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_15 \
    op interface \
    ports { in_15_dout { I 32 vector } in_15_empty_n { I 1 bit } in_15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name in_16 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_16 \
    op interface \
    ports { in_16_dout { I 32 vector } in_16_empty_n { I 1 bit } in_16_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name in_17 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_17 \
    op interface \
    ports { in_17_dout { I 32 vector } in_17_empty_n { I 1 bit } in_17_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name in_18 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_18 \
    op interface \
    ports { in_18_dout { I 32 vector } in_18_empty_n { I 1 bit } in_18_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name in_19 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_19 \
    op interface \
    ports { in_19_dout { I 32 vector } in_19_empty_n { I 1 bit } in_19_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name in_20 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_20 \
    op interface \
    ports { in_20_dout { I 32 vector } in_20_empty_n { I 1 bit } in_20_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name in_21 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_21 \
    op interface \
    ports { in_21_dout { I 32 vector } in_21_empty_n { I 1 bit } in_21_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name in_22 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_22 \
    op interface \
    ports { in_22_dout { I 32 vector } in_22_empty_n { I 1 bit } in_22_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name in_23 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_23 \
    op interface \
    ports { in_23_dout { I 32 vector } in_23_empty_n { I 1 bit } in_23_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name in_24 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_24 \
    op interface \
    ports { in_24_dout { I 32 vector } in_24_empty_n { I 1 bit } in_24_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name in_25 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_25 \
    op interface \
    ports { in_25_dout { I 32 vector } in_25_empty_n { I 1 bit } in_25_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name in_26 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_26 \
    op interface \
    ports { in_26_dout { I 32 vector } in_26_empty_n { I 1 bit } in_26_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name in_27 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_27 \
    op interface \
    ports { in_27_dout { I 32 vector } in_27_empty_n { I 1 bit } in_27_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name in_28 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_28 \
    op interface \
    ports { in_28_dout { I 32 vector } in_28_empty_n { I 1 bit } in_28_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name in_29 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_29 \
    op interface \
    ports { in_29_dout { I 32 vector } in_29_empty_n { I 1 bit } in_29_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name in_30 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_30 \
    op interface \
    ports { in_30_dout { I 32 vector } in_30_empty_n { I 1 bit } in_30_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name in_31 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_31 \
    op interface \
    ports { in_31_dout { I 32 vector } in_31_empty_n { I 1 bit } in_31_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name in_32 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_32 \
    op interface \
    ports { in_32_dout { I 32 vector } in_32_empty_n { I 1 bit } in_32_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name in_33 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_33 \
    op interface \
    ports { in_33_dout { I 32 vector } in_33_empty_n { I 1 bit } in_33_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name in_34 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_34 \
    op interface \
    ports { in_34_dout { I 32 vector } in_34_empty_n { I 1 bit } in_34_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name in_35 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_35 \
    op interface \
    ports { in_35_dout { I 32 vector } in_35_empty_n { I 1 bit } in_35_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name in_36 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_36 \
    op interface \
    ports { in_36_dout { I 32 vector } in_36_empty_n { I 1 bit } in_36_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name in_37 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_37 \
    op interface \
    ports { in_37_dout { I 32 vector } in_37_empty_n { I 1 bit } in_37_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name in_38 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_38 \
    op interface \
    ports { in_38_dout { I 32 vector } in_38_empty_n { I 1 bit } in_38_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name in_39 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_39 \
    op interface \
    ports { in_39_dout { I 32 vector } in_39_empty_n { I 1 bit } in_39_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name in_40 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_40 \
    op interface \
    ports { in_40_dout { I 32 vector } in_40_empty_n { I 1 bit } in_40_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name in_41 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_41 \
    op interface \
    ports { in_41_dout { I 32 vector } in_41_empty_n { I 1 bit } in_41_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name in_42 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_42 \
    op interface \
    ports { in_42_dout { I 32 vector } in_42_empty_n { I 1 bit } in_42_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name in_43 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_43 \
    op interface \
    ports { in_43_dout { I 32 vector } in_43_empty_n { I 1 bit } in_43_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name in_44 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_44 \
    op interface \
    ports { in_44_dout { I 32 vector } in_44_empty_n { I 1 bit } in_44_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name in_45 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_45 \
    op interface \
    ports { in_45_dout { I 32 vector } in_45_empty_n { I 1 bit } in_45_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name in_46 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_46 \
    op interface \
    ports { in_46_dout { I 32 vector } in_46_empty_n { I 1 bit } in_46_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name in_47 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_47 \
    op interface \
    ports { in_47_dout { I 32 vector } in_47_empty_n { I 1 bit } in_47_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name in_48 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_48 \
    op interface \
    ports { in_48_dout { I 32 vector } in_48_empty_n { I 1 bit } in_48_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name in_49 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_49 \
    op interface \
    ports { in_49_dout { I 32 vector } in_49_empty_n { I 1 bit } in_49_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name in_50 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_50 \
    op interface \
    ports { in_50_dout { I 32 vector } in_50_empty_n { I 1 bit } in_50_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name in_51 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_51 \
    op interface \
    ports { in_51_dout { I 32 vector } in_51_empty_n { I 1 bit } in_51_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name in_52 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_52 \
    op interface \
    ports { in_52_dout { I 32 vector } in_52_empty_n { I 1 bit } in_52_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name in_53 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_53 \
    op interface \
    ports { in_53_dout { I 32 vector } in_53_empty_n { I 1 bit } in_53_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name in_54 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_54 \
    op interface \
    ports { in_54_dout { I 32 vector } in_54_empty_n { I 1 bit } in_54_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name in_55 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_55 \
    op interface \
    ports { in_55_dout { I 32 vector } in_55_empty_n { I 1 bit } in_55_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name in_56 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_56 \
    op interface \
    ports { in_56_dout { I 32 vector } in_56_empty_n { I 1 bit } in_56_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name in_57 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_57 \
    op interface \
    ports { in_57_dout { I 32 vector } in_57_empty_n { I 1 bit } in_57_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name in_58 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_58 \
    op interface \
    ports { in_58_dout { I 32 vector } in_58_empty_n { I 1 bit } in_58_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name in_59 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_59 \
    op interface \
    ports { in_59_dout { I 32 vector } in_59_empty_n { I 1 bit } in_59_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name in_60 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_60 \
    op interface \
    ports { in_60_dout { I 32 vector } in_60_empty_n { I 1 bit } in_60_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name in_61 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_61 \
    op interface \
    ports { in_61_dout { I 32 vector } in_61_empty_n { I 1 bit } in_61_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name in_62 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_62 \
    op interface \
    ports { in_62_dout { I 32 vector } in_62_empty_n { I 1 bit } in_62_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name in_63 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_63 \
    op interface \
    ports { in_63_dout { I 32 vector } in_63_empty_n { I 1 bit } in_63_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


