

================================================================
== Vitis HLS Report for 'msm_arr'
================================================================
* Date:           Sat Jul 30 06:05:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.833 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_bucket_unit_sr_fu_430  |bucket_unit_sr  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_1   |      128|      128|         2|          1|          1|   128|       yes|
        |- VITIS_LOOP_108_2  |      129|      129|         3|          1|          1|   128|       yes|
        |- VITIS_LOOP_117_3  |       15|       15|         2|          1|          1|    15|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        2|     -|      153|       97|    -|
|Instance             |        0|    23|     5631|    11814|    -|
|Memory               |        2|     -|       20|       26|    -|
|Multiplexer          |        -|     -|        -|      349|    -|
|Register             |        -|     -|      165|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    23|     5969|    12501|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+------+-------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------+----------------+---------+----+------+-------+-----+
    |grp_bucket_unit_sr_fu_430  |bucket_unit_sr  |        0|  23|  5631|  11814|    0|
    +---------------------------+----------------+---------+----+------+-------+-----+
    |Total                      |                |        0|  23|  5631|  11814|    0|
    +---------------------------+----------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |GBUFF_K_V_U  |GBUFF_K_V  |        0|   4|   9|    0|   128|    4|     1|          512|
    |GBUFF_P_V_U  |GBUFF_P_V  |        2|   0|   0|    0|   128|   39|     1|         4992|
    |count_B_V_U  |count_B_V  |        0|  16|  17|    0|    16|   13|     1|          208|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        2|  20|  26|    0|   272|   56|     3|         5712|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |BFIFO_1_fifo_U  |        2|  153|   0|    -|   128|   43|     5504|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |        2|  153|   0|    0|   128|   43|     5504|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_498_p2                         |         +|   0|  0|  15|           8|           1|
    |add_ln117_fu_570_p2                         |         +|   0|  0|  12|           5|           1|
    |add_ln691_1_fu_587_p2                       |         +|   0|  0|  17|          13|           2|
    |add_ln691_fu_544_p2                         |         +|   0|  0|  20|          13|           1|
    |add_ln98_fu_440_p2                          |         +|   0|  0|  15|           8|           1|
    |num_padd_ops_V_1_fu_593_p2                  |         +|   0|  0|  17|          13|          13|
    |ap_block_pp1_stage0_01001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage0_iter2           |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_523_p2                          |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln108_fu_504_p2                        |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln117_fu_564_p2                        |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln874_fu_581_p2                        |      icmp|   0|  0|  12|          13|           1|
    |icmp_ln98_fu_446_p2                         |      icmp|   0|  0|  11|           8|           9|
    |ap_sync_grp_bucket_unit_sr_fu_430_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_bucket_unit_sr_fu_430_ap_ready  |        or|   0|  0|   2|           1|           1|
    |num_padd_ops_V_2_fu_599_p3                  |    select|   0|  0|  13|           1|          13|
    |reuse_select_fu_537_p3                      |    select|   0|  0|  13|           1|          13|
    |ap_enable_pp0                               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                     |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                     |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                     |       xor|   0|  0|   2|           2|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0| 215|         173|         147|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |BFIFO_1_read             |   9|          2|    1|          2|
    |GBUFF_K_V_address0       |  14|          3|    7|         21|
    |GBUFF_P_V_address0       |  14|          3|    7|         21|
    |ap_NS_fsm                |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |  14|          3|    1|          3|
    |count_B_V_address0       |  65|         12|    4|         48|
    |count_B_V_address1       |  54|         10|    4|         40|
    |count_B_V_ce0            |  14|          3|    1|          3|
    |count_B_V_d0             |  14|          3|   13|         39|
    |i_1_reg_396              |   9|          2|    8|         16|
    |i_2_reg_407              |   9|          2|    5|         10|
    |i_reg_385                |   9|          2|    8|         16|
    |num_padd_ops_V_reg_418   |   9|          2|   13|         26|
    |reuse_addr_reg_fu_110    |   9|          2|   64|        128|
    |reuse_reg_fu_114         |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 349|         74|  153|        422|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_692                                |   1|   0|    1|          0|
    |ap_CS_fsm                                       |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_sync_reg_grp_bucket_unit_sr_fu_430_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_bucket_unit_sr_fu_430_ap_ready  |   1|   0|    1|          0|
    |count_B_V_addr_16_reg_686                       |   4|   0|    4|          0|
    |grp_bucket_unit_sr_fu_430_ap_start_reg          |   1|   0|    1|          0|
    |i_1_reg_396                                     |   8|   0|    8|          0|
    |i_2_reg_407                                     |   5|   0|    5|          0|
    |i_reg_385                                       |   8|   0|    8|          0|
    |icmp_ln108_reg_667                              |   1|   0|    1|          0|
    |icmp_ln108_reg_667_pp1_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln117_reg_702                              |   1|   0|    1|          0|
    |icmp_ln98_reg_632                               |   1|   0|    1|          0|
    |num_padd_ops_V_reg_418                          |  13|   0|   13|          0|
    |p_Val2_s_reg_681                                |   4|   0|    4|          0|
    |reuse_addr_reg_fu_110                           |  64|   0|   64|          0|
    |reuse_reg_fu_114                                |  13|   0|   13|          0|
    |zext_ln108_reg_671                              |   8|   0|   64|         56|
    |zext_ln98_reg_636                               |   8|   0|   64|         56|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 165|   0|  277|        112|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|       msm_arr|  return value|
|P_arr_x_address0  |  out|    7|   ap_memory|       P_arr_x|         array|
|P_arr_x_ce0       |  out|    1|   ap_memory|       P_arr_x|         array|
|P_arr_x_q0        |   in|   16|   ap_memory|       P_arr_x|         array|
|P_arr_y_address0  |  out|    7|   ap_memory|       P_arr_y|         array|
|P_arr_y_ce0       |  out|    1|   ap_memory|       P_arr_y|         array|
|P_arr_y_q0        |   in|   16|   ap_memory|       P_arr_y|         array|
|P_arr_z_address0  |  out|    7|   ap_memory|       P_arr_z|         array|
|P_arr_z_ce0       |  out|    1|   ap_memory|       P_arr_z|         array|
|P_arr_z_q0        |   in|   16|   ap_memory|       P_arr_z|         array|
|K_arr_address0    |  out|    7|   ap_memory|         K_arr|         array|
|K_arr_ce0         |  out|    1|   ap_memory|         K_arr|         array|
|K_arr_q0          |   in|   16|   ap_memory|         K_arr|         array|
|B_i_address0      |  out|    5|   ap_memory|           B_i|         array|
|B_i_ce0           |  out|    1|   ap_memory|           B_i|         array|
|B_i_we0           |  out|    1|   ap_memory|           B_i|         array|
|B_i_d0            |  out|   32|   ap_memory|           B_i|         array|
|B_i_address1      |  out|    5|   ap_memory|           B_i|         array|
|B_i_ce1           |  out|    1|   ap_memory|           B_i|         array|
|B_i_we1           |  out|    1|   ap_memory|           B_i|         array|
|B_i_d1            |  out|   32|   ap_memory|           B_i|         array|
+------------------+-----+-----+------------+--------------+--------------+

