// Seed: 1505625221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
  struct packed {logic id_8 = 1;} id_9;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0
);
  logic [7:0] id_2;
  assign id_2[-1] = -1 & -1'b0;
  tri0 [$realtime : -1] id_3 = 1 != -1;
  assign id_2 = id_0;
  logic id_4, id_5 = id_4, id_6;
  wire id_7 = id_7, id_8 = 1, id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6
  );
  uwire id_10 = id_2[1], id_11 = -1, id_12 = &id_3, id_13 = id_8;
  logic [7:0] id_14 = id_12, id_15 = id_15[!-1];
  parameter id_16 = 1;
endmodule
