--
-- VHDL ARCHITECTURE ECE411.OR3.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN27.EWS.UIUC.EDU)
--          AT - 14:21:37 03/13/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY OR4 IS
PORT( 
	A : IN     STD_LOGIC;
	B : IN     STD_LOGIC;
  C : IN     STD_LOGIC;
	D : IN     STD_LOGIC;
	F : OUT    STD_LOGIC
);
-- DECLARATIONS
END OR4 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF OR4 IS
BEGIN
	OR4: PROCESS(A,B,C,D)
	BEGIN
		F <= A OR B OR C OR D AFTER DELAY_LOGIC4;
	END PROCESS OR4;
END UNTITLED;