 
# Yosys synthesis script for ${TOP_MODULE}
# Read source files
read_verilog -sv ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ./Src/and2.v

# Technology mapping
hierarchy -auto-top



plugin -i synth-rs

synth_rs -tech genesis3 -de -goal mixed   -effort high -carry auto   -new_dsp19x2 -new_tdp36k -max_lut 34848 -max_reg 69696 -max_device_dsp 154 -max_device_bram 154 -max_device_carry_length 48 -max_dsp 154 -max_bram 154 -max_carry_length 48  -fsm_encoding onehot   -de_max_threads -1   
write_verilog -noexpr -nodec -norename -v ./tmp/and2_wio_post_synth.v
write_blif -param ./tmp/and2_wio_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_mapping.pin -json ./tmp/io_config.json -w ./tmp//wrapper_and2_wio_post_synth.v ./tmp//wrapper_and2_wio_post_synth.eblif
write_verilog -noexpr -nodec -norename -v ./tmp/fab_and2_wio_post_synth.v
write_blif -param ./tmp/fab_and2_wio_post_synth.eblif

  