ad_dds.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds.v,
ad_dds_1.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds_1.v,
ad_dds_2.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds_2.v,
ad_dds_cordic_pipe.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds_cordic_pipe.v,
ad_dds_sine.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds_sine.v,
ad_dds_sine_cordic.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_dds_sine_cordic.v,
ad_ip_jesd204_tpl_dac_channel.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac_channel.v,
ad_ip_jesd204_tpl_dac_core.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac_core.v,
ad_ip_jesd204_tpl_dac_framer.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac_framer.v,
ad_ip_jesd204_tpl_dac_pn.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac_pn.v,
ad_ip_jesd204_tpl_dac_regmap.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac_regmap.v,
ad_iqcor.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_iqcor.v,
ad_mul.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_mul.v,
ad_mux.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_mux.v,
ad_mux_core.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_mux_core.v,
ad_perfect_shuffle.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_perfect_shuffle.v,
ad_rst.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_rst.v,
up_axi.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_axi.v,
up_clock_mon.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_clock_mon.v,
up_dac_channel.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_dac_channel.v,
up_dac_common.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_dac_common.v,
up_tpl_common.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_tpl_common.v,
up_xfer_cntrl.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_xfer_cntrl.v,
up_xfer_status.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/up_xfer_status.v,
util_ext_sync.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/util_ext_sync.v,
ad_ip_jesd204_tpl_dac.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/c64d/ad_ip_jesd204_tpl_dac.v,
axi_ad9144_tpl_ad_ip_jesd204_tpl_dac_0_0.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_ad_ip_jesd204_tpl_dac_0_0/sim/axi_ad9144_tpl_ad_ip_jesd204_tpl_dac_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_4,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v,
axi_ad9144_tpl_xlconcat_0_0.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_xlconcat_0_0/sim/axi_ad9144_tpl_xlconcat_0_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
axi_ad9144_tpl_xlslice_0_0.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_xlslice_0_0/sim/axi_ad9144_tpl_xlslice_0_0.v,
axi_ad9144_tpl_enable_xlslice_0_0.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_enable_xlslice_0_0/sim/axi_ad9144_tpl_enable_xlslice_0_0.v,
axi_ad9144_tpl_enable_xlslice_0_1.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_enable_xlslice_0_1/sim/axi_ad9144_tpl_enable_xlslice_0_1.v,
axi_ad9144_tpl_valid_xlslice_0_0.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/ip/axi_ad9144_tpl_valid_xlslice_0_0/sim/axi_ad9144_tpl_valid_xlslice_0_0.v,
axi_ad9144_tpl.v,verilog,xil_defaultlib,../../../../axi_ad9144_tpl.gen/sources_1/bd/axi_ad9144_tpl/sim/axi_ad9144_tpl.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
