# cycle_accurate_simulator
Simulator for an out-of-order superscalar processor that fetches and issues N instructions per cycle. Dynamic scheduling is used within the simulator. Reconfigurable parameters include size of reorder buffer and issue queue, as well as pipeline width and number of registers. Performance modeling with Python using matplotlib to create charts.
