\hypertarget{classdata__memory}{\section{data\-\_\-memory \-Entity \-Reference}
\label{classdata__memory}\index{data\-\_\-memory@{data\-\_\-memory}}
}


\-Data memory implementation for a \-M\-I\-P\-S processor. \-Allows storage for 64 words currently.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classdata__memory_1_1behavioral}{behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-The architecture of the data memory is based on an array of 64 32-\/bit words  \-Mem\-Write and \-Mem\-Read are mutually exclusive, only one can be 1 at a time. \-This is a problem that needs to be adressed. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdata__memory_a78bd51cc257fe0e8fa69227fc1865a8e}{\hyperlink{classdata__memory_a78bd51cc257fe0e8fa69227fc1865a8e}{clk}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } }\label{classdata__memory_a78bd51cc257fe0e8fa69227fc1865a8e}

\item 
\hypertarget{classdata__memory_a20b873e427ea4a28cb74ec7d495730d8}{\hyperlink{classdata__memory_a20b873e427ea4a28cb74ec7d495730d8}{\-Mem\-Write}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } }\label{classdata__memory_a20b873e427ea4a28cb74ec7d495730d8}

\begin{DoxyCompactList}\small\item\em \-Write enable signal. \-Warning\-: mutually exclusive with \-Mem\-Read! \end{DoxyCompactList}\item 
\hypertarget{classdata__memory_a24c8cc235a5d3a2ce36383b15a577f8e}{\hyperlink{classdata__memory_a24c8cc235a5d3a2ce36383b15a577f8e}{\-Mem\-Read}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } }\label{classdata__memory_a24c8cc235a5d3a2ce36383b15a577f8e}

\begin{DoxyCompactList}\small\item\em \-Read enable signal. \-Warning\-: mutually exclusive with \-Mem\-Write! \end{DoxyCompactList}\item 
\hyperlink{classdata__memory_a2defa08e23fedc6207b33f767eada3aa}{adress}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\item 
\hypertarget{classdata__memory_a51f56919bb46d2865cf22fe28742660b}{\hyperlink{classdata__memory_a51f56919bb46d2865cf22fe28742660b}{write\-\_\-data}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{classdata__memory_a51f56919bb46d2865cf22fe28742660b}

\begin{DoxyCompactList}\small\item\em \-Data to be written at the given adress in write mode. \end{DoxyCompactList}\item 
\hypertarget{classdata__memory_a4cbcac52c2e90b6e7e111be703b6afdb}{\hyperlink{classdata__memory_a4cbcac52c2e90b6e7e111be703b6afdb}{read\-\_\-data}  {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{classdata__memory_a4cbcac52c2e90b6e7e111be703b6afdb}

\begin{DoxyCompactList}\small\item\em \-Data to be read from the given adress in read mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Data memory implementation for a \-M\-I\-P\-S processor. \-Allows storage for 64 words currently. 

\subsection{\-Member \-Data \-Documentation}
\hypertarget{classdata__memory_a2defa08e23fedc6207b33f767eada3aa}{\index{data\-\_\-memory@{data\-\_\-memory}!adress@{adress}}
\index{adress@{adress}!data_memory@{data\-\_\-memory}}
\subsubsection[{adress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adress} {\bfseries in } {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classdata__memory_a2defa08e23fedc6207b33f767eada3aa}
\-Adress from which the value should be read or to which it should be written 

\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{data__memory_8vhd}{data\-\_\-memory.\-vhd}\end{DoxyCompactItemize}
