#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11ccf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1217ae0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x11cb270 .functor NOT 1, L_0x1242100, C4<0>, C4<0>, C4<0>;
L_0x11e4150 .functor XOR 8, L_0x1241c90, L_0x1241e50, C4<00000000>, C4<00000000>;
L_0x1218f00 .functor XOR 8, L_0x11e4150, L_0x1241f90, C4<00000000>, C4<00000000>;
v0x123f870_0 .net *"_ivl_10", 7 0, L_0x1241f90;  1 drivers
v0x123f970_0 .net *"_ivl_12", 7 0, L_0x1218f00;  1 drivers
v0x123fa50_0 .net *"_ivl_2", 7 0, L_0x1241bf0;  1 drivers
v0x123fb10_0 .net *"_ivl_4", 7 0, L_0x1241c90;  1 drivers
v0x123fbf0_0 .net *"_ivl_6", 7 0, L_0x1241e50;  1 drivers
v0x123fd20_0 .net *"_ivl_8", 7 0, L_0x11e4150;  1 drivers
v0x123fe00_0 .net "areset", 0 0, L_0x11cb680;  1 drivers
v0x123fea0_0 .var "clk", 0 0;
v0x123ff40_0 .net "predict_history_dut", 6 0, v0x123ec00_0;  1 drivers
v0x1240090_0 .net "predict_history_ref", 6 0, L_0x1241a60;  1 drivers
v0x1240130_0 .net "predict_pc", 6 0, L_0x1240cf0;  1 drivers
v0x12401d0_0 .net "predict_taken_dut", 0 0, v0x123ee40_0;  1 drivers
v0x1240270_0 .net "predict_taken_ref", 0 0, L_0x12418a0;  1 drivers
v0x1240310_0 .net "predict_valid", 0 0, v0x123bfe0_0;  1 drivers
v0x12403b0_0 .var/2u "stats1", 223 0;
v0x1240450_0 .var/2u "strobe", 0 0;
v0x1240510_0 .net "tb_match", 0 0, L_0x1242100;  1 drivers
v0x12406c0_0 .net "tb_mismatch", 0 0, L_0x11cb270;  1 drivers
v0x1240760_0 .net "train_history", 6 0, L_0x12412a0;  1 drivers
v0x1240820_0 .net "train_mispredicted", 0 0, L_0x1241140;  1 drivers
v0x12408c0_0 .net "train_pc", 6 0, L_0x1241430;  1 drivers
v0x1240980_0 .net "train_taken", 0 0, L_0x1240f20;  1 drivers
v0x1240a20_0 .net "train_valid", 0 0, v0x123c960_0;  1 drivers
v0x1240ac0_0 .net "wavedrom_enable", 0 0, v0x123ca30_0;  1 drivers
v0x1240b60_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x123cad0_0;  1 drivers
v0x1240c00_0 .net "wavedrom_title", 511 0, v0x123cbb0_0;  1 drivers
L_0x1241bf0 .concat [ 7 1 0 0], L_0x1241a60, L_0x12418a0;
L_0x1241c90 .concat [ 7 1 0 0], L_0x1241a60, L_0x12418a0;
L_0x1241e50 .concat [ 7 1 0 0], v0x123ec00_0, v0x123ee40_0;
L_0x1241f90 .concat [ 7 1 0 0], L_0x1241a60, L_0x12418a0;
L_0x1242100 .cmp/eeq 8, L_0x1241bf0, L_0x1218f00;
S_0x11ca5f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1217ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x11cefb0 .param/l "LNT" 0 3 22, C4<01>;
P_0x11ceff0 .param/l "LT" 0 3 22, C4<10>;
P_0x11cf030 .param/l "SNT" 0 3 22, C4<00>;
P_0x11cf070 .param/l "ST" 0 3 22, C4<11>;
P_0x11cf0b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x11cbb60 .functor XOR 7, v0x123a180_0, L_0x1240cf0, C4<0000000>, C4<0000000>;
L_0x11f53e0 .functor XOR 7, L_0x12412a0, L_0x1241430, C4<0000000>, C4<0000000>;
v0x1207d10_0 .net *"_ivl_11", 0 0, L_0x12417b0;  1 drivers
L_0x7fcdb3d4c1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1207fe0_0 .net *"_ivl_12", 0 0, L_0x7fcdb3d4c1c8;  1 drivers
L_0x7fcdb3d4c210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11cb2e0_0 .net *"_ivl_16", 6 0, L_0x7fcdb3d4c210;  1 drivers
v0x11cb520_0 .net *"_ivl_4", 1 0, L_0x12415c0;  1 drivers
v0x11cb6f0_0 .net *"_ivl_6", 8 0, L_0x12416c0;  1 drivers
L_0x7fcdb3d4c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11cbc50_0 .net *"_ivl_9", 1 0, L_0x7fcdb3d4c180;  1 drivers
v0x1239e60_0 .net "areset", 0 0, L_0x11cb680;  alias, 1 drivers
v0x1239f20_0 .net "clk", 0 0, v0x123fea0_0;  1 drivers
v0x1239fe0 .array "pht", 0 127, 1 0;
v0x123a0a0_0 .net "predict_history", 6 0, L_0x1241a60;  alias, 1 drivers
v0x123a180_0 .var "predict_history_r", 6 0;
v0x123a260_0 .net "predict_index", 6 0, L_0x11cbb60;  1 drivers
v0x123a340_0 .net "predict_pc", 6 0, L_0x1240cf0;  alias, 1 drivers
v0x123a420_0 .net "predict_taken", 0 0, L_0x12418a0;  alias, 1 drivers
v0x123a4e0_0 .net "predict_valid", 0 0, v0x123bfe0_0;  alias, 1 drivers
v0x123a5a0_0 .net "train_history", 6 0, L_0x12412a0;  alias, 1 drivers
v0x123a680_0 .net "train_index", 6 0, L_0x11f53e0;  1 drivers
v0x123a760_0 .net "train_mispredicted", 0 0, L_0x1241140;  alias, 1 drivers
v0x123a820_0 .net "train_pc", 6 0, L_0x1241430;  alias, 1 drivers
v0x123a900_0 .net "train_taken", 0 0, L_0x1240f20;  alias, 1 drivers
v0x123a9c0_0 .net "train_valid", 0 0, v0x123c960_0;  alias, 1 drivers
E_0x11dadd0 .event posedge, v0x1239e60_0, v0x1239f20_0;
L_0x12415c0 .array/port v0x1239fe0, L_0x12416c0;
L_0x12416c0 .concat [ 7 2 0 0], L_0x11cbb60, L_0x7fcdb3d4c180;
L_0x12417b0 .part L_0x12415c0, 1, 1;
L_0x12418a0 .functor MUXZ 1, L_0x7fcdb3d4c1c8, L_0x12417b0, v0x123bfe0_0, C4<>;
L_0x1241a60 .functor MUXZ 7, L_0x7fcdb3d4c210, v0x123a180_0, v0x123bfe0_0, C4<>;
S_0x11f4710 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x11ca5f0;
 .timescale -12 -12;
v0x12078f0_0 .var/i "i", 31 0;
S_0x123abe0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1217ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x123ad90 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x11cb680 .functor BUFZ 1, v0x123c0b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fcdb3d4c0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x123b870_0 .net *"_ivl_10", 0 0, L_0x7fcdb3d4c0a8;  1 drivers
L_0x7fcdb3d4c0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x123b950_0 .net *"_ivl_14", 6 0, L_0x7fcdb3d4c0f0;  1 drivers
L_0x7fcdb3d4c138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x123ba30_0 .net *"_ivl_18", 6 0, L_0x7fcdb3d4c138;  1 drivers
L_0x7fcdb3d4c018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x123baf0_0 .net *"_ivl_2", 6 0, L_0x7fcdb3d4c018;  1 drivers
L_0x7fcdb3d4c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x123bbd0_0 .net *"_ivl_6", 0 0, L_0x7fcdb3d4c060;  1 drivers
v0x123bd00_0 .net "areset", 0 0, L_0x11cb680;  alias, 1 drivers
v0x123bda0_0 .net "clk", 0 0, v0x123fea0_0;  alias, 1 drivers
v0x123be70_0 .net "predict_pc", 6 0, L_0x1240cf0;  alias, 1 drivers
v0x123bf40_0 .var "predict_pc_r", 6 0;
v0x123bfe0_0 .var "predict_valid", 0 0;
v0x123c0b0_0 .var "reset", 0 0;
v0x123c150_0 .net "tb_match", 0 0, L_0x1242100;  alias, 1 drivers
v0x123c210_0 .net "train_history", 6 0, L_0x12412a0;  alias, 1 drivers
v0x123c300_0 .var "train_history_r", 6 0;
v0x123c3c0_0 .net "train_mispredicted", 0 0, L_0x1241140;  alias, 1 drivers
v0x123c490_0 .var "train_mispredicted_r", 0 0;
v0x123c530_0 .net "train_pc", 6 0, L_0x1241430;  alias, 1 drivers
v0x123c730_0 .var "train_pc_r", 6 0;
v0x123c7f0_0 .net "train_taken", 0 0, L_0x1240f20;  alias, 1 drivers
v0x123c8c0_0 .var "train_taken_r", 0 0;
v0x123c960_0 .var "train_valid", 0 0;
v0x123ca30_0 .var "wavedrom_enable", 0 0;
v0x123cad0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x123cbb0_0 .var "wavedrom_title", 511 0;
E_0x11da270/0 .event negedge, v0x1239f20_0;
E_0x11da270/1 .event posedge, v0x1239f20_0;
E_0x11da270 .event/or E_0x11da270/0, E_0x11da270/1;
L_0x1240cf0 .functor MUXZ 7, L_0x7fcdb3d4c018, v0x123bf40_0, v0x123bfe0_0, C4<>;
L_0x1240f20 .functor MUXZ 1, L_0x7fcdb3d4c060, v0x123c8c0_0, v0x123c960_0, C4<>;
L_0x1241140 .functor MUXZ 1, L_0x7fcdb3d4c0a8, v0x123c490_0, v0x123c960_0, C4<>;
L_0x12412a0 .functor MUXZ 7, L_0x7fcdb3d4c0f0, v0x123c300_0, v0x123c960_0, C4<>;
L_0x1241430 .functor MUXZ 7, L_0x7fcdb3d4c138, v0x123c730_0, v0x123c960_0, C4<>;
S_0x123ae50 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x123abe0;
 .timescale -12 -12;
v0x123b0b0_0 .var/2u "arfail", 0 0;
v0x123b190_0 .var "async", 0 0;
v0x123b250_0 .var/2u "datafail", 0 0;
v0x123b2f0_0 .var/2u "srfail", 0 0;
E_0x11da020 .event posedge, v0x1239f20_0;
E_0x11bd9f0 .event negedge, v0x1239f20_0;
TD_tb.stim1.reset_test ;
    %wait E_0x11da020;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11bd9f0;
    %load/vec4 v0x123c150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123b250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %wait E_0x11da020;
    %load/vec4 v0x123c150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123b0b0_0, 0, 1;
    %wait E_0x11da020;
    %load/vec4 v0x123c150_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x123b2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %load/vec4 v0x123b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x123b0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x123b190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x123b250_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x123b190_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x123b3b0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x123abe0;
 .timescale -12 -12;
v0x123b5b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x123b690 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x123abe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x123ce30 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1217ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x123d880_0 .net "areset", 0 0, L_0x11cb680;  alias, 1 drivers
v0x123d990_0 .net "clk", 0 0, v0x123fea0_0;  alias, 1 drivers
v0x123daa0_0 .var "global_history", 6 0;
v0x123db40 .array "pht", 0 127, 1 0;
v0x123ec00_0 .var "predict_history", 6 0;
v0x123ed30_0 .net "predict_pc", 6 0, L_0x1240cf0;  alias, 1 drivers
v0x123ee40_0 .var "predict_taken", 0 0;
v0x123ef00_0 .net "predict_valid", 0 0, v0x123bfe0_0;  alias, 1 drivers
v0x123eff0_0 .net "train_history", 6 0, L_0x12412a0;  alias, 1 drivers
v0x123f0b0_0 .net "train_mispredicted", 0 0, L_0x1241140;  alias, 1 drivers
v0x123f1a0_0 .net "train_pc", 6 0, L_0x1241430;  alias, 1 drivers
v0x123f2b0_0 .net "train_taken", 0 0, L_0x1240f20;  alias, 1 drivers
v0x123f3a0_0 .net "train_valid", 0 0, v0x123c960_0;  alias, 1 drivers
v0x123db40_0 .array/port v0x123db40, 0;
E_0x121f960/0 .event anyedge, v0x123a4e0_0, v0x123a340_0, v0x123daa0_0, v0x123db40_0;
v0x123db40_1 .array/port v0x123db40, 1;
v0x123db40_2 .array/port v0x123db40, 2;
v0x123db40_3 .array/port v0x123db40, 3;
v0x123db40_4 .array/port v0x123db40, 4;
E_0x121f960/1 .event anyedge, v0x123db40_1, v0x123db40_2, v0x123db40_3, v0x123db40_4;
v0x123db40_5 .array/port v0x123db40, 5;
v0x123db40_6 .array/port v0x123db40, 6;
v0x123db40_7 .array/port v0x123db40, 7;
v0x123db40_8 .array/port v0x123db40, 8;
E_0x121f960/2 .event anyedge, v0x123db40_5, v0x123db40_6, v0x123db40_7, v0x123db40_8;
v0x123db40_9 .array/port v0x123db40, 9;
v0x123db40_10 .array/port v0x123db40, 10;
v0x123db40_11 .array/port v0x123db40, 11;
v0x123db40_12 .array/port v0x123db40, 12;
E_0x121f960/3 .event anyedge, v0x123db40_9, v0x123db40_10, v0x123db40_11, v0x123db40_12;
v0x123db40_13 .array/port v0x123db40, 13;
v0x123db40_14 .array/port v0x123db40, 14;
v0x123db40_15 .array/port v0x123db40, 15;
v0x123db40_16 .array/port v0x123db40, 16;
E_0x121f960/4 .event anyedge, v0x123db40_13, v0x123db40_14, v0x123db40_15, v0x123db40_16;
v0x123db40_17 .array/port v0x123db40, 17;
v0x123db40_18 .array/port v0x123db40, 18;
v0x123db40_19 .array/port v0x123db40, 19;
v0x123db40_20 .array/port v0x123db40, 20;
E_0x121f960/5 .event anyedge, v0x123db40_17, v0x123db40_18, v0x123db40_19, v0x123db40_20;
v0x123db40_21 .array/port v0x123db40, 21;
v0x123db40_22 .array/port v0x123db40, 22;
v0x123db40_23 .array/port v0x123db40, 23;
v0x123db40_24 .array/port v0x123db40, 24;
E_0x121f960/6 .event anyedge, v0x123db40_21, v0x123db40_22, v0x123db40_23, v0x123db40_24;
v0x123db40_25 .array/port v0x123db40, 25;
v0x123db40_26 .array/port v0x123db40, 26;
v0x123db40_27 .array/port v0x123db40, 27;
v0x123db40_28 .array/port v0x123db40, 28;
E_0x121f960/7 .event anyedge, v0x123db40_25, v0x123db40_26, v0x123db40_27, v0x123db40_28;
v0x123db40_29 .array/port v0x123db40, 29;
v0x123db40_30 .array/port v0x123db40, 30;
v0x123db40_31 .array/port v0x123db40, 31;
v0x123db40_32 .array/port v0x123db40, 32;
E_0x121f960/8 .event anyedge, v0x123db40_29, v0x123db40_30, v0x123db40_31, v0x123db40_32;
v0x123db40_33 .array/port v0x123db40, 33;
v0x123db40_34 .array/port v0x123db40, 34;
v0x123db40_35 .array/port v0x123db40, 35;
v0x123db40_36 .array/port v0x123db40, 36;
E_0x121f960/9 .event anyedge, v0x123db40_33, v0x123db40_34, v0x123db40_35, v0x123db40_36;
v0x123db40_37 .array/port v0x123db40, 37;
v0x123db40_38 .array/port v0x123db40, 38;
v0x123db40_39 .array/port v0x123db40, 39;
v0x123db40_40 .array/port v0x123db40, 40;
E_0x121f960/10 .event anyedge, v0x123db40_37, v0x123db40_38, v0x123db40_39, v0x123db40_40;
v0x123db40_41 .array/port v0x123db40, 41;
v0x123db40_42 .array/port v0x123db40, 42;
v0x123db40_43 .array/port v0x123db40, 43;
v0x123db40_44 .array/port v0x123db40, 44;
E_0x121f960/11 .event anyedge, v0x123db40_41, v0x123db40_42, v0x123db40_43, v0x123db40_44;
v0x123db40_45 .array/port v0x123db40, 45;
v0x123db40_46 .array/port v0x123db40, 46;
v0x123db40_47 .array/port v0x123db40, 47;
v0x123db40_48 .array/port v0x123db40, 48;
E_0x121f960/12 .event anyedge, v0x123db40_45, v0x123db40_46, v0x123db40_47, v0x123db40_48;
v0x123db40_49 .array/port v0x123db40, 49;
v0x123db40_50 .array/port v0x123db40, 50;
v0x123db40_51 .array/port v0x123db40, 51;
v0x123db40_52 .array/port v0x123db40, 52;
E_0x121f960/13 .event anyedge, v0x123db40_49, v0x123db40_50, v0x123db40_51, v0x123db40_52;
v0x123db40_53 .array/port v0x123db40, 53;
v0x123db40_54 .array/port v0x123db40, 54;
v0x123db40_55 .array/port v0x123db40, 55;
v0x123db40_56 .array/port v0x123db40, 56;
E_0x121f960/14 .event anyedge, v0x123db40_53, v0x123db40_54, v0x123db40_55, v0x123db40_56;
v0x123db40_57 .array/port v0x123db40, 57;
v0x123db40_58 .array/port v0x123db40, 58;
v0x123db40_59 .array/port v0x123db40, 59;
v0x123db40_60 .array/port v0x123db40, 60;
E_0x121f960/15 .event anyedge, v0x123db40_57, v0x123db40_58, v0x123db40_59, v0x123db40_60;
v0x123db40_61 .array/port v0x123db40, 61;
v0x123db40_62 .array/port v0x123db40, 62;
v0x123db40_63 .array/port v0x123db40, 63;
v0x123db40_64 .array/port v0x123db40, 64;
E_0x121f960/16 .event anyedge, v0x123db40_61, v0x123db40_62, v0x123db40_63, v0x123db40_64;
v0x123db40_65 .array/port v0x123db40, 65;
v0x123db40_66 .array/port v0x123db40, 66;
v0x123db40_67 .array/port v0x123db40, 67;
v0x123db40_68 .array/port v0x123db40, 68;
E_0x121f960/17 .event anyedge, v0x123db40_65, v0x123db40_66, v0x123db40_67, v0x123db40_68;
v0x123db40_69 .array/port v0x123db40, 69;
v0x123db40_70 .array/port v0x123db40, 70;
v0x123db40_71 .array/port v0x123db40, 71;
v0x123db40_72 .array/port v0x123db40, 72;
E_0x121f960/18 .event anyedge, v0x123db40_69, v0x123db40_70, v0x123db40_71, v0x123db40_72;
v0x123db40_73 .array/port v0x123db40, 73;
v0x123db40_74 .array/port v0x123db40, 74;
v0x123db40_75 .array/port v0x123db40, 75;
v0x123db40_76 .array/port v0x123db40, 76;
E_0x121f960/19 .event anyedge, v0x123db40_73, v0x123db40_74, v0x123db40_75, v0x123db40_76;
v0x123db40_77 .array/port v0x123db40, 77;
v0x123db40_78 .array/port v0x123db40, 78;
v0x123db40_79 .array/port v0x123db40, 79;
v0x123db40_80 .array/port v0x123db40, 80;
E_0x121f960/20 .event anyedge, v0x123db40_77, v0x123db40_78, v0x123db40_79, v0x123db40_80;
v0x123db40_81 .array/port v0x123db40, 81;
v0x123db40_82 .array/port v0x123db40, 82;
v0x123db40_83 .array/port v0x123db40, 83;
v0x123db40_84 .array/port v0x123db40, 84;
E_0x121f960/21 .event anyedge, v0x123db40_81, v0x123db40_82, v0x123db40_83, v0x123db40_84;
v0x123db40_85 .array/port v0x123db40, 85;
v0x123db40_86 .array/port v0x123db40, 86;
v0x123db40_87 .array/port v0x123db40, 87;
v0x123db40_88 .array/port v0x123db40, 88;
E_0x121f960/22 .event anyedge, v0x123db40_85, v0x123db40_86, v0x123db40_87, v0x123db40_88;
v0x123db40_89 .array/port v0x123db40, 89;
v0x123db40_90 .array/port v0x123db40, 90;
v0x123db40_91 .array/port v0x123db40, 91;
v0x123db40_92 .array/port v0x123db40, 92;
E_0x121f960/23 .event anyedge, v0x123db40_89, v0x123db40_90, v0x123db40_91, v0x123db40_92;
v0x123db40_93 .array/port v0x123db40, 93;
v0x123db40_94 .array/port v0x123db40, 94;
v0x123db40_95 .array/port v0x123db40, 95;
v0x123db40_96 .array/port v0x123db40, 96;
E_0x121f960/24 .event anyedge, v0x123db40_93, v0x123db40_94, v0x123db40_95, v0x123db40_96;
v0x123db40_97 .array/port v0x123db40, 97;
v0x123db40_98 .array/port v0x123db40, 98;
v0x123db40_99 .array/port v0x123db40, 99;
v0x123db40_100 .array/port v0x123db40, 100;
E_0x121f960/25 .event anyedge, v0x123db40_97, v0x123db40_98, v0x123db40_99, v0x123db40_100;
v0x123db40_101 .array/port v0x123db40, 101;
v0x123db40_102 .array/port v0x123db40, 102;
v0x123db40_103 .array/port v0x123db40, 103;
v0x123db40_104 .array/port v0x123db40, 104;
E_0x121f960/26 .event anyedge, v0x123db40_101, v0x123db40_102, v0x123db40_103, v0x123db40_104;
v0x123db40_105 .array/port v0x123db40, 105;
v0x123db40_106 .array/port v0x123db40, 106;
v0x123db40_107 .array/port v0x123db40, 107;
v0x123db40_108 .array/port v0x123db40, 108;
E_0x121f960/27 .event anyedge, v0x123db40_105, v0x123db40_106, v0x123db40_107, v0x123db40_108;
v0x123db40_109 .array/port v0x123db40, 109;
v0x123db40_110 .array/port v0x123db40, 110;
v0x123db40_111 .array/port v0x123db40, 111;
v0x123db40_112 .array/port v0x123db40, 112;
E_0x121f960/28 .event anyedge, v0x123db40_109, v0x123db40_110, v0x123db40_111, v0x123db40_112;
v0x123db40_113 .array/port v0x123db40, 113;
v0x123db40_114 .array/port v0x123db40, 114;
v0x123db40_115 .array/port v0x123db40, 115;
v0x123db40_116 .array/port v0x123db40, 116;
E_0x121f960/29 .event anyedge, v0x123db40_113, v0x123db40_114, v0x123db40_115, v0x123db40_116;
v0x123db40_117 .array/port v0x123db40, 117;
v0x123db40_118 .array/port v0x123db40, 118;
v0x123db40_119 .array/port v0x123db40, 119;
v0x123db40_120 .array/port v0x123db40, 120;
E_0x121f960/30 .event anyedge, v0x123db40_117, v0x123db40_118, v0x123db40_119, v0x123db40_120;
v0x123db40_121 .array/port v0x123db40, 121;
v0x123db40_122 .array/port v0x123db40, 122;
v0x123db40_123 .array/port v0x123db40, 123;
v0x123db40_124 .array/port v0x123db40, 124;
E_0x121f960/31 .event anyedge, v0x123db40_121, v0x123db40_122, v0x123db40_123, v0x123db40_124;
v0x123db40_125 .array/port v0x123db40, 125;
v0x123db40_126 .array/port v0x123db40, 126;
v0x123db40_127 .array/port v0x123db40, 127;
E_0x121f960/32 .event anyedge, v0x123db40_125, v0x123db40_126, v0x123db40_127;
E_0x121f960 .event/or E_0x121f960/0, E_0x121f960/1, E_0x121f960/2, E_0x121f960/3, E_0x121f960/4, E_0x121f960/5, E_0x121f960/6, E_0x121f960/7, E_0x121f960/8, E_0x121f960/9, E_0x121f960/10, E_0x121f960/11, E_0x121f960/12, E_0x121f960/13, E_0x121f960/14, E_0x121f960/15, E_0x121f960/16, E_0x121f960/17, E_0x121f960/18, E_0x121f960/19, E_0x121f960/20, E_0x121f960/21, E_0x121f960/22, E_0x121f960/23, E_0x121f960/24, E_0x121f960/25, E_0x121f960/26, E_0x121f960/27, E_0x121f960/28, E_0x121f960/29, E_0x121f960/30, E_0x121f960/31, E_0x121f960/32;
S_0x123d580 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 34, 4 34 0, S_0x123ce30;
 .timescale 0 0;
v0x123d780_0 .var/2s "i", 31 0;
S_0x123f650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1217ae0;
 .timescale -12 -12;
E_0x121fc50 .event anyedge, v0x1240450_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1240450_0;
    %nor/r;
    %assign/vec4 v0x1240450_0, 0;
    %wait E_0x121fc50;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123abe0;
T_4 ;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c490_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x123c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123bfe0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x123bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123b190_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x123ae50;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123b690;
    %join;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123bfe0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x123bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123bfe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x123c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c490_0, 0;
    %wait E_0x11bd9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da020;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da020;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123b690;
    %join;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x123bf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123bfe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x123c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c490_0, 0;
    %wait E_0x11bd9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c0b0_0, 0;
    %wait E_0x11da020;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da020;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x123c300_0, 0;
    %wait E_0x11da020;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123c960_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da020;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123b690;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11da270;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x123c960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x123c8c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x123c730_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x123bf40_0, 0;
    %assign/vec4 v0x123bfe0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x123c300_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x123c490_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11ca5f0;
T_5 ;
    %wait E_0x11dadd0;
    %load/vec4 v0x1239e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x11f4710;
    %jmp t_0;
    .scope S_0x11f4710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12078f0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x12078f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x12078f0_0;
    %store/vec4a v0x1239fe0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x12078f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12078f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x11ca5f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x123a180_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x123a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x123a180_0;
    %load/vec4 v0x123a420_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x123a180_0, 0;
T_5.5 ;
    %load/vec4 v0x123a9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1239fe0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x123a900_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1239fe0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1239fe0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1239fe0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x123a900_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1239fe0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x123a680_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1239fe0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x123a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x123a5a0_0;
    %load/vec4 v0x123a900_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x123a180_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123ce30;
T_6 ;
    %wait E_0x121f960;
    %load/vec4 v0x123ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x123ed30_0;
    %load/vec4 v0x123daa0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x123db40, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x123ee40_0, 0, 1;
    %load/vec4 v0x123daa0_0;
    %store/vec4 v0x123ec00_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123ee40_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x123ec00_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x123ce30;
T_7 ;
    %wait E_0x11dadd0;
    %load/vec4 v0x123d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x123daa0_0, 0;
    %fork t_3, S_0x123d580;
    %jmp t_2;
    .scope S_0x123d580;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123d780_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x123d780_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x123d780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123db40, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123d780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x123d780_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x123ce30;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x123f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x123f2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %load/vec4 v0x123f1a0_0;
    %load/vec4 v0x123eff0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123db40, 0, 4;
    %load/vec4 v0x123f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x123eff0_0;
    %assign/vec4 v0x123daa0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x123f2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %load/vec4 v0x123daa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 7;
    %or;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x123daa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %assign/vec4 v0x123daa0_0, 0;
T_7.10 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x123ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x123ee40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %load/vec4 v0x123daa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 7;
    %or;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %load/vec4 v0x123daa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %assign/vec4 v0x123daa0_0, 0;
T_7.13 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1217ae0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1240450_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1217ae0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x123fea0_0;
    %inv;
    %store/vec4 v0x123fea0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1217ae0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x123bda0_0, v0x12406c0_0, v0x123fea0_0, v0x123fe00_0, v0x1240310_0, v0x1240130_0, v0x1240a20_0, v0x1240980_0, v0x1240820_0, v0x1240760_0, v0x12408c0_0, v0x1240270_0, v0x12401d0_0, v0x1240090_0, v0x123ff40_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1217ae0;
T_11 ;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1217ae0;
T_12 ;
    %wait E_0x11da270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12403b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
    %load/vec4 v0x1240510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12403b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1240270_0;
    %load/vec4 v0x1240270_0;
    %load/vec4 v0x12401d0_0;
    %xor;
    %load/vec4 v0x1240270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1240090_0;
    %load/vec4 v0x1240090_0;
    %load/vec4 v0x123ff40_0;
    %xor;
    %load/vec4 v0x1240090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x12403b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12403b0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response25/top_module.sv";
