HAS_PCH_CPT,FUNC_0
I915_READ,FUNC_1
I915_WRITE,FUNC_2
PCH_DPLL_SEL,VAR_0
TRANS_DPLLB_SEL,FUNC_3
TRANS_DPLL_ENABLE,FUNC_4
TRANS_DP_CTL,FUNC_5
TRANS_DP_OUTPUT_ENABLE,VAR_1
TRANS_DP_PORT_SEL_MASK,VAR_2
TRANS_DP_PORT_SEL_NONE,VAR_3
assert_vblank_disabled,FUNC_6
drm_crtc_vblank_off,FUNC_7
intel_disable_pipe,FUNC_8
intel_encoders_disable,FUNC_9
intel_encoders_post_disable,FUNC_10
intel_set_cpu_fifo_underrun_reporting,FUNC_11
intel_set_pch_fifo_underrun_reporting,FUNC_12
ironlake_disable_pch_transcoder,FUNC_13
ironlake_fdi_disable,FUNC_14
ironlake_fdi_pll_disable,FUNC_15
ironlake_pfit_disable,FUNC_16
to_i915,FUNC_17
to_intel_crtc,FUNC_18
ironlake_crtc_disable,FUNC_19
old_crtc_state,VAR_4
state,VAR_5
crtc,VAR_6
dev,VAR_7
dev_priv,VAR_8
intel_crtc,VAR_9
pipe,VAR_10
reg,VAR_11
temp,VAR_12
