library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

--entity
entity rest4bits is
	port(	A: in		std_logic_vector(3 downto 0);
			B: in 		std_logic_vector(3 downto 0);
			S: buffer	std_logic_vector(3 downto 0)
		);
end entity;

--architecture
architecture rtl of rest4bits is
begin

	S <= A - B;
	
end rtl;
