# ERROR: No extended dataflow license exists
# do {toplevel_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.toplevel_tb xil_defaultlib.glbl 
# Start time: 01:25:22 on Aug 23,2023
# Loading sv_std.std
# Loading xil_defaultlib.toplevel_tb
# ** Error: (vsim-7) Failed to open data file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/test/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# Loading xil_defaultlib.toplevel
# Loading xil_defaultlib.cpu
# Loading xil_defaultlib.alu
# Loading xil_defaultlib.rom
# Loading xil_defaultlib.ram
# Loading xil_defaultlib.long_stack
# Loading xil_defaultlib.fifo_interface
# Loading xil_defaultlib.fifo_out
# Loading xil_defaultlib.uart
# Loading xil_defaultlib.uart_tx
# Loading xil_defaultlib.uart_rx
# Loading xil_defaultlib.glbl
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack1 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack2 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack3 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Too few port connections. Expected 10, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/uart_input File: ../../../../vector_database.srcs/sources_1/new/fifo_interface.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/fifo_out File: ../../../../vector_database.srcs/sources_1/new/fifo_out.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Missing connection for port 'full'.
# 1
# 1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 84602  Hostname: PHXIX  ProcessID: 4360
#           Attempting to use alternate WLF file "./wlft68thd2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68thd2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.sim/sim_1/behav/modelsim/wave817.do
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack1/slow_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 44
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack1/fast_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 45
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack2/fast_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 47
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack2/slow_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 48
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack3/fast_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 50
# ** Error: (vish-4014) No objects found matching '/toplevel_tb/top/stack3/slow_pointer'.
# Executing ONERROR command at macro E:\EDU\Project_EDU\Xilinx_project\vector_database\vector_database.sim\sim_1\behav\modelsim\wave817.do line 51
restart
# ** Error: (vsim-7) Failed to open data file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.sim/sim_1/behav/modelsim/modelsim_lib/msim/xil_defaultlib/test/_primary.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack1 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(83): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack2 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(94): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Too few port connections. Expected 12, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/stack3 File: ../../../../vector_database.srcs/sources_1/new/long_stack.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(105): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Too few port connections. Expected 10, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/uart_input File: ../../../../vector_database.srcs/sources_1/new/fifo_interface.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(117): [TFMPC] - Missing connection for port 'valid'.
# ** Warning: (vsim-3017) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Too few port connections. Expected 10, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/top/fifo_out File: ../../../../vector_database.srcs/sources_1/new/fifo_out.sv
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ../../../../vector_database.srcs/sources_1/new/toplevel.sv(126): [TFMPC] - Missing connection for port 'full'.
run
run
