Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 17 11:29:26 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.696        0.000                      0                  207        0.176        0.000                      0                  207        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.696        0.000                      0                  207        0.176        0.000                      0                  207        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.964ns (23.620%)  route 3.117ns (76.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.613     5.134    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X58Y80         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/Q
                         net (fo=2, routed)           0.688     6.241    design_1_i/quadratur_decoder_1/U0/debounce_counter_B[2]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.297     6.538 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_9/O
                         net (fo=1, routed)           0.742     7.280    design_1_i/quadratur_decoder_1/U0/position[14]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.404 f  design_1_i/quadratur_decoder_1/U0/position[14]_i_4/O
                         net (fo=1, routed)           0.897     8.301    design_1_i/quadratur_decoder_1/U0/position[14]_i_4_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.425 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.790     9.215    design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.503    14.844    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.912    design_1_i/quadratur_decoder_1/U0/position_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/position_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.964ns (23.620%)  route 3.117ns (76.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.613     5.134    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X58Y80         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/Q
                         net (fo=2, routed)           0.688     6.241    design_1_i/quadratur_decoder_1/U0/debounce_counter_B[2]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.297     6.538 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_9/O
                         net (fo=1, routed)           0.742     7.280    design_1_i/quadratur_decoder_1/U0/position[14]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.404 f  design_1_i/quadratur_decoder_1/U0/position[14]_i_4/O
                         net (fo=1, routed)           0.897     8.301    design_1_i/quadratur_decoder_1/U0/position[14]_i_4_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.425 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.790     9.215    design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.503    14.844    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[11]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.912    design_1_i/quadratur_decoder_1/U0/position_reg[11]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/position_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.964ns (23.620%)  route 3.117ns (76.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.613     5.134    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X58Y80         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/Q
                         net (fo=2, routed)           0.688     6.241    design_1_i/quadratur_decoder_1/U0/debounce_counter_B[2]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.297     6.538 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_9/O
                         net (fo=1, routed)           0.742     7.280    design_1_i/quadratur_decoder_1/U0/position[14]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.404 f  design_1_i/quadratur_decoder_1/U0/position[14]_i_4/O
                         net (fo=1, routed)           0.897     8.301    design_1_i/quadratur_decoder_1/U0/position[14]_i_4_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.425 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.790     9.215    design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.503    14.844    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.912    design_1_i/quadratur_decoder_1/U0/position_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/position_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.964ns (23.620%)  route 3.117ns (76.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.613     5.134    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X58Y80         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/Q
                         net (fo=2, routed)           0.688     6.241    design_1_i/quadratur_decoder_1/U0/debounce_counter_B[2]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.297     6.538 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_9/O
                         net (fo=1, routed)           0.742     7.280    design_1_i/quadratur_decoder_1/U0/position[14]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.404 f  design_1_i/quadratur_decoder_1/U0/position[14]_i_4/O
                         net (fo=1, routed)           0.897     8.301    design_1_i/quadratur_decoder_1/U0/position[14]_i_4_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.425 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.790     9.215    design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.503    14.844    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.912    design_1_i/quadratur_decoder_1/U0/position_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/position_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.964ns (23.620%)  route 3.117ns (76.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.613     5.134    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X58Y80         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.419     5.553 r  design_1_i/quadratur_decoder_1/U0/debounce_counter_B_reg[2]/Q
                         net (fo=2, routed)           0.688     6.241    design_1_i/quadratur_decoder_1/U0/debounce_counter_B[2]
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.297     6.538 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_9/O
                         net (fo=1, routed)           0.742     7.280    design_1_i/quadratur_decoder_1/U0/position[14]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.404 f  design_1_i/quadratur_decoder_1/U0/position[14]_i_4/O
                         net (fo=1, routed)           0.897     8.301    design_1_i/quadratur_decoder_1/U0/position[14]_i_4_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.425 r  design_1_i/quadratur_decoder_1/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.790     9.215    design_1_i/quadratur_decoder_1/U0/position[14]_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.503    14.844    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X60Y85         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.912    design_1_i/quadratur_decoder_1/U0/position_reg[6]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/position_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.022ns (25.498%)  route 2.986ns (74.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.621     5.142    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/Q
                         net (fo=7, routed)           1.015     6.635    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[4]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.296     6.931 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_12/O
                         net (fo=1, routed)           0.573     7.504    design_1_i/quadratur_decoder_0/U0/position[14]_i_12_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.628 f  design_1_i/quadratur_decoder_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.579     8.207    design_1_i/quadratur_decoder_0/U0/position[14]_i_6_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.819     9.150    design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[10]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.938    design_1_i/quadratur_decoder_0/U0/position_reg[10]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/position_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.022ns (25.498%)  route 2.986ns (74.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.621     5.142    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/Q
                         net (fo=7, routed)           1.015     6.635    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[4]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.296     6.931 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_12/O
                         net (fo=1, routed)           0.573     7.504    design_1_i/quadratur_decoder_0/U0/position[14]_i_12_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.628 f  design_1_i/quadratur_decoder_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.579     8.207    design_1_i/quadratur_decoder_0/U0/position[14]_i_6_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.819     9.150    design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[12]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.938    design_1_i/quadratur_decoder_0/U0/position_reg[12]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/position_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.022ns (25.498%)  route 2.986ns (74.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.621     5.142    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/Q
                         net (fo=7, routed)           1.015     6.635    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[4]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.296     6.931 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_12/O
                         net (fo=1, routed)           0.573     7.504    design_1_i/quadratur_decoder_0/U0/position[14]_i_12_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.628 f  design_1_i/quadratur_decoder_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.579     8.207    design_1_i/quadratur_decoder_0/U0/position[14]_i_6_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.819     9.150    design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[13]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.938    design_1_i/quadratur_decoder_0/U0/position_reg[13]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/position_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.022ns (25.498%)  route 2.986ns (74.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.621     5.142    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/Q
                         net (fo=7, routed)           1.015     6.635    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[4]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.296     6.931 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_12/O
                         net (fo=1, routed)           0.573     7.504    design_1_i/quadratur_decoder_0/U0/position[14]_i_12_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.628 f  design_1_i/quadratur_decoder_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.579     8.207    design_1_i/quadratur_decoder_0/U0/position[14]_i_6_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.819     9.150    design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[14]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.938    design_1_i/quadratur_decoder_0/U0/position_reg[14]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/position_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.022ns (25.498%)  route 2.986ns (74.502%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.621     5.142    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/Q
                         net (fo=7, routed)           1.015     6.635    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[4]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.296     6.931 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_12/O
                         net (fo=1, routed)           0.573     7.504    design_1_i/quadratur_decoder_0/U0/position[14]_i_12_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.628 f  design_1_i/quadratur_decoder_0/U0/position[14]_i_6/O
                         net (fo=1, routed)           0.579     8.207    design_1_i/quadratur_decoder_0/U0/position[14]_i_6_n_0
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  design_1_i/quadratur_decoder_0/U0/position[14]_i_1/O
                         net (fo=15, routed)          0.819     9.150    design_1_i/quadratur_decoder_0/U0/position[14]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504    14.845    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X64Y85         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[4]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.169    14.938    design_1_i/quadratur_decoder_0/U0/position_reg[4]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    design_1_i/SPI_0/U0/clk_in
    SLICE_X62Y86         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/SPI_0/U0/spi_data_in_reg[13]/Q
                         net (fo=1, routed)           0.118     1.731    design_1_i/state_machine_0/U0/D[0]
    SLICE_X63Y86         FDRE                                         r  design_1_i/state_machine_0/U0/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.986    design_1_i/state_machine_0/U0/clk_in
    SLICE_X63Y86         FDRE                                         r  design_1_i/state_machine_0/U0/frame_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.070     1.555    design_1_i/state_machine_0/U0/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_decoder_0/U0/position_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_0/U0/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X63Y84         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/position_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/quadratur_decoder_0/U0/position_reg[11]/Q
                         net (fo=5, routed)           0.109     1.722    design_1_i/quadratur_decoder_0/U0/position_reg_n_0_[11]
    SLICE_X62Y84         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.985    design_1_i/quadratur_decoder_0/U0/clk_in
    SLICE_X62Y84         FDRE                                         r  design_1_i/quadratur_decoder_0/U0/value_reg[11]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.057     1.542    design_1_i/quadratur_decoder_0/U0/value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_decoder_1/U0/position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X59Y86         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/quadratur_decoder_1/U0/position_reg[10]/Q
                         net (fo=5, routed)           0.146     1.759    design_1_i/quadratur_decoder_1/U0/position_reg_n_0_[10]
    SLICE_X59Y87         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.985    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X59Y87         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/value_reg[10]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.070     1.557    design_1_i/quadratur_decoder_1/U0/value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_decoder_1/U0/position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/quadratur_decoder_1/U0/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.454%)  route 0.144ns (50.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X59Y86         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/quadratur_decoder_1/U0/position_reg[12]/Q
                         net (fo=5, routed)           0.144     1.756    design_1_i/quadratur_decoder_1/U0/position_reg_n_0_[12]
    SLICE_X59Y87         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.985    design_1_i/quadratur_decoder_1/U0/clk_in
    SLICE_X59Y87         FDRE                                         r  design_1_i/quadratur_decoder_1/U0/value_reg[12]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.066     1.553    design_1_i/quadratur_decoder_1/U0/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/state_machine_0/U0/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.787%)  route 0.122ns (45.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/state_machine_0/U0/clk_in
    SLICE_X60Y84         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  design_1_i/state_machine_0/U0/data_out_reg[7]/Q
                         net (fo=1, routed)           0.122     1.741    design_1_i/SPI_0/U0/spi_data_out[7]
    SLICE_X62Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.986    design_1_i/SPI_0/U0/clk_in
    SLICE_X62Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[8]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.018     1.526    design_1_i/SPI_0/U0/buf_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/SPI_0/U0/buf_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/spi_data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.948%)  route 0.187ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.590     1.473    design_1_i/SPI_0/U0/clk_in
    SLICE_X62Y87         FDRE                                         r  design_1_i/SPI_0/U0/buf_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  design_1_i/SPI_0/U0/buf_in_reg[1]/Q
                         net (fo=2, routed)           0.187     1.802    design_1_i/SPI_0/U0/buf_in[1]
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.984    design_1_i/SPI_0/U0/clk_in
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[14]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.078     1.584    design_1_i/SPI_0/U0/spi_data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/state_machine_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.705%)  route 0.173ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/state_machine_0/U0/clk_in
    SLICE_X60Y84         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/state_machine_0/U0/data_out_reg[1]/Q
                         net (fo=1, routed)           0.173     1.808    design_1_i/SPI_0/U0/spi_data_out[1]
    SLICE_X63Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.986    design_1_i/SPI_0/U0/clk_in
    SLICE_X63Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[14]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.072     1.580    design_1_i/SPI_0/U0/buf_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/state_machine_0/U0/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.580%)  route 0.167ns (50.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/state_machine_0/U0/clk_in
    SLICE_X60Y84         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/state_machine_0/U0/data_out_reg[4]/Q
                         net (fo=1, routed)           0.167     1.802    design_1_i/SPI_0/U0/spi_data_out[4]
    SLICE_X62Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.986    design_1_i/SPI_0/U0/clk_in
    SLICE_X62Y85         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[11]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.066     1.574    design_1_i/SPI_0/U0/buf_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/state_machine_0/U0/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.331%)  route 0.170ns (54.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    design_1_i/state_machine_0/U0/clk_in
    SLICE_X62Y84         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/state_machine_0/U0/data_out_reg[11]/Q
                         net (fo=1, routed)           0.170     1.783    design_1_i/SPI_0/U0/spi_data_out[11]
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.984    design_1_i/SPI_0/U0/clk_in
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[4]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.047     1.553    design_1_i/SPI_0/U0/buf_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/state_machine_0/U0/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SPI_0/U0/buf_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y85         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/state_machine_0/U0/data_out_reg[8]/Q
                         net (fo=1, routed)           0.183     1.796    design_1_i/SPI_0/U0/spi_data_out[8]
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.856     1.984    design_1_i/SPI_0/U0/clk_in
    SLICE_X61Y86         FDRE                                         r  design_1_i/SPI_0/U0/buf_out_reg[7]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.076     1.562    design_1_i/SPI_0/U0/buf_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   design_1_i/SPI_0/U0/buf_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   design_1_i/SPI_0/U0/buf_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   design_1_i/SPI_0/U0/buf_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y85   design_1_i/SPI_0/U0/buf_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   design_1_i/SPI_0/U0/buf_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   design_1_i/SPI_0/U0/buf_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   design_1_i/SPI_0/U0/buf_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   design_1_i/SPI_0/U0/buf_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   design_1_i/SPI_0/U0/buf_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y85   design_1_i/SPI_0/U0/buf_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   design_1_i/SPI_0/U0/position_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y87   design_1_i/SPI_0/U0/position_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   design_1_i/quadratur_decoder_0/U0/debounce_counter_B_reg[5]/C



