<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="27.198 ns"></ZoomEndTime>
      <Cursor1Time time="0.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="231"></NameColumnWidth>
      <ValueColumnWidth column_width="141"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/pc_current" type="array">
      <obj_property name="ElementShortName">pc_current[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc_current[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/instr" type="array">
      <obj_property name="ElementShortName">instr[15:0]</obj_property>
      <obj_property name="ObjectShortName">instr[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[1:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/opcode" type="array">
      <obj_property name="ElementShortName">opcode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/ALU_out" type="array">
      <obj_property name="ElementShortName">ALU_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_out[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/ALU_Control" type="array">
      <obj_property name="ElementShortName">ALU_Control[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Control[2:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/alu_unit/a" type="array">
      <obj_property name="ElementShortName">a[15:0]</obj_property>
      <obj_property name="ObjectShortName">a[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/alu_unit/b" type="array">
      <obj_property name="ElementShortName">b[15:0]</obj_property>
      <obj_property name="ObjectShortName">b[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/ext_im" type="array">
      <obj_property name="ElementShortName">ext_im[15:0]</obj_property>
      <obj_property name="ObjectShortName">ext_im[15:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/reg_read_addr_1" type="array">
      <obj_property name="ElementShortName">reg_read_addr_1[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg_read_addr_1[2:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/reg_read_addr_2" type="array">
      <obj_property name="ElementShortName">reg_read_addr_2[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg_read_addr_2[2:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/memory[0]" type="array">
      <obj_property name="ElementShortName">[0][15:0]</obj_property>
      <obj_property name="ObjectShortName">[0][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/memory[1]" type="array">
      <obj_property name="ElementShortName">[1][15:0]</obj_property>
      <obj_property name="ObjectShortName">[1][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/memory[2]" type="array">
      <obj_property name="ElementShortName">[2][15:0]</obj_property>
      <obj_property name="ObjectShortName">[2][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/memory[3]" type="array">
      <obj_property name="ElementShortName">[3][15:0]</obj_property>
      <obj_property name="ObjectShortName">[3][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/memory[4]" type="array">
      <obj_property name="ElementShortName">[4][15:0]</obj_property>
      <obj_property name="ObjectShortName">[4][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/dm/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[2:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array" type="array">
      <obj_property name="ElementShortName">reg_array[7:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">reg_array[7:0][15:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[7]" type="array">
         <obj_property name="ElementShortName">[7][15:0]</obj_property>
         <obj_property name="ObjectShortName">[7][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[6]" type="array">
         <obj_property name="ElementShortName">[6][15:0]</obj_property>
         <obj_property name="ObjectShortName">[6][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[5]" type="array">
         <obj_property name="ElementShortName">[5][15:0]</obj_property>
         <obj_property name="ObjectShortName">[5][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[4]" type="array">
         <obj_property name="ElementShortName">[4][15:0]</obj_property>
         <obj_property name="ObjectShortName">[4][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[3]" type="array">
         <obj_property name="ElementShortName">[3][15:0]</obj_property>
         <obj_property name="ObjectShortName">[3][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[2]" type="array">
         <obj_property name="ElementShortName">[2][15:0]</obj_property>
         <obj_property name="ObjectShortName">[2][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[1]" type="array">
         <obj_property name="ElementShortName">[1][15:0]</obj_property>
         <obj_property name="ObjectShortName">[1][15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/uut/DU/reg_file/reg_array[0]" type="array">
         <obj_property name="ElementShortName">[0][15:0]</obj_property>
         <obj_property name="ObjectShortName">[0][15:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
