0.6
2018.3
Dec  7 2018
00:33:28
D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1567267289,verilog,,,,glbl;project_reti_logiche,,,,,,,,
D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sim_1/new/test_brench.vhd,1567194611,vhdl,,,,project_tb,,,,,,,,
