---
title: VSCodeç¼–è¯‘çƒ§å½•è°ƒè¯•HC32F460x
date: 2024-09-04 01:29:01
categories:
- Other
tags: [VSCode, HC32]
banner_img: /images/vscode-hc32-develop.jpg
index_img: /images/vscode-hc32-develop.jpg
excerpt: é€šè¿‡VSCodeæ’ä»¶EIDEä»¥åŠCortex-Debugå®ç°åå¤§HC32F460xèŠ¯ç‰‡ç¼–è¯‘çƒ§å½•è°ƒè¯•
---

{% note success %}
é€šè¿‡VSCodeçš„**EIDE**å’Œ**Cortex-Debug**æ’ä»¶å®ç°**ç¼–è¯‘ã€çƒ§å½•ã€è°ƒè¯•**åå¤§HC32F460xèŠ¯ç‰‡ã€‚EIDEå…·æœ‰ç‹¬ç«‹çš„å·¥ä½œåŒºï¼Œå®Œå…¨å…¼å®¹MDKå·¥ç¨‹ã€‚åˆ†åˆ«ä½¿ç”¨JLinkå’ŒDapLinkè¿›è¡Œçƒ§å½•è°ƒè¯•ã€‚
{% endnote %}

> åå¤§HC32F460xä½¿ç”¨çš„æ˜¯ARM Cortex M4æ¶æ„ï¼Œå› æ­¤åªè¦é…ç½®äº†æ­£ç¡®çš„èŠ¯ç‰‡æ”¯æŒåŒ…ï¼Œå°±èƒ½å¤Ÿå®ç°ä¸STM32ç³»åˆ—èŠ¯ç‰‡ä¸€è‡´çš„å¼€å‘æ•ˆæœã€‚å¦‚æœä¸ç†Ÿæ‚‰EIDEå’ŒCortex Debugçš„ä½¿ç”¨æ–¹æ³•ï¼Œå»ºè®®å…ˆé˜…è¯»**Windowsæ­å»ºSTM32å¼€å‘ç¯å¢ƒ-è¿›é˜¶ç¯‡**[^1]å’Œ**cortex-debug ç”¨æ³•**[^2]ã€‚

## 1.ç¼–è¯‘
### 1.1 å¯¼å…¥Keilé¡¹ç›®
å‡†å¤‡å¥½èƒ½å¤Ÿç¼–è¯‘æˆåŠŸçš„Keilé¡¹ç›®ï¼ŒVSCodeå·¥ä½œåŒºä¸‹ç‚¹å‡»`Import Project`ï¼Œé€‰æ‹©**MDK**ï¼Œé€‰æ‹©Keilé¡¹ç›®ã€‚
![å¯¼å…¥Keilé¡¹ç›®](import_project.gif)

### 1.2 åŠ è½½èŠ¯ç‰‡æ”¯æŒåŒ…
ç‚¹å‡»**Chip Support Package**ï¼Œé€‰æ‹©**From Disk**ï¼Œé€‰æ‹©åå¤§æä¾›çš„èŠ¯ç‰‡æ”¯æŒåŒ…(.packåç¼€)ï¼Œå†æ ¹æ®è‡ªå·±çš„èŠ¯ç‰‡é€‰æ‹©å…·ä½“çš„å‹å·ï¼Œæ¯”å¦‚æˆ‘è¿™é‡Œæ˜¯`HC32F460KEUA`
![åŠ è½½èŠ¯ç‰‡æ”¯æŒåŒ…](install_package.gif)

### 1.3 ç¼–è¯‘
ç‚¹å‡»**Build**ï¼Œå¿«æ·é”®**F7**ï¼Œç¼–è¯‘æˆåŠŸåä¼šè¾“å‡ºå·²ä½¿ç”¨çš„é™æ€RAM/ROMä¿¡æ¯ã€‚å…¶ä»–ç¼–è¯‘è¾“å‡ºä¿¡æ¯å‚è€ƒEIDEå®˜æ–¹æ–‡æ¡£[^3]è¯´æ˜ã€‚
![ç¼–è¯‘ç»“æœ](compile.png)

## 2.JLinkçƒ§å½•è°ƒè¯•
### 2.1 æ·»åŠ æ–°è®¾å¤‡
{% note info %}
JLinké»˜è®¤çš„è®¾å¤‡åˆ—è¡¨ä¸åŒ…å«HC32F460xï¼Œå› æ­¤éœ€è¦æ‰‹åŠ¨æ·»åŠ æ–°è®¾å¤‡ç»™JLinkçš„è®¾å¤‡åˆ—è¡¨ã€‚
{% endnote %}
- æ‰¾åˆ°EIDEçš„JLinkå®‰è£…ç›®å½•ï¼Œæ¯”å¦‚`C:\Users\Orionxer\.eide\tools\jlink`ï¼Œå¤‡ä»½JLinkDevices.xmlæ–‡ä»¶
- è¿›å…¥Devicesæ–‡ä»¶å¤¹ï¼Œ**æ–°å»ºHDSCæ–‡ä»¶å¤¹**
- è§£å‹PackåŒ…åæ‰¾åˆ°**HC32F460_512K.FLM**æ–‡ä»¶ï¼Œå°†æ–‡ä»¶å¤åˆ¶åˆ°HDSCæ–‡ä»¶å¤¹ä¸‹ï¼Œå°†**HC32F460_512K.FLM**é‡å‘½åä¸º**HC32F46x.FLM**
- ç¼–è¾‘JLinkDevices.xmlæ–‡ä»¶ï¼Œå¤åˆ¶ä»¥ä¸‹å†…å®¹ï¼Œ**åœ¨æ–‡ä»¶åº•éƒ¨æ·»åŠ **æ–°è®¾å¤‡
{% fold info@JLinkDevices.xml%}
```xml
<!--                 -->
<!-- HDSC (HC32) -->
<!--                 -->
<Device>
   <ChipInfo Vendor="HDSC" Name="HC32F46x"  WorkRAMAddr="0x20000000" WorkRAMSize="0x10000" Core="JLINK_CORE_CORTEX_M4"/>
   <FlashBankInfo Name="Flash_512K" BaseAddr="0x0" MaxSize="0x80000" Loader="Devices/HDSC/HC32F46x.FLM" LoaderType="FLASH_ALGO_TYPE_OPEN" AlwaysPresent="1"/>
</Device>
```
{% endfold %}
![æ·»åŠ æ–°è®¾å¤‡åˆ°JLinkè®¾å¤‡åˆ—è¡¨](add_new_device.png)

- VSCodeé‡æ–°åŠ è½½JLinkè®¾å¤‡ï¼š`Ctrl + Shift + P`æ‰“å¼€å‘½ä»¤é¢æ¿ï¼Œè¾“å…¥**Reload Jlink Devices List**å³å¯
![é‡æ–°åŠ è½½JLinkè®¾å¤‡åˆ—è¡¨](reload_jlink_devices.png)

{% note warning %}
å¦‚æœJLinkå¼¹çª—æç¤ºé€‰æ‹©è®¾å¤‡ï¼Œæ³¨æ„åå¤§çš„ç¼©å†™æ˜¯HDSCï¼Œè¾“å…¥HC32æ˜¯æ‰¾ä¸åˆ°çš„
{% endnote %}

### 2.2 çƒ§å½•
ç‚¹å‡»**Flasher Configurations**çš„åˆ‡æ¢æŒ‰é’®ï¼Œç¡®ä¿çƒ§å½•æ–¹å¼ä¸º**JLink**ï¼Œé€‰æ‹©**CPU Name**ä¸º**HC32F460x**ï¼Œç‚¹å‡»**Program Flash**æŒ‰é’®å°è¯•çƒ§å½•
![JLinkçƒ§å½•](jlink_flash.gif)

### 2.3 è°ƒè¯•
#### 2.3.1 Cortex Debugé…ç½®
è‡ªè¡Œç¡®ä¿Cortex Debugæ’ä»¶é…ç½®æ­£ç¡®ï¼Œä»¥ä¸‹æä¾›ä¸€ä¸ªç¤ºä¾‹é…ç½®ï¼Œè¯·æ ¹æ®è‡ªå·±çš„å®é™…æƒ…å†µè¿›è¡Œä¿®æ”¹
{% fold info@settings.json%}
```json
"cortex-debug.armToolchainPath": "D:\\Program Files (x86)\\Arm GNU Toolchain arm-none-eabi\\12.2 mpacbti-rel1\\bin",
"cortex-debug.JLinkGDBServerPath": "C:\\Users\\Orionxer\\.eide\\tools\\jlink\\JLinkGDBServerCL.exe",
```
{% endfold %}

#### 2.3.2 ç”Ÿæˆè°ƒè¯•é…ç½®
- EIDEä¸­**å³é”®ç‚¹å‡»**é¡¹ç›®ï¼Œé€‰æ‹©**Generate Debugger Configuration**ï¼Œé€‰æ‹©**JLink**ï¼Œ
- ä¸€èˆ¬é»˜è®¤å‚æ•°ä¸éœ€è¦ä¿®æ”¹ï¼Œç‚¹å‡»**Create**
- **F5**å¯åŠ¨è°ƒè¯•ï¼Œè°ƒè¯•å¯åŠ¨è¾ƒæ…¢ï¼Œå¤§æ¦‚è€—æ—¶10-20ç§’ä¸ç­‰

![JLinkè°ƒè¯•](jlink_debug.gif)

å…³äºè°ƒè¯•çš„æ›´å¤šç”¨æ³•ï¼Œå¯ä»¥å‚è€ƒLinuxæ­å»ºCå¼€å‘ç¯å¢ƒçš„[^4]**ç¬¬4ç‚¹-è°ƒè¯•å…¥é—¨**ï¼Œè¯¦ç»†ä»‹ç»äº†å„ç±»æ–­ç‚¹ã€ç›‘æ§å˜é‡ã€è°ƒç”¨å †æ ˆä»¥åŠå¸¸ç”¨å¿«æ·é”®è¯´æ˜ã€‚
> ç”±äºEIDEç‹¬ç«‹å®‰è£…äº†JLinkï¼Œå¦‚æœCortex Debugä½¿ç”¨çš„JLink-GDBServerä¸æ˜¯EIDEçš„JLinkï¼Œå› æ­¤æ·»åŠ æ–°è®¾å¤‡çš„æ“ä½œå¯èƒ½éœ€è¦åœ¨å…¶ä»–JLinkçš„å®‰è£…è·¯å¾„å†æ“ä½œä¸€éã€‚

## 3.DapLinkçƒ§å½•è°ƒè¯•
### 3.1 å®‰è£…pyOCD
æ³¨æ„ï¼š**Python3.12æ— æ³•å®‰è£…pyOCD**[^5]ã€‚Python3.10.xæ»¡è¶³è¦æ±‚ã€‚pyOCDå®‰è£…å‘½ä»¤ï¼š
```sh
python -m pip install -U pyocd
```
![Pythonä»¥åŠpyOCDçš„ç‰ˆæœ¬](py_version.png)
### 3.2 çƒ§å½•
{% note info %}
ä½¿ç”¨**pyOCD**çƒ§å½•å›ºä»¶ï¼Œç†è®ºä¸Šå…¼å®¹æ‰€æœ‰çš„DapLinkã€‚
{% endnote %}
- ç‚¹å‡»**Flasher Configurations**çš„åˆ‡æ¢æŒ‰é’®ï¼Œç¡®ä¿çƒ§å½•æ–¹å¼ä¸º**pyOCD**
- é€‰æ‹©**Target Name**ä¸º**hc32f460xe**
- ä¿®æ”¹**Download Speed**ä¸º**8M**
- ç‚¹å‡»**Program Flash**æŒ‰é’®å°è¯•çƒ§å½•ï¼Œå®æµ‹çƒ§å½•é€Ÿåº¦æ¯”JLinkå¿«ï¼›åŒç­‰ç¡¬ä»¶ä¸‹ä¹Ÿæ¯”Keilçƒ§å½•å¿«ã€‚

![DapLinkçƒ§å½•](daplink_flash.gif)

### 3.3 è°ƒè¯•
#### 3.3.1 å®‰è£…OpenOCD
ç‚¹å‡»**Setup Utility Tools**ï¼Œé€‰æ‹©**OpenOCD**ï¼Œç‚¹å‡»å®‰è£…
![å®‰è£…OpenOCD](install_openocd.png)
#### 3.3.2 æ–°å¢ç›®æ ‡é…ç½®
å¢åŠ targeté…ç½®æ–‡ä»¶ï¼šæ¯”å¦‚åœ¨è·¯å¾„`C:\Users\Orionxer\.eide\tools\openocd_7a1adfbec_mingw32\share\openocd\scripts\target`ä¸­ï¼Œæ–°å¢**hc32f46x.cfg**æ–‡ä»¶ï¼Œ**å®Œæ•´å¤åˆ¶ä»¥ä¸‹å†…å®¹å¹¶ä¿å­˜**ã€‚æ–‡ä»¶å†…å®¹æ¥æºäºç¾½åå¤§ä½¬[^5]ï¼Œæ„Ÿè°¢ğŸ‰
{% fold info@hc32f460x.cfg%}
```cfg
source [find target/swj-dp.tcl]
source [find mem_helper.tcl]

# è®¾ç½®åŸºæœ¬ç¯å¢ƒ
if { [info exists CHIPNAME] } {
   set _CHIPNAME $CHIPNAME
} else {
   set _CHIPNAME HC32F460
}

if { [info exists ENDIAN] } {
   set _ENDIAN $ENDIAN
} else {
   set _ENDIAN little
}

if { [info exists WORKAREASIZE] } {
   set _WORKAREASIZE $WORKAREASIZE
} else {
   set _WORKAREASIZE 0x1000
}

if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
   # set _CPUTAPID 0x2ba01477
   # set _CPUTAPID 0x4ba00477
   set _CPUTAPID 0x2ba01477
}

swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap

$_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

# è®¾ç½®flashå
set _FLASHNAME $_CHIPNAME.bank1
# flash bank $_FLASHNAME stm32f1x 0x08000000 0 0 0 $_TARGETNAME

proc test-test { } {
    echo 12345
}

adapter srst delay 100

reset_config srst_nogate

if {![using_hla]} {
    # if srst is not fitted use SYSRESETREQ to
    # perform a soft reset
    debug_level 2
    cortex_m reset_config sysresetreq
    # cortex_m reset_config vectreset
}

$_TARGETNAME configure -event examine-end {
	# DBGMCU_CR |= DBG_WWDG_STOP | DBG_IWDG_STOP |
	#              DBG_STANDBY | DBG_STOP | DBG_SLEEP
   # echo 2222222
	# mmw 0xE0042004 0x00000307 0
}

$_TARGETNAME configure -event trace-config {
	# Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
	# change this value accordingly to configure trace pins
	# assignment
   # echo 333333
	# mmw 0xE0042004 0x00000020 0
}

# mcuä¸æ”¯æŒè½¯æ–­ç‚¹. è¿™æ—¶éœ€è¦openocdå¯åŠ¨æ—¶è®¾ç½®
#     è½¯æ–­ç‚¹è½¬ä¸ºç¡¬ä»¶æ–­ç‚¹, å®é™…å‚æ•°æœ‰ hard|soft|disable
#     è¯¦ç»†å¯ä»¥æ‰¾ç›¸å…³æ–‡æ¡£ Server-Configuration.html#gdbbreakpointoverride
gdb_breakpoint_override hard
```
{% endfold %}

![æ–°å¢ç›®æ ‡é…ç½®](add_cfg.png)

#### 3.3.3 ç”Ÿæˆè°ƒè¯•é…ç½®
{% note warning %}
å¯åŠ¨è°ƒè¯•å‰è‡ªè¡Œç¡®ä¿Cortex Debugé…ç½®æ­£ç¡®ã€‚
{% endnote %}
- EIDEä¸­**å³é”®ç‚¹å‡»**é¡¹ç›®ï¼Œé€‰æ‹©**Generate Debugger Configuration**ï¼Œé€‰æ‹©**OpenOCD**ï¼Œ
- **Interface**é€‰æ‹©**cmsis-dap-v1**
- **Target**é€‰æ‹©**hc32f46x**
- ä¸€èˆ¬é»˜è®¤å‚æ•°ä¸éœ€è¦ä¿®æ”¹ï¼Œç‚¹å‡»**Create**
- **F5**å¯åŠ¨è°ƒè¯•ï¼Œè°ƒè¯•å¯åŠ¨è¾ƒæ…¢ï¼Œå¤§æ¦‚è€—æ—¶10-20ç§’ä¸ç­‰ã€‚å¦‚æœå·²ç»å­˜åœ¨JLinkç­‰å…¶ä»–è°ƒè¯•é…ç½®ï¼Œå¯ä»¥å…ˆæ³¨é‡Šä»¥é¿å…æ— æ³•å¯åŠ¨è°ƒè¯•ã€‚

![ç”ŸæˆOpenOCDè°ƒè¯•é…ç½®](generate_openocd_cfg.png)

![OpenOCDå¯åŠ¨è°ƒè¯•](openocd_debug.png)

#### 3.3.4 ä¼˜åŒ–è°ƒè¯•é€Ÿåº¦
æˆåŠŸè¿›å…¥è°ƒè¯•åï¼Œæ ¹æ®gdbserverçš„logæ˜¾ç¤ºï¼Œå…¶é€Ÿåº¦é»˜è®¤åœ¨100KHzï¼›æ‰¾åˆ°å¹¶ä¿®æ”¹**cmsis-dap-v1.cfg**æ–‡ä»¶ï¼šæŒ‡å®šé€Ÿåº¦ä¸º8000KHzï¼Œå³8MHzï¼Œèƒ½å¤Ÿæ˜¾è‘—æå‡è¿›å…¥è°ƒè¯•çš„é€Ÿåº¦ï¼Œå®æµ‹å¯åŠ¨è°ƒè¯•è€—æ—¶çº¦**4ç§’**(ä¸Keilçš„é€Ÿåº¦ä¸€è‡´)ï¼Œè°ƒè¯•è¿‡ç¨‹ä¸­æ²¡æœ‰å»¶æ—¶ã€‚å®Œæ•´é…ç½®ä¸è·¯å¾„å¦‚ä¸‹ï¼š
{% fold info@cmsis-dap-v1.cfg%}
```cfg
#
# CMSIS-DAP V1 (CMSIS-DAP Compliant Debugger)
#
adapter driver cmsis-dap
transport select swd
adapter speed 8000
cmsis_dap_backend hid
```
{% endfold %}

![cmsis-dap-v1.cfgè·¯å¾„](cmsis-dap-path.png)

![ä¼˜åŒ–è°ƒè¯•é€Ÿåº¦](openocd_boost.gif)

![è°ƒè¯•æ•ˆæœ](debug_demo.png)

å…³äºæ›´å¤šFreeRTOSè°ƒè¯•åˆ†æå¯ä»¥å‚è€ƒSTM32-FreeRTOSç§»æ¤ä¸è°ƒè¯•[^7]çš„**ç¬¬3ç‚¹-è°ƒè¯•FreeRTOS**å’Œ**ç¬¬4ç‚¹-ç›‘æ§åˆ†æ**

{% note warning %}
ä¸é€‰ç”¨PyOCDè¿›è¡Œè°ƒè¯•æ˜¯å› ä¸ºå®æµ‹è°ƒè¯•é€Ÿåº¦ç‰¹åˆ«æ…¢ï¼Œä¸”é‡å¯èŠ¯ç‰‡çš„æ—¶å€™æ— æ³•å†æ¬¡åœåœ¨mainå‡½æ•°ã€‚
{% endnote %}

## 4.å‚è€ƒ

[^1]: [Windowsæ­å»ºSTM32å¼€å‘ç¯å¢ƒ-è¿›é˜¶ç¯‡](https://blog.gogo.uno/2024/02/13/vscode-stm32-develop-pro/)
[^2]: [cortex-debug ç”¨æ³•](https://discuss.em-ide.com/blog/67-cortex-debug)
[^3]: [Embedded IDEå®˜æ–¹æ–‡æ¡£](https://em-ide.com/zh-cn/docs/intro/)
[^4]: [Linuxæ­å»ºCå¼€å‘ç¯å¢ƒ](https://blog.gogo.uno/2024/02/04/vscode-develop-c/)
[^5]: [Python3.12æ— æ³•å®‰è£…pyOCD](https://www.ezurio.com/support/faqs/i-am-having-problems-installing-pyocd-for-python)
[^6]: [ç¾½å/aHC32F460_SDK](https://gitee.com/uyami/a-hc32-f460_-sdk)
[^7]: [STM32-FreeRTOSç§»æ¤ä¸è°ƒè¯•](https://blog.gogo.uno/2024/03/23/stm32-freertos/)