Source Block: hdl/library/util_dacfifo/util_dacfifo.v@101:111@HdlIdDef
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;
  wire    [(DATA_WIDTH-1):0]          dac_data_s;

  // write interface

  always @(posedge dma_clk) begin
    if(dma_rst == 1'b1) begin

Diff Content:
+ 106   wire    [(ADDRESS_WIDTH):0]         dma_addr_diff_s;
+ 106   wire    [(ADDRESS_WIDTH):0]         dac_addr_diff_s;
+ 106   function [9:0] b2g;
+ 106     input [9:0] b;
+ 106     reg   [9:0] g;
+ 106     begin
+ 106       g[9] = b[9];
+ 106       g[8] = b[9] ^ b[8];
+ 106       g[7] = b[8] ^ b[7];
+ 106       g[6] = b[7] ^ b[6];
+ 106       g[5] = b[6] ^ b[5];
+ 106       g[4] = b[5] ^ b[4];
+ 106       g[3] = b[4] ^ b[3];
+ 106       g[2] = b[3] ^ b[2];
+ 106       g[1] = b[2] ^ b[1];
+ 106       g[0] = b[1] ^ b[0];
+ 106       b2g = g;
+ 106     end
+ 106   endfunction
+ 106   function [9:0] g2b;
+ 106     input [9:0] g;
+ 106     reg   [9:0] b;
+ 106     begin
+ 106       b[9] = g[9];
+ 106       b[8] = b[9] ^ g[8];
+ 106       b[7] = b[8] ^ g[7];
+ 106       b[6] = b[7] ^ g[6];
+ 106       b[5] = b[6] ^ g[5];
+ 106       b[4] = b[5] ^ g[4];
+ 106       b[3] = b[4] ^ g[3];
+ 106       b[2] = b[3] ^ g[2];
+ 106       b[1] = b[2] ^ g[1];
+ 106       b[0] = b[1] ^ g[0];
+ 106       g2b = b;
+ 106     end
+ 106   endfunction

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@100:110
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;
  wire    [(DATA_WIDTH-1):0]          dac_data_s;

  // write interface

  always @(posedge dma_clk) begin

