- status: 0 - openlane design prep
  runtime_s: 6.22
  runtime_ts: 0h0m6s217ms
- status: 1 - synthesis - yosys
  runtime_s: 3.17
  runtime_ts: 0h0m3s168ms
- status: 2 - sta - openroad
  runtime_s: 1.42
  runtime_ts: 0h0m1s423ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 2.18
  runtime_ts: 0h0m2s177ms
- status: 4 - ioplace - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s611ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s619ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.38
  runtime_ts: 0h0m1s379ms
- status: 7 - global placement - openroad
  runtime_s: 2.7
  runtime_ts: 0h0m2s701ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 1.84
  runtime_ts: 0h0m1s843ms
- status: 9 - write verilog - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s617ms
- status: 10 - remove buffers from ports - openlane
  runtime_s: 0.86
  runtime_ts: 0h0m0s858ms
- status: 11 - detailed placement - openroad
  runtime_s: 0.75
  runtime_ts: 0h0m0s746ms
- status: 12 - cts
  runtime_s: 106.5
  runtime_ts: 0h1m46s503ms
- status: 13 - write verilog - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s625ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.78
  runtime_ts: 0h0m1s777ms
- status: 15 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s612ms
- status: 16 - detailed placement - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s730ms
- status: 17 - global routing - openroad
  runtime_s: 1.94
  runtime_ts: 0h0m1s938ms
- status: 18 - fill insertion - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s805ms
- status: 19 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s610ms
- status: 20 - detailed_routing - openroad
  runtime_s: 20.93
  runtime_ts: 0h0m20s934ms
- status: 21 - write verilog - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s564ms
