/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [9:0] _10_;
  wire [20:0] _11_;
  wire [13:0] _12_;
  reg [3:0] _13_;
  wire [11:0] _14_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [19:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [27:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [20:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [13:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [2:0] celloutsig_0_63z;
  wire [10:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_68z;
  wire [8:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_73z;
  wire celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_84z;
  wire [9:0] celloutsig_0_85z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_29z;
  assign celloutsig_0_47z = celloutsig_0_38z ? celloutsig_0_19z : _00_;
  assign celloutsig_0_17z = celloutsig_0_11z[3] ? celloutsig_0_6z[0] : celloutsig_0_15z;
  assign celloutsig_0_36z = ~(celloutsig_0_6z[1] & celloutsig_0_19z);
  assign celloutsig_0_40z = ~(celloutsig_0_2z & celloutsig_0_12z);
  assign celloutsig_0_43z = ~(celloutsig_0_7z & celloutsig_0_9z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z & in_data[174]);
  assign celloutsig_1_15z = ~(celloutsig_1_0z[1] & celloutsig_1_13z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z | celloutsig_1_0z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_0z[1] | celloutsig_0_2z) & (celloutsig_0_13z[12] | celloutsig_0_23z));
  assign celloutsig_0_52z = ~((celloutsig_0_47z | celloutsig_0_31z) & (celloutsig_0_43z | celloutsig_0_18z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z | _06_) & (celloutsig_0_3z | in_data[81]));
  assign celloutsig_0_22z = ~((celloutsig_0_17z | celloutsig_0_14z[8]) & (celloutsig_0_19z | celloutsig_0_12z));
  assign celloutsig_0_23z = ~((celloutsig_0_20z[4] | celloutsig_0_21z) & (celloutsig_0_22z | celloutsig_0_13z[3]));
  assign celloutsig_0_34z = celloutsig_0_21z | ~(celloutsig_0_18z);
  assign celloutsig_0_38z = _07_ | ~(celloutsig_0_25z);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[9]);
  assign celloutsig_0_49z = celloutsig_0_15z | ~(celloutsig_0_31z);
  assign celloutsig_0_50z = celloutsig_0_41z[22] | ~(celloutsig_0_30z[1]);
  assign celloutsig_0_60z = celloutsig_0_15z | ~(celloutsig_0_2z);
  assign celloutsig_0_7z = in_data[71] | ~(celloutsig_0_0z[3]);
  assign celloutsig_1_1z = in_data[147] | ~(celloutsig_1_0z[2]);
  assign celloutsig_0_2z = celloutsig_0_0z[5] | ~(in_data[80]);
  assign celloutsig_0_25z = in_data[87] | ~(celloutsig_0_13z[8]);
  reg [9:0] _40_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _40_ <= 10'h000;
    else _40_ <= { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_16z, _04_, _07_, _01_ };
  assign { _10_[9:1], _03_ } = _40_;
  reg [20:0] _41_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _41_ <= 21'h000000;
    else _41_ <= { celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_4z, _10_[9:1], _03_ };
  assign { _11_[20:4], _00_, _11_[2:0] } = _41_;
  reg [13:0] _42_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _42_ <= 14'h0000;
    else _42_ <= { celloutsig_0_3z, celloutsig_0_1z };
  assign { _12_[13], _08_, _12_[11:9], _05_, _12_[7:1], _06_ } = _42_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_44z[1:0], celloutsig_0_3z, celloutsig_0_24z };
  reg [11:0] _44_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _44_ <= 12'h000;
    else _44_ <= { celloutsig_1_0z[5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign { _02_, _14_[10:3], _09_, _14_[1:0] } = _44_;
  reg [2:0] _45_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _45_ <= 3'h0;
    else _45_ <= celloutsig_0_0z[4:2];
  assign { _04_, _07_, _01_ } = _45_;
  assign celloutsig_0_41z = { celloutsig_0_20z[2:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_0z } & { in_data[28:18], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_68z = { celloutsig_0_67z[7:0], celloutsig_0_43z } & { celloutsig_0_15z, celloutsig_0_44z };
  assign celloutsig_0_26z = { _12_[3:1], _06_, celloutsig_0_16z } & { celloutsig_0_8z[12:9], celloutsig_0_19z };
  assign celloutsig_0_56z = { celloutsig_0_1z[12:3], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_53z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_30z } >= { celloutsig_0_49z, celloutsig_0_50z, celloutsig_0_17z, celloutsig_0_54z, celloutsig_0_50z };
  assign celloutsig_0_78z = { celloutsig_0_73z[14:12], celloutsig_0_20z, celloutsig_0_47z } >= { celloutsig_0_52z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_58z, celloutsig_0_58z, celloutsig_0_21z };
  assign celloutsig_0_12z = celloutsig_0_8z[10:0] >= { in_data[85:76], celloutsig_0_7z };
  assign celloutsig_0_61z = { _11_[17:5], celloutsig_0_38z, celloutsig_0_0z, celloutsig_0_34z } || { celloutsig_0_46z[2], celloutsig_0_48z, celloutsig_0_31z, celloutsig_0_52z, celloutsig_0_56z, celloutsig_0_16z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z } || celloutsig_1_0z[5:3];
  assign celloutsig_0_0z = in_data[72:62] | in_data[57:47];
  assign celloutsig_0_46z = in_data[57:53] | { celloutsig_0_6z[5:4], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_67z = { celloutsig_0_0z[9:0], celloutsig_0_2z } | celloutsig_0_39z[14:4];
  assign celloutsig_1_0z = in_data[186:180] | in_data[149:143];
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } | _14_[10:8];
  assign celloutsig_0_11z = { celloutsig_0_6z[6:4], celloutsig_0_3z, celloutsig_0_3z } | { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[81:69] | in_data[32:20];
  assign celloutsig_1_19z = & { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_19z = & { celloutsig_0_14z[10:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_21z = & { celloutsig_0_20z, celloutsig_0_10z, in_data[55:50] };
  assign celloutsig_0_24z = & { _05_, _08_, _12_[13], _12_[11:9], _12_[7:4] };
  assign celloutsig_0_42z = | { _12_[11:9], _05_, _12_[7:1] };
  assign celloutsig_1_2z = | in_data[174:171];
  assign celloutsig_1_4z = | celloutsig_1_0z[4:0];
  assign celloutsig_0_53z = | celloutsig_0_41z[14:2];
  assign celloutsig_0_57z = | { celloutsig_0_48z[6:1], celloutsig_0_8z[12:8], celloutsig_0_4z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, in_data[113:112] };
  assign celloutsig_0_9z = | celloutsig_0_8z[15:9];
  assign celloutsig_1_16z = | in_data[159:147];
  assign celloutsig_0_30z = { celloutsig_0_8z[6], celloutsig_0_17z, celloutsig_0_23z } >> { _04_, _07_, _01_ };
  assign celloutsig_0_39z = celloutsig_0_8z >> { celloutsig_0_0z[10:1], celloutsig_0_38z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_44z = celloutsig_0_0z[9:2] >> celloutsig_0_41z[11:4];
  assign celloutsig_0_48z = celloutsig_0_41z[25:5] >> { celloutsig_0_35z[9:6], _04_, _07_, _01_, celloutsig_0_6z, celloutsig_0_26z };
  assign celloutsig_0_63z = { celloutsig_0_0z[2], celloutsig_0_25z, celloutsig_0_60z } >> { celloutsig_0_44z[4], celloutsig_0_23z, celloutsig_0_42z };
  assign celloutsig_0_6z = { celloutsig_0_1z[6:0], celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_0z[10:2];
  assign celloutsig_0_73z = { celloutsig_0_39z[18:0], celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_63z, celloutsig_0_22z } >> { celloutsig_0_0z, _13_, celloutsig_0_50z, celloutsig_0_68z };
  assign celloutsig_0_8z = { in_data[56:48], celloutsig_0_0z } >> in_data[73:54];
  assign celloutsig_0_84z = { celloutsig_0_67z[6:0], celloutsig_0_61z } >> { celloutsig_0_39z[6:3], celloutsig_0_42z, celloutsig_0_43z, celloutsig_0_29z, celloutsig_0_78z };
  assign celloutsig_0_85z = { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_57z, celloutsig_0_3z, celloutsig_0_20z } >> { celloutsig_0_35z[11:4], celloutsig_0_36z, celloutsig_0_75z };
  assign celloutsig_0_13z = { celloutsig_0_8z[9:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_12z } >> { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_8z[19:1], celloutsig_0_11z } >> { celloutsig_0_9z, celloutsig_0_6z, _12_[13], _08_, _12_[11:9], _05_, _12_[7:1], _06_ };
  assign celloutsig_0_20z = { celloutsig_0_8z[7:3], celloutsig_0_17z } >> { celloutsig_0_11z[1], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_8z[7], celloutsig_0_34z, _10_[9:1], _03_ } ^ { _04_, _07_, _01_, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_16z };
  assign celloutsig_0_54z = { _10_[7:1], _03_, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_30z } ^ { _11_[15:4], _00_, celloutsig_0_36z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[4] & celloutsig_0_0z[8]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_0_29z = ~((celloutsig_0_14z[21] & celloutsig_0_17z) | (_01_ & celloutsig_0_15z));
  assign celloutsig_0_58z = ~((celloutsig_0_52z & celloutsig_0_0z[4]) | (in_data[89] & celloutsig_0_1z[1]));
  assign celloutsig_0_75z = ~((celloutsig_0_8z[12] & celloutsig_0_52z) | (celloutsig_0_67z[2] & celloutsig_0_42z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[6] & in_data[54]) | (celloutsig_0_1z[8] & celloutsig_0_1z[3]));
  assign celloutsig_1_14z = ~((celloutsig_1_6z & celloutsig_1_4z) | (celloutsig_1_4z & celloutsig_1_3z));
  assign celloutsig_0_16z = ~((_12_[7] & celloutsig_0_14z[0]) | (celloutsig_0_6z[6] & celloutsig_0_1z[4]));
  assign celloutsig_0_18z = ~((celloutsig_0_2z & celloutsig_0_3z) | (celloutsig_0_1z[12] & celloutsig_0_14z[8]));
  assign _10_[0] = _03_;
  assign _11_[3] = _00_;
  assign { _12_[12], _12_[8], _12_[0] } = { _08_, _05_, _06_ };
  assign { _14_[11], _14_[2] } = { _02_, _09_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
