#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Aug 12 09:34:01 2024
# Process ID: 12148
# Current directory: F:/Users/wen02/Documents/GitHub/zynq_dma_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35144 F:\Users\wen02\Documents\GitHub\zynq_dma_test\zynq_dma_test.xpr
# Log file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/vivado.log
# Journal file: F:/Users/wen02/Documents/GitHub/zynq_dma_test\vivado.jou
# Running On: DESKTOP-Q5FQ0UQ, OS: Windows, CPU Frequency: 4700 MHz, CPU Physical cores: 24, Host memory: 33454 MB
#-----------------------------------------------------------
start_gui
open_project F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_combiner:1.1 axis_combiner_0
endgroup
save_bd_design
ipx::edit_ip_in_project -upgrade true -name AXITDC_v2bm_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_v2bm_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project zynq_dma_test
current_project AXITDC_v2bm_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v w ]
add_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name timestamp_short_fifo -dir f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src
set_property -dict [list \
  CONFIG.Almost_Full_Flag {false} \
  CONFIG.Enable_Safety_Circuit {false} \
  CONFIG.Full_Threshold_Assert_Value {28} \
  CONFIG.Input_Data_Width {64} \
  CONFIG.Input_Depth {32} \
  CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} \
  CONFIG.Reset_Type {Asynchronous_Reset} \
] [get_ips timestamp_short_fifo]
generate_target {instantiation_template} [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
catch { config_ip_cache -export [get_ips -all timestamp_short_fifo] }
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_v2bm_project/AXITDC_v2bm_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd w ]
add_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property name AXITDC_bm [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 3.0 [ipx::current_core]
set_property version 3.1 [ipx::current_core]
set_property display_name AXITDC_v3.1 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property description {AXI&fifo-interfaced tapped delay line time-to-digital converter} [ipx::current_core]
set_property vendor_display_name {Michel Adamic, UL FE, xincheng} [ipx::current_core]
set_property company_url {} [ipx::current_core]
set_property vendor {} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property vendor ustc [ipx::current_core]
ipx::add_user_parameter COARSE_WIDTH [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters COARSE_WIDTH -of_objects [ipx::current_core]]
ipgui::add_param -name {COARSE_WIDTH} -component [ipx::current_core]
set_property display_name {Coarse Width} [ipgui::get_guiparamspec -name "COARSE_WIDTH" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "COARSE_WIDTH" -component [ipx::current_core] ]
set_property value 56 [ipx::get_user_parameters COARSE_WIDTH -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_user_parameters COARSE_WIDTH -of_objects [ipx::current_core]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::add_bus_interface DataOut [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:fifo_read_rtl:1.0 [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:fifo_read:1.0 [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property display_name DataOut [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property description {with fifo} [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
ipx::add_port_map ALMOST_EMPTY [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property physical_name fifo_prog_full [ipx::get_port_maps ALMOST_EMPTY -of_objects [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]]
ipx::add_port_map RD_DATA [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property physical_name data [ipx::get_port_maps RD_DATA -of_objects [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]]
ipx::add_port_map RD_EN [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property physical_name rd_en [ipx::get_port_maps RD_EN -of_objects [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]]
ipx::add_port_map EMPTY [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
set_property physical_name fifo_empty [ipx::get_port_maps EMPTY -of_objects [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]]
ipx::remove_port_map ALMOST_EMPTY [ipx::get_bus_interfaces DataOut -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property is_include true [ipx::get_files src/blk_mem_gen_0/blk_mem_gen_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files sim/controlTb.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/controlTb.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/AXITDC_v2_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files sim/controlTb.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/controlTb.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/AXITDC_v2_0.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
reset_simulation -simset sim_1 -mode behavioral
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property is_include false [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property is_include false [ipx::get_files src/blk_mem_gen_0/blk_mem_gen_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::update_ip_instances -delete_project true
current_bd_design [get_bd_designs TDCsystem]
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_1_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_1_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::remove_file_group xilinx_anylanguagebehavioralsimulation [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC
create_bd_cell -type ip -vlnv ustc:user:AXITDC_bm:3.1 AXITDC_bm_0
delete_bd_objs [get_bd_cells axis_combiner_0]
delete_bd_objs [get_bd_nets hit0_1] [get_bd_nets AXITDC_0_trigger_out] [get_bd_nets AXITDC_2_trigger_out] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells AXITDC_2]
connect_bd_intf_net [get_bd_intf_pins AXITDC_bm_0/S_AXI_0_Lite] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
save_bd_design
connect_bd_net [get_bd_ports hit0] [get_bd_pins AXITDC_bm_0/hit]
connect_bd_net [get_bd_pins AXITDC_bm_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXITDC_bm_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXITDC_bm_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
update_module_reference TDCsystem_native2axis_0_0
update_module_reference TDCsystem_native2axis_0_0
connect_bd_net [get_bd_pins AXITDC_bm_0/data] [get_bd_pins native2axis_0/fifo_rd_data_0]
connect_bd_net [get_bd_pins AXITDC_bm_0/rd_en] [get_bd_pins native2axis_0/fifo_rd_en_0]
connect_bd_net [get_bd_pins AXITDC_bm_0/fifo_empty] [get_bd_pins native2axis_0/fifo_empty_0]
connect_bd_net [get_bd_pins AXITDC_bm_0/fifo_prog_full] [get_bd_pins native2axis_0/fifo_prog_full_0]
delete_bd_objs [get_bd_nets hit1_1] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells AXITDC_0]
copy_bd_objs /  [get_bd_cells {AXITDC_bm_0}]
connect_bd_intf_net [get_bd_intf_pins AXITDC_bm_1/S_AXI_0_Lite] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
startgroup
set_property CONFIG.NUM_MI {3} [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
save_bd_design
connect_bd_net [get_bd_pins AXITDC_bm_1/data] [get_bd_pins native2axis_0/fifo_rd_data_1]
connect_bd_net [get_bd_pins AXITDC_bm_1/rd_en] [get_bd_pins native2axis_0/fifo_rd_en_1]
connect_bd_net [get_bd_pins AXITDC_bm_1/fifo_empty] [get_bd_pins native2axis_0/fifo_empty_1]
connect_bd_net [get_bd_pins AXITDC_bm_1/fifo_prog_full] [get_bd_pins native2axis_0/fifo_prog_full_1]
save_bd_design
connect_bd_net [get_bd_pins AXITDC_bm_1/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins AXITDC_bm_1/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins AXITDC_bm_1/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_ports hit0] [get_bd_pins AXITDC_bm_1/hit]
save_bd_design
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_1_dout] [get_bd_nets native2axis_0_fifo_rd_en] [get_bd_nets fifo_generator_0_dout] [get_bd_nets fifo_generator_0_empty] [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_2]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
disconnect_bd_net /hit0_1 [get_bd_pins AXITDC_bm_1/hit]
set_property location {-25 345} [get_bd_ports hit1]
startgroup
connect_bd_net [get_bd_ports hit1] [get_bd_pins AXITDC_bm_1/hit]
endgroup
startgroup
set_property CONFIG.FIFO_DEPTH {8192} [get_bd_cells axis_data_fifo_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_bd_design [get_bd_designs TDCsystem]
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
close_bd_design [get_bd_designs TDCsystem]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
make_wrapper -files [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -top
make_wrapper -files [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -top
close_design
open_run impl_1
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
reset_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
export_ip_user_files -of_objects  [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -sync -no_script -force -quiet
generate_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
export_ip_user_files -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files -ipstatic_source_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/modelsim} {questa=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/questa} {riviera=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/riviera} {activehdl=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
refresh_design
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_1_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_1_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::unload_core f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
ipx::open_ipxact_file f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v] -no_script -reset -force -quiet
remove_files  f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/TDCchannel2.vhd] -no_script -reset -force -quiet
remove_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/TDCchannel2.vhd
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
set_property is_include true [ipx::get_files src/blk_mem_gen_0/blk_mem_gen_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/blk_mem_gen_0/blk_mem_gen_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipgui::add_param -name {COARSE_WIDTH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC
close_project
close_design
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
regenerate_bd_layout
report_ip_status -name ip_status 
open_run impl_1
report_io -name io_1
report_ip_status -name ip_status 
report_methodology -name ultrafast_methodology_1
update_ip_catalog -rebuild
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TDCsystem_AXITDC_bm_0_0 TDCsystem_AXITDC_bm_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {TDCsystem_AXITDC_bm_0_0 TDCsystem_AXITDC_bm_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
export_ip_user_files -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files -ipstatic_source_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/modelsim} {questa=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/questa} {riviera=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/riviera} {activehdl=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
synth_design -top TDCsystem_wrapper -part xc7z010clg400-1 -lint 
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run synth_1 -name synth_1
startgroup
route_design -physical_nets
select_objects [get_nets { <const0> }]
endgroup
close_design
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_1_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_1_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
set_property version 3.2 [ipx::current_core]
set_property display_name AXITDC_v3.2 [ipx::current_core]
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  {f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/blk_mem_gen_0/blk_mem_gen_0.xci}
set_property is_enabled false [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/TDCchannel2.vhd]
set_property -dict [list \
  CONFIG.Enable_Reset_Synchronization {true} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} \
] [get_ips timestamp_short_fifo]
generate_target all [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_1_project/AXITDC_bm_v3_1_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
set_property is_enabled true [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/TDCchannel2.vhd]
set_property is_enabled false [get_files  f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd]
synth_design -top AXITDC -part xc7z010clg400-1 -lint 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_gpio:2.0 [get_ips  axi_gpio_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips axi_gpio_0] -no_script -sync -force -quiet
generate_target all [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property is_include true [ipx::get_files src/blk_mem_gen_0/blk_mem_gen_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_bram_ctrl_0/axi_bram_ctrl_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files ../../zynq_dma_test/zynq_dma_test.srcs/sources_1/new/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_address_block mem1 [ipx::get_memory_maps s_axi_1 -of_objects [ipx::current_core]]
ipx::remove_memory_map s_axi_1 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {lniv.fe.uni-lj.si:user:AXITDC:2.0 ustc:user:AXITDC_bm:3.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TDCsystem_AXITDC_bm_0_0 TDCsystem_AXITDC_bm_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {TDCsystem_AXITDC_bm_0_0 TDCsystem_AXITDC_bm_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
connect_bd_net [get_bd_pins AXITDC_bm_1/rd_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins AXITDC_bm_0/rd_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
report_ip_status -name ip_status 
close_bd_design [get_bd_designs TDCsystem]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
close_design
startgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_2_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_2_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
current_project zynq_dma_test
update_module_reference TDCsystem_native2axis_0_0
current_project AXITDC_bm_v3_2_project
current_project zynq_dma_test
startgroup
set_property -dict [list \
  CONFIG.HAS_PROG_FULL {1} \
  CONFIG.PROG_FULL_THRESH {20} \
] [get_bd_cells axis_data_fifo_0]
endgroup
current_project AXITDC_bm_v3_2_project
current_project zynq_dma_test
create_bd_port -dir O fifo_LED
startgroup
connect_bd_net [get_bd_ports fifo_LED] [get_bd_pins axis_data_fifo_0/prog_full]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
current_project AXITDC_bm_v3_2_project
current_project zynq_dma_test
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_2_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_2_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
current_project AXITDC_bm_v3_2_project
close_project
ipx::edit_ip_in_project -upgrade true -name AXITDC_bm_v3_2_project -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.tmp/AXITDC_bm_v3_2_project f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/controlTb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/controlTb.vhd
set_property top sim_v3_3 [get_filesets sim_1]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v w ]
add_files -fileset sim_1 F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v
set_property used_in_simulation true [get_files  f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/TDCchannel2.vhd]
set_property FILE_TYPE SystemVerilog [get_files -all F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v]
set_property FILE_TYPE Verilog [get_files -all F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v]
generate_target Simulation [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci]
export_ip_user_files -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/axi_gpio_0/axi_gpio_0.xci] -directory f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/sim_scripts -ip_user_files_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files -ipstatic_source_dir f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/modelsim} {questa=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/questa} {riviera=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/riviera} {activehdl=f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/AXITDC_bm_v3_2_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_runs synth_1 -jobs 8
wait_on_run synth_1
add_files -norecurse -scan_for_includes -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/AXITDC_v3/src/MyPkg.vhd
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/AXITDC_v3/src/MyPkg.vhd
set_property source_mgmt_mode All [current_project]
launch_simulation
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/MyPkg.vhd
launch_simulation
reorder_files -front f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/MyPkg.vhd
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/MyPkg.vhd]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/timestamp_short_fifo/timestamp_short_fifo.xci]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/delayLine.vhd]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/encoder.vhd]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/counter.vhd]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/risingEdgeDetector.vhd]
set_property USED_IN_SIMULATION 1 [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/adderTreeLegacy.vhd]
launch_simulation
set_property source_mgmt_mode All [current_project]
add_files -norecurse -scan_for_includes -copy_to f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src F:/Users/wen02/Documents/GitHub/AXITDC_v3/src/control2.vhd
set_property LIBRARY xil_defaultlib [get_files -all f:/Users/wen02/Documents/GitHub/zynq_tdc_v3/AXITDC/src/control2.v]
launch_simulation
source sim_v3_3.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
launch_simulation
source sim_v3_3.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
close_sim
launch_simulation
source sim_v3_3.tcl
run 5000 ns
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
launch_simulation
source sim_v3_3.tcl
run 500 us
close_sim
launch_simulation
source sim_v3_3.tcl
run 500 us
restart
run 500 us
restart
run 500 us
restart
run 500 us
restart
run 50 us
restart
restart
run 50 us
run 50 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
close_design
launch_simulation
ipx::merge_project_changes files [ipx::current_core]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::add_file src/sim_v3_3.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sim_v3_3.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files src/sim_v3_3.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property IS_GLOBAL_INCLUDE 1 [get_files -all F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v]
ipx::reorder_files -before src/control2.v src/sim_v3_3.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property is_include true [ipx::get_files src/axi_gpio_0/axi_gpio_0.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sync.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/timestamp_short_fifo/timestamp_short_fifo.xci -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/AXITDC.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/sim_v3_3.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/control2.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/MyPkg.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/risingEdgeDetector.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/delayLine.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/adderTreeLegacy.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/encoder.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/counter.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/TDCchannel2.vhd -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property language mixed [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property model_name simv3_3 [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property IS_GLOBAL_INCLUDE 0 [get_files -all F:/Users/wen02/Documents/GitHub/AXITDC_v3/sim/sim_v3_3.v]
launch_simulation
source sim_v3_3.tcl
restart
run 50 us
close_sim
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
close [ open f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/DelayLine_tb.vhd w ]
add_files -fileset sim_2 f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/DelayLine_tb.vhd
current_fileset -simset [ get_filesets sim_2 ]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top delayLine_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation -simset [get_filesets sim_2 ]
source delayLine_tb.tcl
restart
run 50 us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source delayLine_tb.tcl
restart
run 50 us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source delayLine_tb.tcl
restart
run 50 us
close_sim
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
source delayLine_tb.tcl
restart
run 5 us
save_wave_config {f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/delayLine_tb_behav.wcfg}
add_files -fileset sim_2 -norecurse f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/delayLine_tb_behav.wcfg
set_property xsim.view f:/users/wen02/documents/github/zynq_dma_test/zynq_dma_test.tmp/axitdc_bm_v3_2_project/delayLine_tb_behav.wcfg [get_filesets sim_2]
