<?xml version="1.0" encoding="UTF-8"?>
<module id="DDR2 Memory Controller" HW_revision="" XML_version="1" description="">
     <register id="MIDR" acronym="MIDR" offset="0x0" width="32" description="Module ID and Revision Register ">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="MOD_ID" width="14" begin="29" end="16" resetval="49" description="Module ID bits" range="" rwaccess="R"></bitfield>
<bitfield id="MJ_REV" width="8" begin="15" end="8" resetval="3" description="Major revision." range="" rwaccess="R"></bitfield>
<bitfield id="MN_REV" width="8" begin="7" end="0" resetval="15" description="Minor revision." range="" rwaccess="R"></bitfield>
</register>
     <register id="DMCSTAT" acronym="DMCSTAT" offset="0x4" width="32" description="DDR2 Memory Controller Status Register">
<bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big endian bit." range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_2" width="1" begin="30" end="30" resetval="1" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_3" width="27" begin="29" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IFRDY" width="1" begin="2" end="2" resetval="0" description="DDR2 memory controller interface logic ready bit." range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_5" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
</register>
     <register id="SDCFG" acronym="SDCFG" offset="0x8" width="32" description="SDRAM Configuration Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="BOOT_UNLOCK" width="1" begin="23" end="23" resetval="0" description="Boot unlock bit." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_3" width="4" begin="22" end="19" resetval="10" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="DDR_DRIVE" width="1" begin="18" end="18" resetval="0" description="DDR2 SDRAM drive strength." range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_5" width="2" begin="17" end="16" resetval="3" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="TIMUNLOCK" width="1" begin="15" end="15" resetval="0" description="Timing unlock bit." range="" rwaccess="RW"></bitfield>
<bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="DDR2 data bus width." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_8" width="2" begin="13" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="CL" width="3" begin="11" end="9" resetval="5" description="CAS latency." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_10" width="2" begin="8" end="7" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="IBANK" width="3" begin="6" end="4" resetval="2" description="Internal SDRAM bank setup bits." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_12" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page size bits." range="" rwaccess="RW"></bitfield>
</register>
     <register id="SDRFC" acronym="SDRFC" offset="0xC" width="32" description="SDRAM Refresh Control Register">
<bitfield id="SR" width="1" begin="31" end="31" resetval="0" description="Self-refresh bit" range="" rwaccess="R"></bitfield>
<bitfield id="_RESV_2" width="1" begin="30" end="30" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_3" width="14" begin="29" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="REFRESH_RATE" width="16" begin="15" end="0" resetval="1875" description="Refresh rate bits." range="" rwaccess="RW"></bitfield>
</register>
     <register id="SDTIM1" acronym="SDTIM1" offset="0x10" width="32" description="SDRAM Timing 1 Register">
<bitfield id="T_RFC" width="7" begin="31" end="25" resetval="63" description="These bits specify the minimum number of DDR2CLKOUT cycles from a refresh or load mode command to a refresh or activate command, minus one." range="" rwaccess="RW"></bitfield>
<bitfield id="T_RP" width="3" begin="24" end="22" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cycles from a precharge command to a refresh or activate command, minus one." range="" rwaccess="RW"></bitfield>
<bitfield id="T_RCD" width="3" begin="21" end="19" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cylcles from an activate command to a read or write command, minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="T_WR" width="3" begin="18" end="16" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cylcles from the last write transfer to a precharge command, minus 1" range="" rwaccess="RW"></bitfield>
<bitfield id="T_RAS" width="5" begin="15" end="11" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cylcles from an activate command to a precharge command, minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="T_RC" width="5" begin="10" end="6" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cylcles from an activate command to an activate command,  minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="T_RRD" width="3" begin="5" end="3" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cylcles from an activate command to an activate command in a different bank, minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_8" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="T_WTR" width="2" begin="1" end="0" resetval="3" description="These bits specify the minimum number of DDR2CLKOUT cylcles from the last write transfer to a read command, minus 1." range="" rwaccess="RW"></bitfield>
</register>
     <register id="SDTIM2" acronym="SDTIM2" offset="0x14" width="32" description="SDRAM Timing 2 Register">
<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="T_ODT" width="2" begin="24" end="23" resetval="3" description="These bits specify the minimum number of DDR2CLKOUT cylcles from ODT enable to write data driven for DDR2 SDRAM." range="" rwaccess="RW"></bitfield>
<bitfield id="T_SXNR" width="7" begin="22" end="16" resetval="127" description="These bits specify the minimum number of DDR2CLKOUT cylcles from a self_refresh exit to any other command except a read command, minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="T_SXRD" width="8" begin="15" end="8" resetval="255" description="These bits specify the minimum number of DDR2CLKOUT cylcles from a self_refresh exit to a read command, minus 1." range="" rwaccess="RW"></bitfield>
<bitfield id="T_RTP" width="3" begin="7" end="5" resetval="7" description="These bits specify the minimum number of DDR2CLKOUT cylcles from a last read command to a precharge command." range="" rwaccess="RW"></bitfield>
<bitfield id="T_CKE" width="5" begin="4" end="0" resetval="31" description="These bits specify the minimum number of DDR2CLKOUT cylcles between transitions on the DSDCKE pin, minus 1." range="" rwaccess="RW"></bitfield>
</register>
     <register id="BPRIO" acronym="BPRIO" offset="0x20" width="32" description="Burst Priority Register">
<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRIO_RAISE" width="8" begin="7" end="0" resetval="255" description="Number of memory transfers after which the DDR2 memory controller will elevate the priority of the oldest command in the command FIFO." range="" rwaccess="RW"></bitfield>
</register>
     <register id="DMCCTL" acronym="DMCCTL" offset="0xE4" width="32" description="DDR2 Memory Controller Control Register">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="20480" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_2" width="10" begin="15" end="6" resetval="400" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="IFRESET" width="1" begin="5" end="5" resetval="1" description="DDR2 memory controller interface logic reset" range="" rwaccess="RW"></bitfield>
<bitfield id="_RESV_4" width="1" begin="4" end="4" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="_RESV_5" width="1" begin="3" end="3" resetval="0" description="Reserved " range="" rwaccess="N"></bitfield>
<bitfield id="RL" width="3" begin="2" end="0" resetval="7" description="Read Latency bits." range="" rwaccess="RW"></bitfield>
</register>
</module>
