================================================================================ 
Commit: 7a237b8356ef1ccaca3490fff914b7b31079191d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 08:52:53 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files.
Updated Files.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
AlderLakeOpenBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverSimics.efi
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: db9f0b4d72ce25887bc9bcb292ed5b8e8035266a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:43:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version

Hsd-es-id: NA
Original commit date: Mon May 23 14:54:35 2022 +0530
Change-Id: I1e73e438d909520426582d11d4b5c7f6bf9d289e
Original commit hash: c8ad6e4df93c1c16eb6f8447e42ec23430fa8908

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 59c93687eb7effb0a208dce3c0f0012fc79edd1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:43:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000021 update for ADLS C0

 Updated patch 0x00000021 for ADLS C0

Hsd-es-id: 15011252679
Original commit date: Mon May 23 14:03:08 2022 +0800
Change-Id: If71400097f85fe57d8681d48bb6a593581c68397
Original commit hash: 1adb7ce7a7a9db5a553e390aa833eaee047d803d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fbce070359dd416af15e61cf16173dae5a2e6b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:56 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1054

Hsd-es-id: 16016770562
Original commit date: Mon May 23 11:25:25 2022 +0530
Change-Id: Ib6c3739ee481bc0e8a2f8f8a2e9dbfbf8350dfe4
Original commit hash: 86e3569cafa8122be541e207cb9d0cdf8c7d478c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 34134233f444514216e14427dd418b48f5842050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:53 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1053

Hsd-es-id: 16016351146
Original commit date: Mon Apr 11 16:44:42 2022 +0530
Change-Id: Iedfe1b991a686610f6bc9e0949db4354d01871f7
Original commit hash: 4e522919f66a344d4d8d0bc427706e2b5cf71839

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c0ae8e22f15876c7e69729663b3d876f3933cf69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:49 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1052

Hsd-es-id: 16016283005
Original commit date: Tue Apr 5 12:28:50 2022 +0530
Change-Id: I52e00bcee1ceb24aae26f5bff422c81f0b36fe2a
Original commit hash: 64478245dfb990fae56c848ac8d38235e1560f11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f5d9fc44f3ea0422157331129d63f5ec52b6409f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:45 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1050

Hsd-es-id: 16016119591
Original commit date: Thu Mar 17 21:00:00 2022 +0530
Change-Id: Ia9663a814bc0950b536172e1e224eda046d01b94
Original commit hash: d4d6a06e562d52698472bf622c32b59532e5761c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8d6150d94438cd11458048dd55f0d7c9674318e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:41 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL P/M/N GOP 1049.

Hsd-es-id: 16015997450
Original commit date: Fri Mar 4 17:31:10 2022 +0530
Change-Id: Idea02b0941a3cb6ca1950c78766d15fcd32c047c
Original commit hash: 053a5a2236a670bac25e43aa32773c9a9ce2b8eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 83d0f230e2cdfd3a40a2c572f4d3436b0e4e65ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041f

Hsd-es-id: 16016769312
Original commit date: Mon May 23 10:10:34 2022 +0530
Change-Id: I72c77408662918f90294e575b9a355b74c3bd128
Original commit hash: 9318c16bbdfeb9d0340e78fc7b7505eec33b3f76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9ea4253a36e7fd5e2c23762081762424baf493ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.6

Fri May 20 13:36:19 2022 +0000
Original commit date: Fri May 20 13:36:19 2022 +0000
Original commit hash: cdb9ca41cd500bced281d5b77b8004f2508ebcce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64bf06c0a79c35eaddd50e5b731cd9a0ebd60bc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011248266][ADL-P LPDDR5] CMD/CTL PI Codes are restore before the FSP-OP switch to high frequency
[Feature Description]
For LP5, need to firstly switch to high frequency, and then restore the CMD/CTL PI codes.

[Resolution]
For LP5, switch to high frequency firstly, and then restore the CMD/CTL PI codes.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15011248266
Original commit date: Tue May 10 14:18:35 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 966e3527c6aea8f92ba715e390014089447aa206

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: d6193453798b4422774b6b95f4f40d57b84b93cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.5

Fri May 20 11:48:46 2022 +0000
Original commit date: Fri May 20 11:48:46 2022 +0000
Original commit hash: c3fee754515a2a072b644abcf365898b32eff4ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9ab309f93be0e9e7b8d6399324e9c5578077ea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011245640][ADL-S ADL-SBGA | DDR5] Disable unused CCC Pins

[Feature Description]
Power Savings Feature enabling - Disable unused CCC Buffer Pins for ADL-S and ADL-SBGA DDR5 and DDR4.

[Impacted Area]
ADL-S ADL-SBGA | DDR5 DDR4

[Registers impacted]
Phy

Hsd-es-id: 15011245640
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: Ic75e93c069d03998bd069f96cca85f4cbe4d033b
Original commit hash: bb8650a3c12c19acf8fea250e35febf026a0c9ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1ad14bc2e7a0550744af599c7b05ccfdd238ed2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.4

Fri May 20 10:55:06 2022 +0000
Original commit date: Fri May 20 10:55:06 2022 +0000
Original commit hash: 9e19527785c6edd182c96a9f74836c179bfd4f84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6e2014fe2d738dfb3675b0e56cd6eea9fda9a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Tune RxFifoChDelay DDR5 Gear4 data

[Issues]
RPL-S OverClock hits failure at Gear4 and 6400 freq.

[Resolution]
Sometimes, Early ReadMPR fails, or Early Write 2D fails,
or LCT fails.

Tune RxFifoChDelay DDR5 Gear4 data by decreasing 4 ticks.

Hsd-es-id: 15011227525
Original commit date: Tue May 17 15:59:30 2022 +0800
Change-Id: I0982cdd0919cb0101dd16fda4b5f92cf8c6ca08c
Original commit hash: 1b38d781b8b53d7d99cb5dbaa574abf0cd36076c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c3a1ed2db82ef2bd1d7325524f980a1e354c81b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.3

Fri May 20 05:52:33 2022 +0000
Original commit date: Fri May 20 05:52:33 2022 +0000
Original commit hash: cb6f2a12d403f548afd0a9860cf4f686b839772d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 059e666d66be2f8cf09f2278cfa23fe5be26b47f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011246110][RPL-P][LPDDR5][5200] CTE: TAT fix

[Feature Description]
RD to WR TAT issue on CTE 8 bank mode

[Resolution]
Add CTE wa for TAT

[Impacted Area]
CTE

[Register Impacted]
PHY

Hsd-es-id: 15011246110
Original commit date: Fri May 20 11:07:51 2022 +0800
Change-Id: I336484c64986b44ee2d8bcad3830871fe2425bfa
Original commit hash: cd1d57fe64cd39e9a423676e6ae79931bd37b992

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 4dab7bd724d45555e1ae894eef53b214974df2eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.2

Thu May 19 11:30:11 2022 +0000
Original commit date: Thu May 19 11:30:11 2022 +0000
Original commit hash: bc050b82cd4f6c270301384c5716f840c9e304e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8b307b51666a8739a320cbff4d54fda7e8b4d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.1

Mon May 16 12:46:47 2022 +0000
Original commit date: Mon May 16 12:46:47 2022 +0000
Original commit hash: a3ca0728e134cbf12b440ba04efa581e5c695227

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4905f63096deb7d3d311186e8da0454f8ada3241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:42:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011208665] MRC Tuning - "refresh_abr_release" modification

[Feature Description]
MRC Tuning - "refresh_abr_release" modification

[Resolution]
change field refresh_abr_release from 5 to 6

[Impacted Area]
MC

[Register Impacted]
MC0_CH0_CR_SC_PBR_REG

Hsd-es-id: 15011208665
Original commit date: Thu Apr 7 23:05:29 2022 +0800
Change-Id: I7d39258cc30d1cf1fb191e05252f4907eb8b6470
Original commit hash: 373690f388d03d31e3ebb616c2e395cff6b0b793

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 7d8a9c4a6edeab39c49e155ebb2bc8d36f777452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:59 2022 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD] Update MRC version to 0.0.4.0
[Feature Description]
Update MRC version to 0.0.4.0

[Resolution]
Update MRC version to 0.0.4.0

[Impacted Area]
MRC Version

[Register Impacted]
NA

Hsd-es-id: NA
Original commit date: Mon May 16 02:02:20 2022 +0800
Change-Id: Ia344deda1d9a5b130304ac760e2f4ddcfe62fb5b
Original commit hash: e31293daf095871410287c80242f113bdde6a0ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 269e0a0429477db2360d5d908ee948cfbdd406ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.247

Mon May 16 05:37:32 2022 +0000
Original commit date: Mon May 16 05:37:32 2022 +0000
Original commit hash: 5a9f3579b0a0d3c9167e47f75dc505790878cd60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8aff60f28e4afc68439db0cc4ef85095c57874d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011218393][LPDDR5] ECC clean update for LP5 BG and 16B mode

[Feature Description]
ECC clean update for LP5 BG and 16B mode

[Resolution]
ECC clean update for LP5 BG and 16B mode

[Impacted Area]
LPDDR5 ECC Clean

[Register Impacted]
CPGC

Hsd-es-id: 15011218393
Original commit date: Sun May 15 23:05:24 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: 0f50701f560b85900f308e5fa954d75675b19a69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: 1f88500bcd6a72a5a0d21006eec3f0818be8f660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.246

Mon May 16 05:15:57 2022 +0000
Original commit date: Mon May 16 05:15:57 2022 +0000
Original commit hash: a6bd7a2ac5a538c0f465fb4c4363424928a3df59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8f35413e3cd475bd18e98d241fbdd644f7cc4a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016502309][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Update CccRxVref to avoid boundary scan failures

[Issue Description]
  Boundary scan failures on WCK pins with DRAM.

[Resolution]
  Update CccRxVref to below values based on DDR Type.
    DDR4 - 0x20
    DDR5 - 0x30
    LP4  - 0xB
    LP5  - 0x9

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16016502309
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: I17fd5afbfd5f231f3110480f8bbca42756fac832
Original commit hash: 1a56f9912b600efe926141788d30ec4918ff1177

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 64547ef921669de030ceaa0c6b98da8c9cb9decd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.245

Sat May 14 03:12:16 2022 +0000
Original commit date: Sat May 14 03:12:16 2022 +0000
Original commit hash: cb75156f810646873ec52a87f38122bba0c083e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ac6a3c2abe598174bbadd77791ebb5f9ee03917 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011215156][Lp5|TaT]: Remove TaT WR for CTE

[Feature Description]
Remove TaT WR for CTE

[Resolution]
Remove TaT WR for CTE

[Impacted Area]
CTE

Hsd-es-id: 15011215156
Original commit date: Fri May 13 15:51:14 2022 +0800
Change-Id: Iba8707750fe3647984c94f28f0a5b6916d2f0ed8
Original commit hash: 2ec4e5a8a67c2d266a19f6bd519cf83470f01d86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: bd3816353ffe5b5f75cada6db4f477c79aad1b5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.244

Fri May 13 11:55:08 2022 +0000
Original commit date: Fri May 13 11:55:08 2022 +0000
Original commit hash: 45cf1222504617f6aa0443607d8691b795e311dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71064753f33d9cd476210305913afcbae9b7c455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue

- Part 2: Resolved dynamic speed abnormal issue in Windows task manager

Hsd-es-id: 22015135473
Original commit date: Wed May 18 21:04:52 2022 -0700
Change-Id: I87334664e7b0d8ebf587df12fcf12a8ea64bc2fb
Original commit hash: 5ba65173fe0e286de1073259d474f4a029321b5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 0be262eba552750af991a98f49f2ee06ccea9716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.(F/R:2/2 unit,10/10 times,100%)

- Issue caused by E-Core Nominal performance (P1) greater then Highest performance (P0)
- Correct Nominal performance of E-Core in ACPI _CPC object

Hsd-es-id: 22015103442
Original commit date: Thu May 12 00:40:44 2022 -0700
Change-Id: I63bdbc885041a805cae7d8a6dade87a589355217
Original commit hash: 36eff430e88625dc59c61bc99f21a55d3397693d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 9473b662fcb32133fba85fe5ff9b78b0bce67d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:26 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: DMI GenIO for eSPI CS1 address change

This change fixes invalid bitshifting and masking for GenIO register
programming in DMI for eSPI CS#1 which leads to incorrect decoding of
transactions.

Hsd-es-id: 15011170336
Original commit date: Fri May 13 15:49:05 2022 +0200
Change-Id: Ib5798ba3410cf149cb504d232be510876e974072
Original commit hash: bfddbbdbbdba6302c9446c7dc3923178921a5e50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c

================================================================================ 
Commit: 96fac62f59a89db82c47faaeb350ceb2a0226fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Configurable TDP Boot Mode can't show level2

Hsd-es-id: 15011222904
Original commit date: Mon May 16 18:39:23 2022 +0800
Change-Id: Ifdfe343bb60e22a3a5c17b66c49ad64896fd85e4
Original commit hash: b250742b1e6969b9414e4c09019b0e9d27fef383

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: bbcd3f93ebb64e7119f4d2bcff6836944fcec014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:20 2022 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg /MebxSetup: the malfunction when the load default is executed on MEBx

Add Interactive flag to the related MEBx options and do nothing when F3 is pressed.
Also remove the unused question ids in MebxSetup.h.

Hsd-es-id: 15011199060
Original commit date: Wed May 11 17:50:40 2022 +0800
Change-Id: Icecd7f6ff60f494054070550f9cba1fbbfe637cf
Original commit hash: d7f39d0c768895a3bf38e7552e8ab8260cd10995

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: cb204e0d852042c2838cb1e3266fdfbb7d122280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Setup menu Option "PchPcieForceLtrOverride" no function for external BIOS.

Restricted setup menu Option "PchPcieForceLtrOverride"

Hsd-es-id: 15011137043
Original commit date: Wed Apr 27 17:19:39 2022 +0800
Change-Id: Ib03bacf264d36d2203d6cf684e139c75b0f9eb1b
Original commit hash: bbff3578fff5709ad6cee3911eff08ee69293536

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: a1f0e65bc2319c479833ee7873f26f4490329429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:14 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall test SMRR lock bit in HSTI

Add new lock test for SMRR and SMRR2 in SecureCpuConfiguration

Hsd-es-id: 22014747401
Original commit date: Tue Mar 22 11:55:27 2022 +0100
Change-Id: If2c5f07c98ce5dfd429a46fddaf286a4402cd3f7
Original commit hash: 43e39cc6f80d3adb25ba82021c3dc36e5aaba6a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 3aef2e42b44abdd974f97d2f65303beb39b2754f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update Bios ID to 3212 and FSP Version

Hsd-es-id: N/A
Original commit date: Tue May 17 10:07:02 2022 +0530
Change-Id: I69a88b098b921dff5f01a582bd6fcf52455a7841
Original commit hash: 0ff62c38637963ac08d908bc83330e82bfb22f2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ee609356bd04146dea438b79490cda6cce2bd8d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.243

Wed May 11 13:25:00 2022 +0000
Original commit date: Wed May 11 13:25:00 2022 +0000
Original commit hash: dd3a71a85593c0c2eb6182a5302a7217a9d6e2ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ed365781ca0c6be8198d1f01903a27c6591bdd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011169423][ADL-S ADL-P ADL-M | All] The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display
[Feature Description]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display

[Resolution]
The fix for Underruns during video playback is observed when 3 4K external monitors and 1 4K eDP are connected to SUT and playing a video on each display.
The fix is to change the VC1_Isoc_latency_guard_timer_x8 to 75ns.

[Impacted Area]
performance

[Register Impacted]
MC

Hsd-es-id: 15011169423
Original commit date: Tue May 3 20:55:38 2022 +0800
Change-Id: I0daf1ee496a6cadcd553f195379ffa5362baa089
Original commit hash: 06542354879ecbc728787afbeb12fb3872cbc767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h

================================================================================ 
Commit: 37c6e0bb8e9b25c1dbd59696466b14fe3662bc5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:41:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.242

Wed May 11 04:59:06 2022 +0000
Original commit date: Wed May 11 04:59:06 2022 +0000
Original commit hash: 32262886db098346f4094b571f760fc967b89f55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31e6cc808ec15b1cb859ab80d1b8b5ed5b6b8607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:59 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16016642735][ADL-P | DDR5] MRC boot time increased by 8 seconds with MRC V0.0.3.236

[Issue Description]
  PreSdl algorithm enhancement changes made as part of mrc v0.0.3.236 impacting DDR5
  boot time by 8 seconds. For DDR5, PreSdl algorithm is run multiple times and re-running
  DCC accumulator every time in the algorithm increasing the boot time significantly.

[Resolution]
  Skip PreSdl enhancement changes implemented as part of V0.0.3.236 for DDR5.

[Impacted Area]
  DDR5

[Register Impacted]
  Phy

Hsd-es-id: 16016642735
Original commit date: Mon May 9 21:05:31 2022 +0530
Change-Id: Ic3ca674a36cc07459f7bdbd24a467664d2ee9176
Original commit hash: eecbdfbc7496a604d171d50ca1567b968275fb98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 48d88a22901403da5302cb82eb12053897ad81f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update Bios ID to 3204

Hsd-es-id: N/A
Original commit date: Thu May 12 21:03:07 2022 +0800
Change-Id: I199e84cd9a3cf3bb44b470f95dbdd13d565a7e4c
Original commit hash: 9efe169d9fd0278748f9ec6842ce622caf6d0d5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 39158dd583e1cde702ec2a531ede25ef9da12a94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011140070][ADL-S | DDR5 DDR4 ] Add RPL CPU support to ADL BIOS - MRC

[Feature Description]
Add limited RPL-S support in ADL-S

[Resolution]
Add limited RPL-S support in ADL-S

[Impacted Area]
CPU Boot

[Register Impacted]
MC, PHY

Hsd-es-id: 15011140070
Original commit date: Thu May 12 14:44:38 2022 +0800
Change-Id: Iaa73d816f84225058cd37f3dc5d11f7958fec002
Original commit hash: 78b8d161a9513469733e7fe6cb7612886f0f6825

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf

================================================================================ 
Commit: c6d74138b91dcfab907e9e20f21e5271c64f153c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:44 2022 +0530 
-------------------------------------------------------------------------------- 
uCode support for RPL-S B0 - 0x104

Updated the Ucode 0x00000104 of B0

Hsd-es-id: 15011140113
Original commit date: Sat May 7 18:06:05 2022 +0800
Change-Id: I5d8245e7148b17a8bcfa246f78aac5a9d459fc5d
Original commit hash: 5c9164d4bdaf7ce45da61f90897f92bc6d4d3c5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 44aad08af3ec5eb0b0bbd7c7669f88117bb7c748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:41 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Add limited support of RPL-S.

Add limited support of RPL-S CPU.
Need to upgrade to RPL-S BIOS for full support of RPL-S.
This change does not include the MRC and RST.

Hsd-es-id: 22015008102
Original commit date: Wed May 11 21:33:37 2022 +0800
Change-Id: I84b15b06028140c7287ca566df2916e578ee6323
Original commit hash: 8dcf73bb03778c43cc1dd43144ba5e0cc5e4879c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: da5b05591ad2f5387538679652b375a7f7b9f113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:35 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Dynamic Undervolt Protection for Overclocking.

Addition of new UnderVolt Protection Control knob in BIOS.
This option will be exposed based on the capability bit for availability of Overclocking MSR.

Hsd-es-id: 22015008137
Original commit date: Mon Apr 25 15:46:02 2022 -0700
Change-Id: Ice7b66b162d55cc06bc12f7f7c48ce87660e02ea
Original commit hash: 86c5347ddb2a598334b883918852987b61088e22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 3c231970237a96194e389c0517c984cd90af99e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:32 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Check that TME is supported

Measuring and logging TME data only for platforms
which support TME.

Hsd-es-id: 14016312590
Original commit date: Fri May 6 15:58:21 2022 -0700
Change-Id: I9e6b63d6e47cb2380f7565f844ab762b96068899
Original commit hash: fe4a3d3a3ecc64d62e675d13de27f1b185b29c72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 8239bcde238942381ee12fef47a02c7aee6cd199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add TME data to TPM log

TME state and configuration will be measured into PCR[1]
and PCR[7]. PCR[1] is extended with TME_ACIVATE_MSR data
PCR[7] is extended only if TME is not protecting all OS
and VMM usable memory.

Hsd-es-id: 14016312590
Original commit date: Wed May 4 15:04:22 2022 -0700
Change-Id: I7327d0eb812dc26f269e7674ef00d3af88088516
Original commit hash: 0ad006949cb72818f89513ee69969a2dd830d101

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 207b1b964bcc279acfaeeb87764e613609f50b93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:26 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1077

Hsd-es-id: 16016533856
Original commit date: Thu Apr 28 16:44:34 2022 +0530
Change-Id: I56df5bd14e8394358a62324832d1f4db1c2648eb
Original commit hash: 5f89f35adfeb5f86cbe1586ed3b23820d1c2e5f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 955d967457c5fde7dfbdbb90f40f2fddbdb6d446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove frequency and L4 cache string in setup

Either BIOS or OS do not consume/needed the Small Core Freq and L4 cache info.

Hsd-es-id: 16016155825
Original commit date: Thu Apr 7 14:27:51 2022 +0800
Change-Id: I3f5523d6b85a83ed5e9feed13c1bc30f5f458e4d
Original commit hash: 8bfa8d55d1c13a85974669d4e95f3f254ddda097

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 0b473875f3a59c7dde3978b699393bfe7e126719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:19 2022 +0530 
-------------------------------------------------------------------------------- 
GFX Enable Bus Initiator and Memory access on 0:2:0
  - During FastBoot enabled InitSaStrings will not be get called, so
  PCI Command will be get set for Graphics.
  - After PCI Enumeration Initiate to Memory Access if not set.

Hsd-es-id: 15010825219
Original commit date: Tue Mar 22 18:39:45 2022 +0530
Change-Id: I398e88cd70327a441a292d0020041f411ae8c771
Original commit hash: e7d771efad8edec4f92026c7e967ec3899c7095e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c

================================================================================ 
Commit: e3423521ea20cdff52aa0449b9fd14c1f5a75041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:16 2022 +0530 
-------------------------------------------------------------------------------- 
RPL S HSPHY Gen5 Tx Preset 7 test pass with low margin at Compliance Tx Preset test

Hsd-es-id: 22014755185, 22014755185
Original commit date: Mon Jan 31 17:20:04 2022 +0530
Change-Id: I72d6f1ca1055e035cba97c0d0ea1524ba62579f4
Original commit hash: f991739267e5ef357f875e507306792b9ee238b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 8b8a64511eff513a5f6f0390fcc8a7dafb2eb401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() times out when Gen3 device is attached, adding ~300ms to boot.

Hsd-es-id: 14016217948
Original commit date: Thu Mar 10 16:36:02 2022 +0530
Change-Id: I96cdc5835a05f2ea4112b027702acb7a0b6543f6
Original commit hash: ad857d3561dc8eb688545e826f6cf1102667ca21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: b7fde927e3c406f55dfaa4cff97635c5e92bc016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] 150W-8+8 IA TDC value doesn't meet the latest ADL VR spec
  -Updated IA TDC to 184A for 150W SKU as per VR Spec.

Hsd-es-id: 15010851073
Original commit date: Thu Mar 10 12:34:49 2022 +0530
Change-Id: Id6e5b6f65b46754606609e8d769fb00c8f1f2f31
Original commit hash: f36a7a11f8105959407417d0893f0c327e8d3926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 166cf01fb55149486cda2a91678dfc96e66a1e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ACPI processor _OSC to not clear bit 13 and bit 12

update code for AP

Hsd-es-id: 22014638759
Original commit date: Mon Feb 14 13:57:45 2022 +0800
Change-Id: Ie1f55309f467061a196faf276580056ca3f5f539
Original commit hash: e8cb276cdd3f0ebfbbbc96549ecaacd6e134777a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: f1c4fa010f1a5b11b3c57a52df6a972d58e315e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.241

Tue May 10 17:16:39 2022 +0000
Original commit date: Tue May 10 17:16:39 2022 +0000
Original commit hash: f801be69c59c05908400b03f0d77900ac9b1fab8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55b2a5b080c921503374bd86d8f152dfe9924c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:40:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011194068][ADL-S | DDR5] Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Feature Description]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R

[Resolution]
Increase TAT by 2 for DR/DD for double size DIMM 2DPC 2R (128)

    tRDRDdr += 2;
    tRDRDdd += 2;
    tRDWRdr += 2;
    tRDWRdd += 2;
    tWRRDdr += 2;
    tWRRDdd += 2;
    tWRWRdr += 2;
    tWRWRdd += 2;

[Impacted Area]
DDR5 TAT

[Register Impacted]
MC

Hsd-es-id: 15011194068
Original commit date: Mon Mar 7 14:10:01 2022 +0800
Change-Id: I69608c4b5e4923bb5ab7579d5bb23b04f3b8d525
Original commit hash: 49833f5ced5de7e04926e36a25158b3f0382d190

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 2f0ef7ea14822963cd0c5deccdc14772c74680cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.240

Mon May 9 17:02:37 2022 +0000
Original commit date: Mon May 9 17:02:37 2022 +0000
Original commit hash: 8d977b0c2ec51c3dd2c34056804743fee473e3da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1235f392ab175fda22651c7d54059af39bd317f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010812849]Request installing Ppi to indicate mrc cold boot

[Feature Description]
Request installing Ppi to indicate mrc cold boot

[Resolution]
Install gMrcColdBootRequiredPpi before memory training

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15010812849
Original commit date: Thu Apr 21 15:15:53 2022 +0800
Change-Id: I18988f3ba5dea9753cf0fce7f8a6d8b28250536d
Original commit hash: 66166e81cad39b2bbcbae7a4573f612b21e136a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 26c5d36ea29c616a841211da10e5902436538907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.239

Mon May 9 07:50:18 2022 +0000
Original commit date: Mon May 9 07:50:18 2022 +0000
Original commit hash: f6c04444259ac1d26f65604bc364f8f2050ccb31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43057ebacdf89e2eea4178b0f73febed851e99a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.238

Mon May 9 02:51:27 2022 +0000
Original commit date: Mon May 9 02:51:27 2022 +0000
Original commit hash: 9e0c0ee3324786482e22c47159b057e101a1a309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 942993c508f465f718be888078565a20896c5933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011182786][LPDDR5] tRDWRdr TAT calculation update for LP5 BG mode
[Feature Description]
tRDWRdr calculation update for LP5 BG mode

[Resolution]
tRDWRdr calculation update for LP5 BG mode.
In RDWRDR calculation, it uses BL/n_min for calculation. The value needs to be multiplied by 4 for LP5 WCK.

[Impacted Area]
LP5 BG mode tRDWRdr

[Register Impacted]
MC

Hsd-es-id: 15011182786
Original commit date: Sun May 8 21:40:50 2022 +0800
Change-Id: Ieed77fbe782deb53bcfcf2f596d49bf2be5654d8
Original commit hash: 3e8a330b4b1962fa622289b2426aefcd8c6a27f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 73e14fa546f7b8700043e289d85b0ed75a1d7f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.237

Mon May 9 00:37:55 2022 +0000
Original commit date: Mon May 9 00:37:55 2022 +0000
Original commit hash: 99fe4c68b453451e1dd562d4ae0d0dd63207cab7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e366c5304f7475c980ddd022facac22e00203e1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011182573][DDR5 LPDDR5 LP4 ] Correct the value print for tMRR and tMRRMRW
[Feature Description]
Correct the value print for tMRR and tMRRMRW

[Resolution]
Correct the value print for tMRR and tMRRMRW

[Impacted Area]
DDR5, LP5, LP4 tMRR and tMRRMRW print

[Register Impacted]
NA

Hsd-es-id: 15011182573
Original commit date: Sun May 8 19:40:27 2022 +0800
Change-Id: I5e93a17679d3c438acc49fbaf9716d9424fec55d
Original commit hash: 50365581bb30833e81ad5ab04f4c1072f17c8de3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: a7afa29158eed67442331d435178ab1ac4f2c615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.236

Fri May 6 11:28:18 2022 +0000
Original commit date: Fri May 6 11:28:18 2022 +0000
Original commit hash: f01c3e5930144299d6d7052ba599f2a0a93115a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d9c46536fa49538c100cde728ffb35fe954f7ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016555963][ADL-P ADL-M | DDR5 LP5] RxPreSdl algorithm enhancments

1) Run accumulator to detect bad duty cycles with default VOC start code and
   sweep left and right of default VOC code to find optimum VOC start code if
   default VCC code is not good.
2) Rerun Accumulator upto 4 times if bad duty cycles detected during VOC code
   sweep in PreSDL training

Hsd-es-id: 16016555963
Original commit date: Wed Apr 20 18:57:24 2022 +0530
Change-Id: Ib6ed0dc21b170698190a7c769d2c40177c2d51e4
Original commit hash: 83d2c918be077e7b94f720d8d6668bd1d7e1c254

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 65a9a4e928bc796491bb863acc9c7c15e515bf46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.235

Thu May 5 10:37:13 2022 +0000
Original commit date: Thu May 5 10:37:13 2022 +0000
Original commit hash: 5122bd64f3989329594c5a4615075e26bd7c3cf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45b52b1bb7442184bbebbc57576ba90f5e1e285d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016468293][ADL-P ADL-M | LP5] CS is not centered after LCT on LP5

[Issue Description]
  CS is not centered properly with respect to Clock after LCT training on
  few systems due to speckling during training.

[Resolution]
  Issue Jedec Reset between CMD sweep and CS sweep during LCT.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16016468293
Original commit date: Fri Apr 22 13:09:32 2022 +0530
Change-Id: Ie4adaaa5fb7d34649fc7519d99de5c84f18a4f05
Original commit hash: ff978d0885a75689119c49de7fdab4ec9c72dad2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 3c57e1404505ad2e60baebd51ca1ee66952c11f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.234

Thu May 5 00:45:34 2022 +0000
Original commit date: Thu May 5 00:45:34 2022 +0000
Original commit hash: d17c98715199cc27167fdfd2e24e572e8e714a28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a59300f862e77b17c48b41cfbf6f686f5f806210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011170782][LPDDR5] Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)
[Feature Description]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Resolution]
Increase the tWRWRDR by 1 for 1anm 16Gb die (32GB DDR5 UDIMM)

[Impacted Area]
DDR5 tWRWRDR

[Register Impacted]
MC

Hsd-es-id: 15011170782
Original commit date: Tue May 3 15:47:25 2022 +0800
Change-Id: I19235304b924ee8c0c12032ccb81a3a8bcda69ae
Original commit hash: e86705e5b13ee6e94d70065b9d85c730cfe76872

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 76421f07c894a23e4a3d7e6d41dfca7e00fd77b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.233

Tue May 3 13:41:43 2022 +0000
Original commit date: Tue May 3 13:41:43 2022 +0000
Original commit hash: 02c674cb24d483c6db16a84c85c0fcc5f662e8bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c802885ea94de22aaeeb13ba74cfbc456581418f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.232

Mon May 2 14:21:10 2022 +0000
Original commit date: Mon May 2 14:21:10 2022 +0000
Original commit hash: 217bddf18238548df7c6c5cae2fbc4ba4f1aa99a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0c00b69fecef976462e38932e507df6206495b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011168794][LPDDR5] tRDRDdr calculation update for LP5 BG mode
[Feature Description]
tRDRDdr calculation update for LP5 BG mode

[Resolution]
tRDRDdr calculation update for LP5 BG mode
In RDRDDR calculation, it uses BL/n_min for calculation.

[Impacted Area]
LP5 BG mode tRDRDdr

[Register Impacted]
MC

Hsd-es-id: 15011168794
Original commit date: Mon May 2 16:28:29 2022 +0800
Change-Id: I7f185cefa91eca283959e88f2b2e8c50ac09ac38
Original commit hash: d41dde4b98181d0f510b68f53ed47da1ffa15f4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 48d4c5bc84dbd9971c77715aaffb4ae12f5bc859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:39:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.231

Mon May 2 06:13:41 2022 +0000
Original commit date: Mon May 2 06:13:41 2022 +0000
Original commit hash: 1917b93d671cb8a2d195c7cd79ee79765c2c0278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3d70c56f585e5fc6afa5843dddbadf4d9c1aed3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:38:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.230

Mon May 2 02:36:27 2022 +0000
Original commit date: Mon May 2 02:36:27 2022 +0000
Original commit hash: 02961e20ffb52bba3249352a042b71657b25c463

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cde85f9a32d8cb5a55ec4ccc22cc0af8223a2695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:38:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011164295][LPDDR5] tMRRMRW calculation update for LP5 BG mode

[Feature Description]
tMRRMRW calculation update for LP5 BG mode

[Resolution]
tMRRMRW calculation update for LP5 BG mode.
tMRRMRW =
RL +BL/n_max+ Max[ RU(tWCKDQO(max)/tCK),
RD(tWCKPST(max)/tCK) ] + 2

[Impacted Area]
LP5 BG mode tMRRMRW

[Register Impacted]
MC

Hsd-es-id: 15011164295
Original commit date: Sun May 1 22:15:35 2022 +0800
Change-Id: I202b72c7d563e15b0b2e4e9f90bb456a7f9719b9
Original commit hash: 39b3f6f330c354c0eddfce4ac1da12637aca1be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 1c17b2007ad5795c183c0afa9b070a11d9a57d6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:38:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.229

Sat Apr 30 03:32:15 2022 +0000
Original commit date: Sat Apr 30 03:32:15 2022 +0000
Original commit hash: 0c29a20f128155557f94132d3d84809dcd145b5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91560f9309170cac6d511df2f4ee2d656a9b7bf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 28 07:38:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC ][ise][15011131844] Overclocking: Extend MAX Freq to 12800

[Title]
Support DDR5 ratio limits to 12800 MT/s

[Resoltuion]
Add defines and extend FreqTable.

[Impacted Platform]
ADL ALL.

Hsd-es-id: 15011131844
Original commit date: Wed Apr 27 09:09:37 2022 +0800
Change-Id: I1bb570422dc3efcae7faf70c1e68fac291b5212f
Original commit hash: 329aad6d5d161f478bc6ae866dc0aae7e71ead8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
