
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 23 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18173092 heartbeat IPC: 0.638039 cumulative IPC: 0.638039 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 42925796 heartbeat IPC: 0.403996 cumulative IPC: 0.494734 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 65305395 heartbeat IPC: 0.446835 cumulative IPC: 0.477666 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 70323065 heartbeat IPC: 1.99296 cumulative IPC: 0.58977 (Simulation time: 0 hr 5 min 41 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 80205191 heartbeat IPC: 1.01193 cumulative IPC: 0.643458 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 96725797 heartbeat IPC: 0.605305 cumulative IPC: 0.636769 (Simulation time: 0 hr 7 min 10 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 122749098 heartbeat IPC: 0.384271 cumulative IPC: 0.582125 (Simulation time: 0 hr 9 min 14 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 141004259 heartbeat IPC: 0.54779 cumulative IPC: 0.5776 (Simulation time: 0 hr 10 min 57 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 146022277 heartbeat IPC: 1.99282 cumulative IPC: 0.627081 (Simulation time: 0 hr 11 min 36 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 169680069 heartbeat IPC: 0.422694 cumulative IPC: 0.598158 (Simulation time: 0 hr 13 min 48 sec) 
Finished CPU 0 instructions: 100000002 cycles: 167180011 cumulative IPC: 0.598158 (Simulation time: 0 hr 13 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.598158 instructions: 100000002 cycles: 167180011
cpu0_DTLB TOTAL     ACCESS:    9099056  HIT:    9046058  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6218721  HIT:    6187530  MISS:      31191
cpu0_DTLB RFO       ACCESS:    2880335  HIT:    2858528  MISS:      21807
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.3515 cycles
cpu0_ITLB TOTAL     ACCESS:    1927090  HIT:    1927089  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1927090  HIT:    1927089  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 231 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31192  HIT:          0  MISS:      31192
cpu0_STLB RFO       ACCESS:      21807  HIT:          0  MISS:      21807
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.3549 cycles
cpu0_L1D TOTAL     ACCESS:    9382795  HIT:    5992355  MISS:    3390440
cpu0_L1D LOAD      ACCESS:    3614070  HIT:     223691  MISS:    3390379
cpu0_L1D RFO       ACCESS:    5715726  HIT:    5715702  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52999  HIT:      52962  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 419.158 cycles
cpu0_L2C TOTAL     ACCESS:    4919978  HIT:    1529534  MISS:    3390444
cpu0_L2C LOAD      ACCESS:    3390383  HIT:          0  MISS:    3390383
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529534  HIT:    1529534  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 408.156 cycles
LLC TOTAL     ACCESS:    4913667  HIT:     276390  MISS:    4637277
LLC LOAD      ACCESS:    3390383  HIT:     170936  MISS:    3219447
LLC RFO       ACCESS:         24  HIT:         12  MISS:         12
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523223  HIT:     105424  MISS:    1417799
LLC TRANSLATION ACCESS:         37  HIT:         18  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 282.865 cycles
Insertion Distribution: 
	LOAD 34708 0 0 0 0 0 0 0 0 0 59349 3402391 
	RFO 0 0 0 0 0 0 0 0 0 0 16 0 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 1431055 
	 1 0 0 0 0 0 0 0 0 0 23 8 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1764232  ROW_BUFFER_MISS:    1455211
 DBUS AVG_CONGESTED_CYCLE:    3.89845
 WQ ROW_BUFFER_HIT:     254931  ROW_BUFFER_MISS:    1205172  FULL:     203852


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7792
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

