{
    "design_name":"bsg_cam_1r1w",
    "include_path":[
        "basejump_stl/bsg_misc"
    ],
    "filelist":[
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_mem/bsg_cam_1r1w.v",
        "basejump_stl/bsg_misc/bsg_priority_encode.v",
        "basejump_stl/bsg_misc/bsg_priority_encode_one_hot_out.v",
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v",
        "basejump_stl/bsg_misc/bsg_scan.v"
    ],
    "run_config":[
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 30",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_30_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 40",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_40_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 50",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_50_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 60",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_60_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 70",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_70_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 80",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_80_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 90",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_90_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with small size at a clock period (in num of FO4) = 100",
            "design_size":"small",
            "name":"bsg_cam_1r1w_small_clk_100_FO4",
            "parameters":[
                "els_p=10",
                "width_p=16",
                "multiple_entries_p=0",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 30",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_30_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 40",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_40_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 50",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_50_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 60",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_60_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 70",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_70_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 80",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_80_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 90",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_90_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with large size at a clock period (in num of FO4) = 100",
            "design_size":"large",
            "name":"bsg_cam_1r1w_large_clk_100_FO4",
            "parameters":[
                "els_p=500",
                "width_p=64",
                "multiple_entries_p=1",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 30",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_30_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 40",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_40_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 50",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_50_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 60",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_60_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 70",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_70_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 80",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_80_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 90",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_90_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with very_large size at a clock period (in num of FO4) = 100",
            "design_size":"very_large",
            "name":"bsg_cam_1r1w_very_large_clk_100_FO4",
            "parameters":[
                "els_p=1000",
                "width_p=128",
                "multiple_entries_p=0",
                "find_empty_entry_p=0"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"30",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 30",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_30_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"40",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 40",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_40_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"50",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 50",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_50_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"60",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 60",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_60_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"70",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 70",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_70_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"80",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 80",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_80_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"90",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 90",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_90_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        },
        {
            "constraints":[
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"input"
                },
                {
                    "clock":"clk",
                    "delay":"0",
                    "port":"all",
                    "type":"output"
                },
                {
                    "name":"clk",
                    "period_in_num_of_FO4":"100",
                    "port":"clk_i",
                    "type":"clock",
                    "uncertainty":"0"
                }
            ],
            "description":"Content Addressable Memory (CAM) module with medium size at a clock period (in num of FO4) = 100",
            "design_size":"medium",
            "name":"bsg_cam_1r1w_medium_clk_100_FO4",
            "parameters":[
                "els_p=50",
                "width_p=32",
                "multiple_entries_p=1",
                "find_empty_entry_p=1"
            ]
        }
    ]
}
