
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029d0  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002b0c  08002b0c  00003b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b54  08002b54  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002b54  08002b54  00003b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b5c  08002b5c  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b5c  08002b5c  00003b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b60  08002b60  00003b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002b64  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000068  08002bcc  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08002bcc  00004224  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007349  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015c0  00000000  00000000  0000b3da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0000c9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000540  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162c0  00000000  00000000  0000d5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000848d  00000000  00000000  00023890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087241  00000000  00000000  0002bd1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2f5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000217c  00000000  00000000  000b2fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000b5120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	08002af4 	.word	0x08002af4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	08002af4 	.word	0x08002af4

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <_write>:
/* USER CODE BEGIN Includes */
#include <stdio.h>
extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	b29a      	uxth	r2, r3
 80004c0:	f04f 33ff 	mov.w	r3, #4294967295
 80004c4:	68b9      	ldr	r1, [r7, #8]
 80004c6:	4804      	ldr	r0, [pc, #16]	@ (80004d8 <_write+0x28>)
 80004c8:	f001 fc44 	bl	8001d54 <HAL_UART_Transmit>
    return len;
 80004cc:	687b      	ldr	r3, [r7, #4]
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	3710      	adds	r7, #16
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	20000084 	.word	0x20000084

080004dc <EXTI15_10_IRQHandler>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void EXTI15_10_IRQHandler(void) {
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
	if (EXTI->PR!=0) {
 80004e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <EXTI15_10_IRQHandler+0x38>)
 80004e2:	695b      	ldr	r3, [r3, #20]
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d010      	beq.n	800050a <EXTI15_10_IRQHandler+0x2e>
		estado++;
 80004e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000518 <EXTI15_10_IRQHandler+0x3c>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	3301      	adds	r3, #1
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <EXTI15_10_IRQHandler+0x3c>)
 80004f2:	701a      	strb	r2, [r3, #0]
	if (estado > 1) estado = 0;
 80004f4:	4b08      	ldr	r3, [pc, #32]	@ (8000518 <EXTI15_10_IRQHandler+0x3c>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d902      	bls.n	8000502 <EXTI15_10_IRQHandler+0x26>
 80004fc:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <EXTI15_10_IRQHandler+0x3c>)
 80004fe:	2200      	movs	r2, #0
 8000500:	701a      	strb	r2, [r3, #0]
		EXTI->PR = (0x01 << 13);
 8000502:	4b04      	ldr	r3, [pc, #16]	@ (8000514 <EXTI15_10_IRQHandler+0x38>)
 8000504:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000508:	615a      	str	r2, [r3, #20]
	}
}
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	bc80      	pop	{r7}
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40010400 	.word	0x40010400
 8000518:	200000cc 	.word	0x200000cc

0800051c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	unsigned char estado_ant = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000526:	f000 fad4 	bl	8000ad2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052a:	f000 f87d 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052e:	f000 f8f3 	bl	8000718 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000532:	f000 f8c7 	bl	80006c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //PB8 as a digital input (01) in the position 11-10
  GPIOB->MODER &= ~(1 << (5*2 +1));
 8000536:	4b33      	ldr	r3, [pc, #204]	@ (8000604 <main+0xe8>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4a32      	ldr	r2, [pc, #200]	@ (8000604 <main+0xe8>)
 800053c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000540:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (5*2));
 8000542:	4b31      	ldr	r3, [pc, #196]	@ (8000608 <main+0xec>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a30      	ldr	r2, [pc, #192]	@ (8000608 <main+0xec>)
 8000548:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800054c:	6013      	str	r3, [r2, #0]
  // PA5 (Green LED) as digital output
  GPIOA->MODER &= ~(1 << (5*2 +1));
 800054e:	4b2e      	ldr	r3, [pc, #184]	@ (8000608 <main+0xec>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a2d      	ldr	r2, [pc, #180]	@ (8000608 <main+0xec>)
 8000554:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000558:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (5*2));
 800055a:	4b2b      	ldr	r3, [pc, #172]	@ (8000608 <main+0xec>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a2a      	ldr	r2, [pc, #168]	@ (8000608 <main+0xec>)
 8000560:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000564:	6013      	str	r3, [r2, #0]
  // PC13 (USER button) as digital input (00)
  GPIOC->MODER &= ~(1 << (13*2 +1));
 8000566:	4b29      	ldr	r3, [pc, #164]	@ (800060c <main+0xf0>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a28      	ldr	r2, [pc, #160]	@ (800060c <main+0xf0>)
 800056c:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000570:	6013      	str	r3, [r2, #0]
  GPIOC->MODER &= ~(1 << (13*2));
 8000572:	4b26      	ldr	r3, [pc, #152]	@ (800060c <main+0xf0>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	4a25      	ldr	r2, [pc, #148]	@ (800060c <main+0xf0>)
 8000578:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800057c:	6013      	str	r3, [r2, #0]
  // Setting of EXTI13 for falling edge
  EXTI->FTSR |= (0x01 << 13); // Enables falling edge in EXTI13
 800057e:	4b24      	ldr	r3, [pc, #144]	@ (8000610 <main+0xf4>)
 8000580:	68db      	ldr	r3, [r3, #12]
 8000582:	4a23      	ldr	r2, [pc, #140]	@ (8000610 <main+0xf4>)
 8000584:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000588:	60d3      	str	r3, [r2, #12]
  EXTI->RTSR &= ~(0x01 << 13); // Disables rising edge in EXTI13
 800058a:	4b21      	ldr	r3, [pc, #132]	@ (8000610 <main+0xf4>)
 800058c:	689b      	ldr	r3, [r3, #8]
 800058e:	4a20      	ldr	r2, [pc, #128]	@ (8000610 <main+0xf4>)
 8000590:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000594:	6093      	str	r3, [r2, #8]
  SYSCFG->EXTICR[3] = (2 << 4); // EXTI13 linked to GPIOC (i.e. USER button = PC13)
 8000596:	4b1f      	ldr	r3, [pc, #124]	@ (8000614 <main+0xf8>)
 8000598:	2220      	movs	r2, #32
 800059a:	615a      	str	r2, [r3, #20]
  EXTI->IMR |= (0x01 << 13); // Enables EXTI13
 800059c:	4b1c      	ldr	r3, [pc, #112]	@ (8000610 <main+0xf4>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000610 <main+0xf4>)
 80005a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005a6:	6013      	str	r3, [r2, #0]
  NVIC->ISER[1] |= (1 << (40-32)); // Enables IRQ for EXTI13 (40th position)
 80005a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <main+0xfc>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000618 <main+0xfc>)
 80005ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005b2:	6053      	str	r3, [r2, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	 if (estado_ant != estado){
 80005b4:	4b19      	ldr	r3, [pc, #100]	@ (800061c <main+0x100>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	79fa      	ldrb	r2, [r7, #7]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d0fa      	beq.n	80005b4 <main+0x98>
		 estado_ant = estado;
 80005be:	4b17      	ldr	r3, [pc, #92]	@ (800061c <main+0x100>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	71fb      	strb	r3, [r7, #7]
		 switch(estado){
 80005c4:	4b15      	ldr	r3, [pc, #84]	@ (800061c <main+0x100>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d106      	bne.n	80005da <main+0xbe>
		 case 0:
			 GPIOA->BSRR = (1<<5);
 80005cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000608 <main+0xec>)
 80005ce:	2220      	movs	r2, #32
 80005d0:	619a      	str	r2, [r3, #24]
			 GPIOB->BSRR = (1<<5);
 80005d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000604 <main+0xe8>)
 80005d4:	2220      	movs	r2, #32
 80005d6:	619a      	str	r2, [r3, #24]
			 break;
 80005d8:	e007      	b.n	80005ea <main+0xce>
		 default:
			 GPIOA->BSRR = (1<<5)<<16;
 80005da:	4b0b      	ldr	r3, [pc, #44]	@ (8000608 <main+0xec>)
 80005dc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80005e0:	619a      	str	r2, [r3, #24]
			 GPIOB->BSRR = (1<<5)<<16;
 80005e2:	4b08      	ldr	r3, [pc, #32]	@ (8000604 <main+0xe8>)
 80005e4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80005e8:	619a      	str	r2, [r3, #24]
		 }
		 if(estado == 0){
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <main+0x100>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d103      	bne.n	80005fa <main+0xde>
			 printf("Modo: Manual \r\n");
 80005f2:	480b      	ldr	r0, [pc, #44]	@ (8000620 <main+0x104>)
 80005f4:	f001 fef0 	bl	80023d8 <puts>
 80005f8:	e7dc      	b.n	80005b4 <main+0x98>
		 }else{
			 printf("Modo: Automatico \r\n");
 80005fa:	480a      	ldr	r0, [pc, #40]	@ (8000624 <main+0x108>)
 80005fc:	f001 feec 	bl	80023d8 <puts>
	 if (estado_ant != estado){
 8000600:	e7d8      	b.n	80005b4 <main+0x98>
 8000602:	bf00      	nop
 8000604:	40020400 	.word	0x40020400
 8000608:	40020000 	.word	0x40020000
 800060c:	40020800 	.word	0x40020800
 8000610:	40010400 	.word	0x40010400
 8000614:	40010000 	.word	0x40010000
 8000618:	e000e100 	.word	0xe000e100
 800061c:	200000cc 	.word	0x200000cc
 8000620:	08002b0c 	.word	0x08002b0c
 8000624:	08002b1c 	.word	0x08002b1c

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b092      	sub	sp, #72	@ 0x48
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2234      	movs	r2, #52	@ 0x34
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f001 ffae 	bl	8002598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	463b      	mov	r3, r7
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800064a:	4b1d      	ldr	r3, [pc, #116]	@ (80006c0 <SystemClock_Config+0x98>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000652:	4a1b      	ldr	r2, [pc, #108]	@ (80006c0 <SystemClock_Config+0x98>)
 8000654:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000658:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065a:	2302      	movs	r3, #2
 800065c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000662:	2310      	movs	r3, #16
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066a:	2300      	movs	r3, #0
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800066e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000672:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000674:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000678:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fd22 	bl	80010c8 <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800068a:	f000 f8cd 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000692:	2303      	movs	r3, #3
 8000694:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a2:	463b      	mov	r3, r7
 80006a4:	2101      	movs	r1, #1
 80006a6:	4618      	mov	r0, r3
 80006a8:	f001 f83e 	bl	8001728 <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006b2:	f000 f8b9 	bl	8000828 <Error_Handler>
  }
}
 80006b6:	bf00      	nop
 80006b8:	3748      	adds	r7, #72	@ 0x48
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006c8:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ca:	4a12      	ldr	r2, [pc, #72]	@ (8000714 <MX_USART2_UART_Init+0x50>)
 80006cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ce:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006ea:	220c      	movs	r2, #12
 80006ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_USART2_UART_Init+0x4c>)
 80006fc:	f001 fada 	bl	8001cb4 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000706:	f000 f88f 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000084 	.word	0x20000084
 8000714:	40004400 	.word	0x40004400

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b3a      	ldr	r3, [pc, #232]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000730:	69db      	ldr	r3, [r3, #28]
 8000732:	4a39      	ldr	r2, [pc, #228]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	61d3      	str	r3, [r2, #28]
 800073a:	4b37      	ldr	r3, [pc, #220]	@ (8000818 <MX_GPIO_Init+0x100>)
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	4b34      	ldr	r3, [pc, #208]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a33      	ldr	r2, [pc, #204]	@ (8000818 <MX_GPIO_Init+0x100>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	61d3      	str	r3, [r2, #28]
 8000752:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	4b2e      	ldr	r3, [pc, #184]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000760:	69db      	ldr	r3, [r3, #28]
 8000762:	4a2d      	ldr	r2, [pc, #180]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	61d3      	str	r3, [r2, #28]
 800076a:	4b2b      	ldr	r3, [pc, #172]	@ (8000818 <MX_GPIO_Init+0x100>)
 800076c:	69db      	ldr	r3, [r3, #28]
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	4b28      	ldr	r3, [pc, #160]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	4a27      	ldr	r2, [pc, #156]	@ (8000818 <MX_GPIO_Init+0x100>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	61d3      	str	r3, [r2, #28]
 8000782:	4b25      	ldr	r3, [pc, #148]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000784:	69db      	ldr	r3, [r3, #28]
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2120      	movs	r1, #32
 8000792:	4822      	ldr	r0, [pc, #136]	@ (800081c <MX_GPIO_Init+0x104>)
 8000794:	f000 fc80 	bl	8001098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2120      	movs	r1, #32
 800079c:	4820      	ldr	r0, [pc, #128]	@ (8000820 <MX_GPIO_Init+0x108>)
 800079e:	f000 fc7b 	bl	8001098 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	481a      	ldr	r0, [pc, #104]	@ (8000824 <MX_GPIO_Init+0x10c>)
 80007ba:	f000 fadd 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007be:	2320      	movs	r3, #32
 80007c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4619      	mov	r1, r3
 80007d4:	4811      	ldr	r0, [pc, #68]	@ (800081c <MX_GPIO_Init+0x104>)
 80007d6:	f000 facf 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007da:	2308      	movs	r3, #8
 80007dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007de:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	480c      	ldr	r0, [pc, #48]	@ (8000820 <MX_GPIO_Init+0x108>)
 80007f0:	f000 fac2 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007f4:	2320      	movs	r3, #32
 80007f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4619      	mov	r1, r3
 800080a:	4805      	ldr	r0, [pc, #20]	@ (8000820 <MX_GPIO_Init+0x108>)
 800080c:	f000 fab4 	bl	8000d78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000810:	bf00      	nop
 8000812:	3728      	adds	r7, #40	@ 0x28
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40023800 	.word	0x40023800
 800081c:	40020000 	.word	0x40020000
 8000820:	40020400 	.word	0x40020400
 8000824:	40020800 	.word	0x40020800

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <HAL_MspInit+0x5c>)
 800083c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800083e:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <HAL_MspInit+0x5c>)
 8000840:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000844:	6253      	str	r3, [r2, #36]	@ 0x24
 8000846:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <HAL_MspInit+0x5c>)
 8000848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800084a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000852:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <HAL_MspInit+0x5c>)
 8000854:	6a1b      	ldr	r3, [r3, #32]
 8000856:	4a0e      	ldr	r2, [pc, #56]	@ (8000890 <HAL_MspInit+0x5c>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6213      	str	r3, [r2, #32]
 800085e:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <HAL_MspInit+0x5c>)
 8000860:	6a1b      	ldr	r3, [r3, #32]
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <HAL_MspInit+0x5c>)
 800086c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800086e:	4a08      	ldr	r2, [pc, #32]	@ (8000890 <HAL_MspInit+0x5c>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000874:	6253      	str	r3, [r2, #36]	@ 0x24
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <HAL_MspInit+0x5c>)
 8000878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800087a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000882:	2007      	movs	r0, #7
 8000884:	f000 fa44 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800

08000894 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	@ 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a17      	ldr	r2, [pc, #92]	@ (8000910 <HAL_UART_MspInit+0x7c>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d127      	bne.n	8000906 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b6:	4b17      	ldr	r3, [pc, #92]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ba:	4a16      	ldr	r2, [pc, #88]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008c0:	6253      	str	r3, [r2, #36]	@ 0x24
 80008c2:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	4b11      	ldr	r3, [pc, #68]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008d0:	69db      	ldr	r3, [r3, #28]
 80008d2:	4a10      	ldr	r2, [pc, #64]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	61d3      	str	r3, [r2, #28]
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <HAL_UART_MspInit+0x80>)
 80008dc:	69db      	ldr	r3, [r3, #28]
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008e6:	230c      	movs	r3, #12
 80008e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f2:	2303      	movs	r3, #3
 80008f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008f6:	2307      	movs	r3, #7
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	4805      	ldr	r0, [pc, #20]	@ (8000918 <HAL_UART_MspInit+0x84>)
 8000902:	f000 fa39 	bl	8000d78 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000906:	bf00      	nop
 8000908:	3728      	adds	r7, #40	@ 0x28
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40004400 	.word	0x40004400
 8000914:	40023800 	.word	0x40023800
 8000918:	40020000 	.word	0x40020000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <MemManage_Handler+0x4>

08000934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <UsageFault_Handler+0x4>

08000944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	bc80      	pop	{r7}
 800094e:	4770      	bx	lr

08000950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr

0800095c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800096c:	f000 f904 	bl	8000b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}

08000974 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
 8000984:	e00a      	b.n	800099c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000986:	f3af 8000 	nop.w
 800098a:	4601      	mov	r1, r0
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	1c5a      	adds	r2, r3, #1
 8000990:	60ba      	str	r2, [r7, #8]
 8000992:	b2ca      	uxtb	r2, r1
 8000994:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3301      	adds	r3, #1
 800099a:	617b      	str	r3, [r7, #20]
 800099c:	697a      	ldr	r2, [r7, #20]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	dbf0      	blt.n	8000986 <_read+0x12>
  }

  return len;
 80009a4:	687b      	ldr	r3, [r7, #4]
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <_close>:
  }
  return len;
}

int _close(int file)
{
 80009ae:	b480      	push	{r7}
 80009b0:	b083      	sub	sp, #12
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr

080009c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009d4:	605a      	str	r2, [r3, #4]
  return 0;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	bc80      	pop	{r7}
 80009e0:	4770      	bx	lr

080009e2 <_isatty>:

int _isatty(int file)
{
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009ea:	2301      	movs	r3, #1
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bc80      	pop	{r7}
 80009f4:	4770      	bx	lr

080009f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b085      	sub	sp, #20
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	60f8      	str	r0, [r7, #12]
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a02:	2300      	movs	r3, #0
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
	...

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f001 fdf8 	bl	8002634 <__errno>
 8000a44:	4603      	mov	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20014000 	.word	0x20014000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200000d0 	.word	0x200000d0
 8000a78:	20000228 	.word	0x20000228

08000a7c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr

08000a88 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a88:	f7ff fff8 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a8c:	480b      	ldr	r0, [pc, #44]	@ (8000abc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a8e:	490c      	ldr	r1, [pc, #48]	@ (8000ac0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a90:	4a0c      	ldr	r2, [pc, #48]	@ (8000ac4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a94:	e002      	b.n	8000a9c <LoopCopyDataInit>

08000a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9a:	3304      	adds	r3, #4

08000a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa0:	d3f9      	bcc.n	8000a96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa2:	4a09      	ldr	r2, [pc, #36]	@ (8000ac8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000aa4:	4c09      	ldr	r4, [pc, #36]	@ (8000acc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa8:	e001      	b.n	8000aae <LoopFillZerobss>

08000aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aac:	3204      	adds	r2, #4

08000aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab0:	d3fb      	bcc.n	8000aaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ab2:	f001 fdc5 	bl	8002640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ab6:	f7ff fd31 	bl	800051c <main>
  bx lr
 8000aba:	4770      	bx	lr
  ldr r0, =_sdata
 8000abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ac4:	08002b64 	.word	0x08002b64
  ldr r2, =_sbss
 8000ac8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000acc:	20000224 	.word	0x20000224

08000ad0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad0:	e7fe      	b.n	8000ad0 <ADC1_IRQHandler>

08000ad2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000adc:	2003      	movs	r0, #3
 8000ade:	f000 f917 	bl	8000d10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f000 f80e 	bl	8000b04 <HAL_InitTick>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d002      	beq.n	8000af4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	71fb      	strb	r3, [r7, #7]
 8000af2:	e001      	b.n	8000af8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000af4:	f7ff fe9e 	bl	8000834 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000af8:	79fb      	ldrb	r3, [r7, #7]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
	...

08000b04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b10:	4b16      	ldr	r3, [pc, #88]	@ (8000b6c <HAL_InitTick+0x68>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d022      	beq.n	8000b5e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b18:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <HAL_InitTick+0x6c>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <HAL_InitTick+0x68>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b24:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 f916 	bl	8000d5e <HAL_SYSTICK_Config>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d10f      	bne.n	8000b58 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b0f      	cmp	r3, #15
 8000b3c:	d809      	bhi.n	8000b52 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	f04f 30ff 	mov.w	r0, #4294967295
 8000b46:	f000 f8ee 	bl	8000d26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b74 <HAL_InitTick+0x70>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6013      	str	r3, [r2, #0]
 8000b50:	e007      	b.n	8000b62 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	73fb      	strb	r3, [r7, #15]
 8000b56:	e004      	b.n	8000b62 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	73fb      	strb	r3, [r7, #15]
 8000b5c:	e001      	b.n	8000b62 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	20000000 	.word	0x20000000
 8000b74:	20000004 	.word	0x20000004

08000b78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b7c:	4b05      	ldr	r3, [pc, #20]	@ (8000b94 <HAL_IncTick+0x1c>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <HAL_IncTick+0x20>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4413      	add	r3, r2
 8000b86:	4a03      	ldr	r2, [pc, #12]	@ (8000b94 <HAL_IncTick+0x1c>)
 8000b88:	6013      	str	r3, [r2, #0]
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	200000d4 	.word	0x200000d4
 8000b98:	20000008 	.word	0x20000008

08000b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba0:	4b02      	ldr	r3, [pc, #8]	@ (8000bac <HAL_GetTick+0x10>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	200000d4 	.word	0x200000d4

08000bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be2:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	60d3      	str	r3, [r2, #12]
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bfc:	4b04      	ldr	r3, [pc, #16]	@ (8000c10 <__NVIC_GetPriorityGrouping+0x18>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	0a1b      	lsrs	r3, r3, #8
 8000c02:	f003 0307 	and.w	r3, r3, #7
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	db0a      	blt.n	8000c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	490c      	ldr	r1, [pc, #48]	@ (8000c60 <__NVIC_SetPriority+0x4c>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	0112      	lsls	r2, r2, #4
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	440b      	add	r3, r1
 8000c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c3c:	e00a      	b.n	8000c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	4908      	ldr	r1, [pc, #32]	@ (8000c64 <__NVIC_SetPriority+0x50>)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	f003 030f 	and.w	r3, r3, #15
 8000c4a:	3b04      	subs	r3, #4
 8000c4c:	0112      	lsls	r2, r2, #4
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	440b      	add	r3, r1
 8000c52:	761a      	strb	r2, [r3, #24]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000e100 	.word	0xe000e100
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b089      	sub	sp, #36	@ 0x24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	f1c3 0307 	rsb	r3, r3, #7
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	bf28      	it	cs
 8000c86:	2304      	movcs	r3, #4
 8000c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d902      	bls.n	8000c98 <NVIC_EncodePriority+0x30>
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3b03      	subs	r3, #3
 8000c96:	e000      	b.n	8000c9a <NVIC_EncodePriority+0x32>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	401a      	ands	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43d9      	mvns	r1, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc0:	4313      	orrs	r3, r2
         );
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3724      	adds	r7, #36	@ 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cdc:	d301      	bcc.n	8000ce2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e00f      	b.n	8000d02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d0c <SysTick_Config+0x40>)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cea:	210f      	movs	r1, #15
 8000cec:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf0:	f7ff ff90 	bl	8000c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <SysTick_Config+0x40>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfa:	4b04      	ldr	r3, [pc, #16]	@ (8000d0c <SysTick_Config+0x40>)
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010

08000d10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff ff49 	bl	8000bb0 <__NVIC_SetPriorityGrouping>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d38:	f7ff ff5e 	bl	8000bf8 <__NVIC_GetPriorityGrouping>
 8000d3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	6978      	ldr	r0, [r7, #20]
 8000d44:	f7ff ff90 	bl	8000c68 <NVIC_EncodePriority>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d4e:	4611      	mov	r1, r2
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff5f 	bl	8000c14 <__NVIC_SetPriority>
}
 8000d56:	bf00      	nop
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff ffb0 	bl	8000ccc <SysTick_Config>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b087      	sub	sp, #28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d8e:	e160      	b.n	8001052 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 8152 	beq.w	800104c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 0201 	and.w	r2, r3, #1
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d017      	beq.n	8000e5e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d123      	bne.n	8000eb2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e76:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	6939      	ldr	r1, [r7, #16]
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0203 	and.w	r2, r3, #3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 80ac 	beq.w	800104c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef4:	4b5e      	ldr	r3, [pc, #376]	@ (8001070 <HAL_GPIO_Init+0x2f8>)
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	4a5d      	ldr	r2, [pc, #372]	@ (8001070 <HAL_GPIO_Init+0x2f8>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6213      	str	r3, [r2, #32]
 8000f00:	4b5b      	ldr	r3, [pc, #364]	@ (8001070 <HAL_GPIO_Init+0x2f8>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f0c:	4a59      	ldr	r2, [pc, #356]	@ (8001074 <HAL_GPIO_Init+0x2fc>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a51      	ldr	r2, [pc, #324]	@ (8001078 <HAL_GPIO_Init+0x300>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d025      	beq.n	8000f84 <HAL_GPIO_Init+0x20c>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a50      	ldr	r2, [pc, #320]	@ (800107c <HAL_GPIO_Init+0x304>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d01f      	beq.n	8000f80 <HAL_GPIO_Init+0x208>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a4f      	ldr	r2, [pc, #316]	@ (8001080 <HAL_GPIO_Init+0x308>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d019      	beq.n	8000f7c <HAL_GPIO_Init+0x204>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a4e      	ldr	r2, [pc, #312]	@ (8001084 <HAL_GPIO_Init+0x30c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d013      	beq.n	8000f78 <HAL_GPIO_Init+0x200>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a4d      	ldr	r2, [pc, #308]	@ (8001088 <HAL_GPIO_Init+0x310>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d00d      	beq.n	8000f74 <HAL_GPIO_Init+0x1fc>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800108c <HAL_GPIO_Init+0x314>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d007      	beq.n	8000f70 <HAL_GPIO_Init+0x1f8>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4a4b      	ldr	r2, [pc, #300]	@ (8001090 <HAL_GPIO_Init+0x318>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d101      	bne.n	8000f6c <HAL_GPIO_Init+0x1f4>
 8000f68:	2306      	movs	r3, #6
 8000f6a:	e00c      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	e00a      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f70:	2305      	movs	r3, #5
 8000f72:	e008      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f74:	2304      	movs	r3, #4
 8000f76:	e006      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e004      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	e002      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f80:	2301      	movs	r3, #1
 8000f82:	e000      	b.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f84:	2300      	movs	r3, #0
 8000f86:	697a      	ldr	r2, [r7, #20]
 8000f88:	f002 0203 	and.w	r2, r2, #3
 8000f8c:	0092      	lsls	r2, r2, #2
 8000f8e:	4093      	lsls	r3, r2
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f96:	4937      	ldr	r1, [pc, #220]	@ (8001074 <HAL_GPIO_Init+0x2fc>)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000fc8:	4a32      	ldr	r2, [pc, #200]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fce:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d003      	beq.n	8000ff2 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ff2:	4a28      	ldr	r2, [pc, #160]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ff8:	4b26      	ldr	r3, [pc, #152]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	43db      	mvns	r3, r3
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4313      	orrs	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800101c:	4a1d      	ldr	r2, [pc, #116]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	43db      	mvns	r3, r3
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	4013      	ands	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4313      	orrs	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001046:	4a13      	ldr	r2, [pc, #76]	@ (8001094 <HAL_GPIO_Init+0x31c>)
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	3301      	adds	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	fa22 f303 	lsr.w	r3, r2, r3
 800105c:	2b00      	cmp	r3, #0
 800105e:	f47f ae97 	bne.w	8000d90 <HAL_GPIO_Init+0x18>
  }
}
 8001062:	bf00      	nop
 8001064:	bf00      	nop
 8001066:	371c      	adds	r7, #28
 8001068:	46bd      	mov	sp, r7
 800106a:	bc80      	pop	{r7}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	40010000 	.word	0x40010000
 8001078:	40020000 	.word	0x40020000
 800107c:	40020400 	.word	0x40020400
 8001080:	40020800 	.word	0x40020800
 8001084:	40020c00 	.word	0x40020c00
 8001088:	40021000 	.word	0x40021000
 800108c:	40021400 	.word	0x40021400
 8001090:	40021800 	.word	0x40021800
 8001094:	40010400 	.word	0x40010400

08001098 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	807b      	strh	r3, [r7, #2]
 80010a4:	4613      	mov	r3, r2
 80010a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010a8:	787b      	ldrb	r3, [r7, #1]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ae:	887a      	ldrh	r2, [r7, #2]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80010b4:	e003      	b.n	80010be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	041a      	lsls	r2, r3, #16
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	619a      	str	r2, [r3, #24]
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e31d      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010da:	4b94      	ldr	r3, [pc, #592]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 030c 	and.w	r3, r3, #12
 80010e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80010e4:	4b91      	ldr	r3, [pc, #580]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010ec:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d07b      	beq.n	80011f2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	2b08      	cmp	r3, #8
 80010fe:	d006      	beq.n	800110e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	2b0c      	cmp	r3, #12
 8001104:	d10f      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800110c:	d10b      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	4b87      	ldr	r3, [pc, #540]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d06a      	beq.n	80011f0 <HAL_RCC_OscConfig+0x128>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d166      	bne.n	80011f0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e2f7      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d106      	bne.n	800113c <HAL_RCC_OscConfig+0x74>
 800112e:	4b7f      	ldr	r3, [pc, #508]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a7e      	ldr	r2, [pc, #504]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001134:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001138:	6013      	str	r3, [r2, #0]
 800113a:	e02d      	b.n	8001198 <HAL_RCC_OscConfig+0xd0>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10c      	bne.n	800115e <HAL_RCC_OscConfig+0x96>
 8001144:	4b79      	ldr	r3, [pc, #484]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a78      	ldr	r2, [pc, #480]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 800114a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800114e:	6013      	str	r3, [r2, #0]
 8001150:	4b76      	ldr	r3, [pc, #472]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a75      	ldr	r2, [pc, #468]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	e01c      	b.n	8001198 <HAL_RCC_OscConfig+0xd0>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b05      	cmp	r3, #5
 8001164:	d10c      	bne.n	8001180 <HAL_RCC_OscConfig+0xb8>
 8001166:	4b71      	ldr	r3, [pc, #452]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a70      	ldr	r2, [pc, #448]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 800116c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001170:	6013      	str	r3, [r2, #0]
 8001172:	4b6e      	ldr	r3, [pc, #440]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a6d      	ldr	r2, [pc, #436]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	e00b      	b.n	8001198 <HAL_RCC_OscConfig+0xd0>
 8001180:	4b6a      	ldr	r3, [pc, #424]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a69      	ldr	r2, [pc, #420]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b67      	ldr	r3, [pc, #412]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a66      	ldr	r2, [pc, #408]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001196:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d013      	beq.n	80011c8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a0:	f7ff fcfc 	bl	8000b9c <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011a8:	f7ff fcf8 	bl	8000b9c <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b64      	cmp	r3, #100	@ 0x64
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e2ad      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011ba:	4b5c      	ldr	r3, [pc, #368]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0xe0>
 80011c6:	e014      	b.n	80011f2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c8:	f7ff fce8 	bl	8000b9c <HAL_GetTick>
 80011cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d0:	f7ff fce4 	bl	8000b9c <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b64      	cmp	r3, #100	@ 0x64
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e299      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011e2:	4b52      	ldr	r3, [pc, #328]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f0      	bne.n	80011d0 <HAL_RCC_OscConfig+0x108>
 80011ee:	e000      	b.n	80011f2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d05a      	beq.n	80012b4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	2b04      	cmp	r3, #4
 8001202:	d005      	beq.n	8001210 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	2b0c      	cmp	r3, #12
 8001208:	d119      	bne.n	800123e <HAL_RCC_OscConfig+0x176>
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d116      	bne.n	800123e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001210:	4b46      	ldr	r3, [pc, #280]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <HAL_RCC_OscConfig+0x160>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d001      	beq.n	8001228 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e276      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001228:	4b40      	ldr	r3, [pc, #256]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	493d      	ldr	r1, [pc, #244]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001238:	4313      	orrs	r3, r2
 800123a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800123c:	e03a      	b.n	80012b4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d020      	beq.n	8001288 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001246:	4b3a      	ldr	r3, [pc, #232]	@ (8001330 <HAL_RCC_OscConfig+0x268>)
 8001248:	2201      	movs	r2, #1
 800124a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124c:	f7ff fca6 	bl	8000b9c <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001254:	f7ff fca2 	bl	8000b9c <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e257      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001266:	4b31      	ldr	r3, [pc, #196]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f0      	beq.n	8001254 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001272:	4b2e      	ldr	r3, [pc, #184]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	492a      	ldr	r1, [pc, #168]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001282:	4313      	orrs	r3, r2
 8001284:	604b      	str	r3, [r1, #4]
 8001286:	e015      	b.n	80012b4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001288:	4b29      	ldr	r3, [pc, #164]	@ (8001330 <HAL_RCC_OscConfig+0x268>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128e:	f7ff fc85 	bl	8000b9c <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001296:	f7ff fc81 	bl	8000b9c <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e236      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80012a8:	4b20      	ldr	r3, [pc, #128]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1f0      	bne.n	8001296 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0310 	and.w	r3, r3, #16
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 80b8 	beq.w	8001432 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d170      	bne.n	80013aa <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012c8:	4b18      	ldr	r3, [pc, #96]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d005      	beq.n	80012e0 <HAL_RCC_OscConfig+0x218>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e21a      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a1a      	ldr	r2, [r3, #32]
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d921      	bls.n	8001334 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a1b      	ldr	r3, [r3, #32]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fc7d 	bl	8001bf4 <RCC_SetFlashLatencyFromMSIRange>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e208      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001304:	4b09      	ldr	r3, [pc, #36]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	4906      	ldr	r1, [pc, #24]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001312:	4313      	orrs	r3, r2
 8001314:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001316:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	061b      	lsls	r3, r3, #24
 8001324:	4901      	ldr	r1, [pc, #4]	@ (800132c <HAL_RCC_OscConfig+0x264>)
 8001326:	4313      	orrs	r3, r2
 8001328:	604b      	str	r3, [r1, #4]
 800132a:	e020      	b.n	800136e <HAL_RCC_OscConfig+0x2a6>
 800132c:	40023800 	.word	0x40023800
 8001330:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001334:	4b99      	ldr	r3, [pc, #612]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4996      	ldr	r1, [pc, #600]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001342:	4313      	orrs	r3, r2
 8001344:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001346:	4b95      	ldr	r3, [pc, #596]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	061b      	lsls	r3, r3, #24
 8001354:	4991      	ldr	r1, [pc, #580]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001356:	4313      	orrs	r3, r2
 8001358:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a1b      	ldr	r3, [r3, #32]
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fc48 	bl	8001bf4 <RCC_SetFlashLatencyFromMSIRange>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e1d3      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	0b5b      	lsrs	r3, r3, #13
 8001374:	3301      	adds	r3, #1
 8001376:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800137e:	4a87      	ldr	r2, [pc, #540]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001380:	6892      	ldr	r2, [r2, #8]
 8001382:	0912      	lsrs	r2, r2, #4
 8001384:	f002 020f 	and.w	r2, r2, #15
 8001388:	4985      	ldr	r1, [pc, #532]	@ (80015a0 <HAL_RCC_OscConfig+0x4d8>)
 800138a:	5c8a      	ldrb	r2, [r1, r2]
 800138c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800138e:	4a85      	ldr	r2, [pc, #532]	@ (80015a4 <HAL_RCC_OscConfig+0x4dc>)
 8001390:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001392:	4b85      	ldr	r3, [pc, #532]	@ (80015a8 <HAL_RCC_OscConfig+0x4e0>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fbb4 	bl	8000b04 <HAL_InitTick>
 800139c:	4603      	mov	r3, r0
 800139e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d045      	beq.n	8001432 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	e1b5      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d029      	beq.n	8001406 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013b2:	4b7e      	ldr	r3, [pc, #504]	@ (80015ac <HAL_RCC_OscConfig+0x4e4>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fbf0 	bl	8000b9c <HAL_GetTick>
 80013bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013c0:	f7ff fbec 	bl	8000b9c <HAL_GetTick>
 80013c4:	4602      	mov	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e1a1      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80013d2:	4b72      	ldr	r3, [pc, #456]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d0f0      	beq.n	80013c0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013de:	4b6f      	ldr	r3, [pc, #444]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	496c      	ldr	r1, [pc, #432]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013f0:	4b6a      	ldr	r3, [pc, #424]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	061b      	lsls	r3, r3, #24
 80013fe:	4967      	ldr	r1, [pc, #412]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001400:	4313      	orrs	r3, r2
 8001402:	604b      	str	r3, [r1, #4]
 8001404:	e015      	b.n	8001432 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001406:	4b69      	ldr	r3, [pc, #420]	@ (80015ac <HAL_RCC_OscConfig+0x4e4>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fbc6 	bl	8000b9c <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001414:	f7ff fbc2 	bl	8000b9c <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e177      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001426:	4b5d      	ldr	r3, [pc, #372]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	2b00      	cmp	r3, #0
 800143c:	d030      	beq.n	80014a0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d016      	beq.n	8001474 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001446:	4b5a      	ldr	r3, [pc, #360]	@ (80015b0 <HAL_RCC_OscConfig+0x4e8>)
 8001448:	2201      	movs	r2, #1
 800144a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800144c:	f7ff fba6 	bl	8000b9c <HAL_GetTick>
 8001450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001454:	f7ff fba2 	bl	8000b9c <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e157      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001466:	4b4d      	ldr	r3, [pc, #308]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0x38c>
 8001472:	e015      	b.n	80014a0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001474:	4b4e      	ldr	r3, [pc, #312]	@ (80015b0 <HAL_RCC_OscConfig+0x4e8>)
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147a:	f7ff fb8f 	bl	8000b9c <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001482:	f7ff fb8b 	bl	8000b9c <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e140      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001494:	4b41      	ldr	r3, [pc, #260]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f0      	bne.n	8001482 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 80b5 	beq.w	8001618 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014b2:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80014b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10d      	bne.n	80014da <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	4b37      	ldr	r3, [pc, #220]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80014c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c2:	4a36      	ldr	r2, [pc, #216]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c8:	6253      	str	r3, [r2, #36]	@ 0x24
 80014ca:	4b34      	ldr	r3, [pc, #208]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 80014cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014d6:	2301      	movs	r3, #1
 80014d8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014da:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <HAL_RCC_OscConfig+0x4ec>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d118      	bne.n	8001518 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e6:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <HAL_RCC_OscConfig+0x4ec>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a32      	ldr	r2, [pc, #200]	@ (80015b4 <HAL_RCC_OscConfig+0x4ec>)
 80014ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014f2:	f7ff fb53 	bl	8000b9c <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014fa:	f7ff fb4f 	bl	8000b9c <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b64      	cmp	r3, #100	@ 0x64
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e104      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	4b29      	ldr	r3, [pc, #164]	@ (80015b4 <HAL_RCC_OscConfig+0x4ec>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f0      	beq.n	80014fa <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d106      	bne.n	800152e <HAL_RCC_OscConfig+0x466>
 8001520:	4b1e      	ldr	r3, [pc, #120]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001524:	4a1d      	ldr	r2, [pc, #116]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800152a:	6353      	str	r3, [r2, #52]	@ 0x34
 800152c:	e02d      	b.n	800158a <HAL_RCC_OscConfig+0x4c2>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0x488>
 8001536:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800153a:	4a18      	ldr	r2, [pc, #96]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 800153c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001540:	6353      	str	r3, [r2, #52]	@ 0x34
 8001542:	4b16      	ldr	r3, [pc, #88]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001546:	4a15      	ldr	r2, [pc, #84]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001548:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800154c:	6353      	str	r3, [r2, #52]	@ 0x34
 800154e:	e01c      	b.n	800158a <HAL_RCC_OscConfig+0x4c2>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	2b05      	cmp	r3, #5
 8001556:	d10c      	bne.n	8001572 <HAL_RCC_OscConfig+0x4aa>
 8001558:	4b10      	ldr	r3, [pc, #64]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 800155a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800155c:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 800155e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001562:	6353      	str	r3, [r2, #52]	@ 0x34
 8001564:	4b0d      	ldr	r3, [pc, #52]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001568:	4a0c      	ldr	r2, [pc, #48]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 800156a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800156e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001570:	e00b      	b.n	800158a <HAL_RCC_OscConfig+0x4c2>
 8001572:	4b0a      	ldr	r3, [pc, #40]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001576:	4a09      	ldr	r2, [pc, #36]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800157c:	6353      	str	r3, [r2, #52]	@ 0x34
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001582:	4a06      	ldr	r2, [pc, #24]	@ (800159c <HAL_RCC_OscConfig+0x4d4>)
 8001584:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001588:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d024      	beq.n	80015dc <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001592:	f7ff fb03 	bl	8000b9c <HAL_GetTick>
 8001596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001598:	e019      	b.n	80015ce <HAL_RCC_OscConfig+0x506>
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800
 80015a0:	08002b3c 	.word	0x08002b3c
 80015a4:	20000000 	.word	0x20000000
 80015a8:	20000004 	.word	0x20000004
 80015ac:	42470020 	.word	0x42470020
 80015b0:	42470680 	.word	0x42470680
 80015b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b8:	f7ff faf0 	bl	8000b9c <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e0a3      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80015ce:	4b54      	ldr	r3, [pc, #336]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 80015d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0ee      	beq.n	80015b8 <HAL_RCC_OscConfig+0x4f0>
 80015da:	e014      	b.n	8001606 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015dc:	f7ff fade 	bl	8000b9c <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e4:	f7ff fada 	bl	8000b9c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e08d      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80015fa:	4b49      	ldr	r3, [pc, #292]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 80015fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1ee      	bne.n	80015e4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001606:	7ffb      	ldrb	r3, [r7, #31]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d105      	bne.n	8001618 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800160c:	4b44      	ldr	r3, [pc, #272]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 800160e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001610:	4a43      	ldr	r2, [pc, #268]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 8001612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001616:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	2b00      	cmp	r3, #0
 800161e:	d079      	beq.n	8001714 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d056      	beq.n	80016d4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800162a:	2b02      	cmp	r3, #2
 800162c:	d13b      	bne.n	80016a6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162e:	4b3d      	ldr	r3, [pc, #244]	@ (8001724 <HAL_RCC_OscConfig+0x65c>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fab2 	bl	8000b9c <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff faae 	bl	8000b9c <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e063      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800164e:	4b34      	ldr	r3, [pc, #208]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f0      	bne.n	800163c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800165a:	4b31      	ldr	r3, [pc, #196]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800166a:	4319      	orrs	r1, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001670:	430b      	orrs	r3, r1
 8001672:	492b      	ldr	r1, [pc, #172]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 8001674:	4313      	orrs	r3, r2
 8001676:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001678:	4b2a      	ldr	r3, [pc, #168]	@ (8001724 <HAL_RCC_OscConfig+0x65c>)
 800167a:	2201      	movs	r2, #1
 800167c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff fa8d 	bl	8000b9c <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff fa89 	bl	8000b9c <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e03e      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001698:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x5be>
 80016a4:	e036      	b.n	8001714 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001724 <HAL_RCC_OscConfig+0x65c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ac:	f7ff fa76 	bl	8000b9c <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b4:	f7ff fa72 	bl	8000b9c <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e027      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016c6:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0x5ec>
 80016d2:	e01f      	b.n	8001714 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e01a      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <HAL_RCC_OscConfig+0x658>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d10d      	bne.n	8001710 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fe:	429a      	cmp	r2, r3
 8001700:	d106      	bne.n	8001710 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800170c:	429a      	cmp	r2, r3
 800170e:	d001      	beq.n	8001714 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e000      	b.n	8001716 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001714:	2300      	movs	r3, #0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	42470060 	.word	0x42470060

08001728 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d101      	bne.n	800173c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e11a      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800173c:	4b8f      	ldr	r3, [pc, #572]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	d919      	bls.n	800177e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d105      	bne.n	800175c <HAL_RCC_ClockConfig+0x34>
 8001750:	4b8a      	ldr	r3, [pc, #552]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a89      	ldr	r2, [pc, #548]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b87      	ldr	r3, [pc, #540]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f023 0201 	bic.w	r2, r3, #1
 8001764:	4985      	ldr	r1, [pc, #532]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	4313      	orrs	r3, r2
 800176a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176c:	4b83      	ldr	r3, [pc, #524]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d001      	beq.n	800177e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e0f9      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d008      	beq.n	800179c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178a:	4b7d      	ldr	r3, [pc, #500]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	497a      	ldr	r1, [pc, #488]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001798:	4313      	orrs	r3, r2
 800179a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f000 808e 	beq.w	80018c6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017b2:	4b73      	ldr	r3, [pc, #460]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d121      	bne.n	8001802 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e0d7      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d115      	bne.n	8001802 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0cb      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d107      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017e2:	4b67      	ldr	r3, [pc, #412]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d109      	bne.n	8001802 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e0bf      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017f2:	4b63      	ldr	r3, [pc, #396]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e0b7      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001802:	4b5f      	ldr	r3, [pc, #380]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f023 0203 	bic.w	r2, r3, #3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	495c      	ldr	r1, [pc, #368]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001810:	4313      	orrs	r3, r2
 8001812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001814:	f7ff f9c2 	bl	8000b9c <HAL_GetTick>
 8001818:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d112      	bne.n	8001848 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001822:	e00a      	b.n	800183a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001824:	f7ff f9ba 	bl	8000b9c <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001832:	4293      	cmp	r3, r2
 8001834:	d901      	bls.n	800183a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e09b      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800183a:	4b51      	ldr	r3, [pc, #324]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b08      	cmp	r3, #8
 8001844:	d1ee      	bne.n	8001824 <HAL_RCC_ClockConfig+0xfc>
 8001846:	e03e      	b.n	80018c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b03      	cmp	r3, #3
 800184e:	d112      	bne.n	8001876 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001850:	e00a      	b.n	8001868 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001852:	f7ff f9a3 	bl	8000b9c <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001860:	4293      	cmp	r3, r2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e084      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001868:	4b45      	ldr	r3, [pc, #276]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	2b0c      	cmp	r3, #12
 8001872:	d1ee      	bne.n	8001852 <HAL_RCC_ClockConfig+0x12a>
 8001874:	e027      	b.n	80018c6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d11d      	bne.n	80018ba <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800187e:	e00a      	b.n	8001896 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001880:	f7ff f98c 	bl	8000b9c <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800188e:	4293      	cmp	r3, r2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e06d      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001896:	4b3a      	ldr	r3, [pc, #232]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d1ee      	bne.n	8001880 <HAL_RCC_ClockConfig+0x158>
 80018a2:	e010      	b.n	80018c6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a4:	f7ff f97a 	bl	8000b9c <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e05b      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018ba:	4b31      	ldr	r3, [pc, #196]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1ee      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018c6:	4b2d      	ldr	r3, [pc, #180]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d219      	bcs.n	8001908 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d105      	bne.n	80018e6 <HAL_RCC_ClockConfig+0x1be>
 80018da:	4b28      	ldr	r3, [pc, #160]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a27      	ldr	r2, [pc, #156]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	4b25      	ldr	r3, [pc, #148]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f023 0201 	bic.w	r2, r3, #1
 80018ee:	4923      	ldr	r1, [pc, #140]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <HAL_RCC_ClockConfig+0x254>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d001      	beq.n	8001908 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e034      	b.n	8001972 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d008      	beq.n	8001926 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001914:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4917      	ldr	r1, [pc, #92]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	490f      	ldr	r1, [pc, #60]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001946:	f000 f823 	bl	8001990 <HAL_RCC_GetSysClockFreq>
 800194a:	4602      	mov	r2, r0
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <HAL_RCC_ClockConfig+0x258>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	490b      	ldr	r1, [pc, #44]	@ (8001984 <HAL_RCC_ClockConfig+0x25c>)
 8001958:	5ccb      	ldrb	r3, [r1, r3]
 800195a:	fa22 f303 	lsr.w	r3, r2, r3
 800195e:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <HAL_RCC_ClockConfig+0x260>)
 8001960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <HAL_RCC_ClockConfig+0x264>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff f8cc 	bl	8000b04 <HAL_InitTick>
 800196c:	4603      	mov	r3, r0
 800196e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001970:	7afb      	ldrb	r3, [r7, #11]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023c00 	.word	0x40023c00
 8001980:	40023800 	.word	0x40023800
 8001984:	08002b3c 	.word	0x08002b3c
 8001988:	20000000 	.word	0x20000000
 800198c:	20000004 	.word	0x20000004

08001990 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001994:	b092      	sub	sp, #72	@ 0x48
 8001996:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001998:	4b79      	ldr	r3, [pc, #484]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800199e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b0c      	cmp	r3, #12
 80019a6:	d00d      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0x34>
 80019a8:	2b0c      	cmp	r3, #12
 80019aa:	f200 80d5 	bhi.w	8001b58 <HAL_RCC_GetSysClockFreq+0x1c8>
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	d002      	beq.n	80019b8 <HAL_RCC_GetSysClockFreq+0x28>
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d003      	beq.n	80019be <HAL_RCC_GetSysClockFreq+0x2e>
 80019b6:	e0cf      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019b8:	4b72      	ldr	r3, [pc, #456]	@ (8001b84 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80019ba:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80019bc:	e0da      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019be:	4b72      	ldr	r3, [pc, #456]	@ (8001b88 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80019c0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 80019c2:	e0d7      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80019c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019c6:	0c9b      	lsrs	r3, r3, #18
 80019c8:	f003 020f 	and.w	r2, r3, #15
 80019cc:	4b6f      	ldr	r3, [pc, #444]	@ (8001b8c <HAL_RCC_GetSysClockFreq+0x1fc>)
 80019ce:	5c9b      	ldrb	r3, [r3, r2]
 80019d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80019d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019d4:	0d9b      	lsrs	r3, r3, #22
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	3301      	adds	r3, #1
 80019dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019de:	4b68      	ldr	r3, [pc, #416]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d05d      	beq.n	8001aa6 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80019ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019ec:	2200      	movs	r2, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	4611      	mov	r1, r2
 80019f2:	4604      	mov	r4, r0
 80019f4:	460d      	mov	r5, r1
 80019f6:	4622      	mov	r2, r4
 80019f8:	462b      	mov	r3, r5
 80019fa:	f04f 0000 	mov.w	r0, #0
 80019fe:	f04f 0100 	mov.w	r1, #0
 8001a02:	0159      	lsls	r1, r3, #5
 8001a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a08:	0150      	lsls	r0, r2, #5
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4621      	mov	r1, r4
 8001a10:	1a51      	subs	r1, r2, r1
 8001a12:	6139      	str	r1, [r7, #16]
 8001a14:	4629      	mov	r1, r5
 8001a16:	eb63 0301 	sbc.w	r3, r3, r1
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a28:	4659      	mov	r1, fp
 8001a2a:	018b      	lsls	r3, r1, #6
 8001a2c:	4651      	mov	r1, sl
 8001a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a32:	4651      	mov	r1, sl
 8001a34:	018a      	lsls	r2, r1, #6
 8001a36:	46d4      	mov	ip, sl
 8001a38:	ebb2 080c 	subs.w	r8, r2, ip
 8001a3c:	4659      	mov	r1, fp
 8001a3e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	f04f 0300 	mov.w	r3, #0
 8001a4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a56:	4690      	mov	r8, r2
 8001a58:	4699      	mov	r9, r3
 8001a5a:	4623      	mov	r3, r4
 8001a5c:	eb18 0303 	adds.w	r3, r8, r3
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	462b      	mov	r3, r5
 8001a64:	eb49 0303 	adc.w	r3, r9, r3
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	f04f 0200 	mov.w	r2, #0
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a76:	4629      	mov	r1, r5
 8001a78:	024b      	lsls	r3, r1, #9
 8001a7a:	4620      	mov	r0, r4
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	4604      	mov	r4, r0
 8001a80:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001a84:	4601      	mov	r1, r0
 8001a86:	024a      	lsls	r2, r1, #9
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a8e:	2200      	movs	r2, #0
 8001a90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a98:	f7fe fb70 	bl	800017c <__aeabi_uldivmod>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001aa4:	e055      	b.n	8001b52 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	623b      	str	r3, [r7, #32]
 8001aac:	627a      	str	r2, [r7, #36]	@ 0x24
 8001aae:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ab2:	4642      	mov	r2, r8
 8001ab4:	464b      	mov	r3, r9
 8001ab6:	f04f 0000 	mov.w	r0, #0
 8001aba:	f04f 0100 	mov.w	r1, #0
 8001abe:	0159      	lsls	r1, r3, #5
 8001ac0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ac4:	0150      	lsls	r0, r2, #5
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	46c4      	mov	ip, r8
 8001acc:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001ad0:	4640      	mov	r0, r8
 8001ad2:	4649      	mov	r1, r9
 8001ad4:	468c      	mov	ip, r1
 8001ad6:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ae6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001aea:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001aee:	ebb2 040a 	subs.w	r4, r2, sl
 8001af2:	eb63 050b 	sbc.w	r5, r3, fp
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	00eb      	lsls	r3, r5, #3
 8001b00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b04:	00e2      	lsls	r2, r4, #3
 8001b06:	4614      	mov	r4, r2
 8001b08:	461d      	mov	r5, r3
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	18e3      	adds	r3, r4, r3
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	460b      	mov	r3, r1
 8001b12:	eb45 0303 	adc.w	r3, r5, r3
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	f04f 0200 	mov.w	r2, #0
 8001b1c:	f04f 0300 	mov.w	r3, #0
 8001b20:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b24:	4629      	mov	r1, r5
 8001b26:	028b      	lsls	r3, r1, #10
 8001b28:	4620      	mov	r0, r4
 8001b2a:	4629      	mov	r1, r5
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001b32:	4601      	mov	r1, r0
 8001b34:	028a      	lsls	r2, r1, #10
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	61bb      	str	r3, [r7, #24]
 8001b40:	61fa      	str	r2, [r7, #28]
 8001b42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b46:	f7fe fb19 	bl	800017c <__aeabi_uldivmod>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4613      	mov	r3, r2
 8001b50:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8001b52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b54:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001b56:	e00d      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	0b5b      	lsrs	r3, r3, #13
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b66:	3301      	adds	r3, #1
 8001b68:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001b72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3748      	adds	r7, #72	@ 0x48
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	00f42400 	.word	0x00f42400
 8001b88:	007a1200 	.word	0x007a1200
 8001b8c:	08002b30 	.word	0x08002b30

08001b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b94:	4b02      	ldr	r3, [pc, #8]	@ (8001ba0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	20000000 	.word	0x20000000

08001ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ba8:	f7ff fff2 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bac:	4602      	mov	r2, r0
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	0a1b      	lsrs	r3, r3, #8
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	4903      	ldr	r1, [pc, #12]	@ (8001bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bba:	5ccb      	ldrb	r3, [r1, r3]
 8001bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	08002b4c 	.word	0x08002b4c

08001bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001bd0:	f7ff ffde 	bl	8001b90 <HAL_RCC_GetHCLKFreq>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	0adb      	lsrs	r3, r3, #11
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	4903      	ldr	r1, [pc, #12]	@ (8001bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001be2:	5ccb      	ldrb	r3, [r1, r3]
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	08002b4c 	.word	0x08002b4c

08001bf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b087      	sub	sp, #28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c00:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d12c      	bne.n	8001c66 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c0c:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d005      	beq.n	8001c24 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001c18:	4b24      	ldr	r3, [pc, #144]	@ (8001cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	e016      	b.n	8001c52 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c24:	4b20      	ldr	r3, [pc, #128]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c2e:	6253      	str	r3, [r2, #36]	@ 0x24
 8001c30:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001c44:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c46:	4b18      	ldr	r3, [pc, #96]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ca8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001c4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c50:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001c58:	d105      	bne.n	8001c66 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001c60:	d101      	bne.n	8001c66 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001c62:	2301      	movs	r3, #1
 8001c64:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d105      	bne.n	8001c78 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001c6c:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f023 0201 	bic.w	r2, r3, #1
 8001c80:	490b      	ldr	r1, [pc, #44]	@ (8001cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	371c      	adds	r7, #28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40007000 	.word	0x40007000
 8001cb0:	40023c00 	.word	0x40023c00

08001cb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e042      	b.n	8001d4c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7fe fdda 	bl	8000894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2224      	movs	r2, #36	@ 0x24
 8001ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001cf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f971 	bl	8001fe0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	691a      	ldr	r2, [r3, #16]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001d1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68da      	ldr	r2, [r3, #12]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2220      	movs	r2, #32
 8001d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	@ 0x28
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	4613      	mov	r3, r2
 8001d62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b20      	cmp	r3, #32
 8001d72:	d175      	bne.n	8001e60 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <HAL_UART_Transmit+0x2c>
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e06e      	b.n	8001e62 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2200      	movs	r2, #0
 8001d88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2221      	movs	r2, #33	@ 0x21
 8001d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d92:	f7fe ff03 	bl	8000b9c <HAL_GetTick>
 8001d96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	88fa      	ldrh	r2, [r7, #6]
 8001d9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	88fa      	ldrh	r2, [r7, #6]
 8001da2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dac:	d108      	bne.n	8001dc0 <HAL_UART_Transmit+0x6c>
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d104      	bne.n	8001dc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	61bb      	str	r3, [r7, #24]
 8001dbe:	e003      	b.n	8001dc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001dc8:	e02e      	b.n	8001e28 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2180      	movs	r1, #128	@ 0x80
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f848 	bl	8001e6a <UART_WaitOnFlagUntilTimeout>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2220      	movs	r2, #32
 8001de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e03a      	b.n	8001e62 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d10b      	bne.n	8001e0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	3302      	adds	r3, #2
 8001e06:	61bb      	str	r3, [r7, #24]
 8001e08:	e007      	b.n	8001e1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	781a      	ldrb	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	3301      	adds	r3, #1
 8001e18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1cb      	bne.n	8001dca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2140      	movs	r1, #64	@ 0x40
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f000 f814 	bl	8001e6a <UART_WaitOnFlagUntilTimeout>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e006      	b.n	8001e62 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2220      	movs	r2, #32
 8001e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e000      	b.n	8001e62 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001e60:	2302      	movs	r3, #2
  }
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3720      	adds	r7, #32
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	603b      	str	r3, [r7, #0]
 8001e76:	4613      	mov	r3, r2
 8001e78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e7a:	e03b      	b.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e82:	d037      	beq.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e84:	f7fe fe8a 	bl	8000b9c <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	6a3a      	ldr	r2, [r7, #32]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d302      	bcc.n	8001e9a <UART_WaitOnFlagUntilTimeout+0x30>
 8001e94:	6a3b      	ldr	r3, [r7, #32]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e03a      	b.n	8001f14 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d023      	beq.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b80      	cmp	r3, #128	@ 0x80
 8001eb0:	d020      	beq.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	2b40      	cmp	r3, #64	@ 0x40
 8001eb6:	d01d      	beq.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b08      	cmp	r3, #8
 8001ec4:	d116      	bne.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f000 f81d 	bl	8001f1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2208      	movs	r2, #8
 8001ee6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e00f      	b.n	8001f14 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	4013      	ands	r3, r2
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	bf0c      	ite	eq
 8001f04:	2301      	moveq	r3, #1
 8001f06:	2300      	movne	r3, #0
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d0b4      	beq.n	8001e7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b095      	sub	sp, #84	@ 0x54
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	330c      	adds	r3, #12
 8001f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f2e:	e853 3f00 	ldrex	r3, [r3]
 8001f32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	330c      	adds	r3, #12
 8001f42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f44:	643a      	str	r2, [r7, #64]	@ 0x40
 8001f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001f4c:	e841 2300 	strex	r3, r2, [r1]
 8001f50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1e5      	bne.n	8001f24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	3314      	adds	r3, #20
 8001f5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f60:	6a3b      	ldr	r3, [r7, #32]
 8001f62:	e853 3f00 	ldrex	r3, [r3]
 8001f66:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f023 0301 	bic.w	r3, r3, #1
 8001f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	3314      	adds	r3, #20
 8001f76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f80:	e841 2300 	strex	r3, r2, [r1]
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1e5      	bne.n	8001f58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d119      	bne.n	8001fc8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	330c      	adds	r3, #12
 8001f9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	e853 3f00 	ldrex	r3, [r3]
 8001fa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f023 0310 	bic.w	r3, r3, #16
 8001faa:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	330c      	adds	r3, #12
 8001fb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fb4:	61ba      	str	r2, [r7, #24]
 8001fb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fb8:	6979      	ldr	r1, [r7, #20]
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	e841 2300 	strex	r3, r2, [r1]
 8001fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1e5      	bne.n	8001f94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001fd6:	bf00      	nop
 8001fd8:	3754      	adds	r7, #84	@ 0x54
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	4313      	orrs	r3, r2
 8002014:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002020:	f023 030c 	bic.w	r3, r3, #12
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	6812      	ldr	r2, [r2, #0]
 8002028:	68b9      	ldr	r1, [r7, #8]
 800202a:	430b      	orrs	r3, r1
 800202c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699a      	ldr	r2, [r3, #24]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a55      	ldr	r2, [pc, #340]	@ (80021a0 <UART_SetConfig+0x1c0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d103      	bne.n	8002056 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800204e:	f7ff fdbd 	bl	8001bcc <HAL_RCC_GetPCLK2Freq>
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	e002      	b.n	800205c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002056:	f7ff fda5 	bl	8001ba4 <HAL_RCC_GetPCLK1Freq>
 800205a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002064:	d14c      	bne.n	8002100 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	009a      	lsls	r2, r3, #2
 8002070:	441a      	add	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	fbb2 f3f3 	udiv	r3, r2, r3
 800207c:	4a49      	ldr	r2, [pc, #292]	@ (80021a4 <UART_SetConfig+0x1c4>)
 800207e:	fba2 2303 	umull	r2, r3, r2, r3
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	0119      	lsls	r1, r3, #4
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4613      	mov	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	009a      	lsls	r2, r3, #2
 8002090:	441a      	add	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fbb2 f2f3 	udiv	r2, r2, r3
 800209c:	4b41      	ldr	r3, [pc, #260]	@ (80021a4 <UART_SetConfig+0x1c4>)
 800209e:	fba3 0302 	umull	r0, r3, r3, r2
 80020a2:	095b      	lsrs	r3, r3, #5
 80020a4:	2064      	movs	r0, #100	@ 0x64
 80020a6:	fb00 f303 	mul.w	r3, r0, r3
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	3332      	adds	r3, #50	@ 0x32
 80020b0:	4a3c      	ldr	r2, [pc, #240]	@ (80021a4 <UART_SetConfig+0x1c4>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	095b      	lsrs	r3, r3, #5
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80020be:	4419      	add	r1, r3
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	009a      	lsls	r2, r3, #2
 80020ca:	441a      	add	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80020d6:	4b33      	ldr	r3, [pc, #204]	@ (80021a4 <UART_SetConfig+0x1c4>)
 80020d8:	fba3 0302 	umull	r0, r3, r3, r2
 80020dc:	095b      	lsrs	r3, r3, #5
 80020de:	2064      	movs	r0, #100	@ 0x64
 80020e0:	fb00 f303 	mul.w	r3, r0, r3
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	3332      	adds	r3, #50	@ 0x32
 80020ea:	4a2e      	ldr	r2, [pc, #184]	@ (80021a4 <UART_SetConfig+0x1c4>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	095b      	lsrs	r3, r3, #5
 80020f2:	f003 0207 	and.w	r2, r3, #7
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	440a      	add	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80020fe:	e04a      	b.n	8002196 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	009a      	lsls	r2, r3, #2
 800210a:	441a      	add	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	fbb2 f3f3 	udiv	r3, r2, r3
 8002116:	4a23      	ldr	r2, [pc, #140]	@ (80021a4 <UART_SetConfig+0x1c4>)
 8002118:	fba2 2303 	umull	r2, r3, r2, r3
 800211c:	095b      	lsrs	r3, r3, #5
 800211e:	0119      	lsls	r1, r3, #4
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	009a      	lsls	r2, r3, #2
 800212a:	441a      	add	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	fbb2 f2f3 	udiv	r2, r2, r3
 8002136:	4b1b      	ldr	r3, [pc, #108]	@ (80021a4 <UART_SetConfig+0x1c4>)
 8002138:	fba3 0302 	umull	r0, r3, r3, r2
 800213c:	095b      	lsrs	r3, r3, #5
 800213e:	2064      	movs	r0, #100	@ 0x64
 8002140:	fb00 f303 	mul.w	r3, r0, r3
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	3332      	adds	r3, #50	@ 0x32
 800214a:	4a16      	ldr	r2, [pc, #88]	@ (80021a4 <UART_SetConfig+0x1c4>)
 800214c:	fba2 2303 	umull	r2, r3, r2, r3
 8002150:	095b      	lsrs	r3, r3, #5
 8002152:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002156:	4419      	add	r1, r3
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	009a      	lsls	r2, r3, #2
 8002162:	441a      	add	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	fbb2 f2f3 	udiv	r2, r2, r3
 800216e:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <UART_SetConfig+0x1c4>)
 8002170:	fba3 0302 	umull	r0, r3, r3, r2
 8002174:	095b      	lsrs	r3, r3, #5
 8002176:	2064      	movs	r0, #100	@ 0x64
 8002178:	fb00 f303 	mul.w	r3, r0, r3
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	3332      	adds	r3, #50	@ 0x32
 8002182:	4a08      	ldr	r2, [pc, #32]	@ (80021a4 <UART_SetConfig+0x1c4>)
 8002184:	fba2 2303 	umull	r2, r3, r2, r3
 8002188:	095b      	lsrs	r3, r3, #5
 800218a:	f003 020f 	and.w	r2, r3, #15
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	440a      	add	r2, r1
 8002194:	609a      	str	r2, [r3, #8]
}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40013800 	.word	0x40013800
 80021a4:	51eb851f 	.word	0x51eb851f

080021a8 <std>:
 80021a8:	2300      	movs	r3, #0
 80021aa:	b510      	push	{r4, lr}
 80021ac:	4604      	mov	r4, r0
 80021ae:	e9c0 3300 	strd	r3, r3, [r0]
 80021b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80021b6:	6083      	str	r3, [r0, #8]
 80021b8:	8181      	strh	r1, [r0, #12]
 80021ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80021bc:	81c2      	strh	r2, [r0, #14]
 80021be:	6183      	str	r3, [r0, #24]
 80021c0:	4619      	mov	r1, r3
 80021c2:	2208      	movs	r2, #8
 80021c4:	305c      	adds	r0, #92	@ 0x5c
 80021c6:	f000 f9e7 	bl	8002598 <memset>
 80021ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002200 <std+0x58>)
 80021cc:	6224      	str	r4, [r4, #32]
 80021ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80021d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <std+0x5c>)
 80021d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <std+0x60>)
 80021d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <std+0x64>)
 80021da:	6323      	str	r3, [r4, #48]	@ 0x30
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <std+0x68>)
 80021de:	429c      	cmp	r4, r3
 80021e0:	d006      	beq.n	80021f0 <std+0x48>
 80021e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80021e6:	4294      	cmp	r4, r2
 80021e8:	d002      	beq.n	80021f0 <std+0x48>
 80021ea:	33d0      	adds	r3, #208	@ 0xd0
 80021ec:	429c      	cmp	r4, r3
 80021ee:	d105      	bne.n	80021fc <std+0x54>
 80021f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80021f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021f8:	f000 ba46 	b.w	8002688 <__retarget_lock_init_recursive>
 80021fc:	bd10      	pop	{r4, pc}
 80021fe:	bf00      	nop
 8002200:	080023e9 	.word	0x080023e9
 8002204:	0800240b 	.word	0x0800240b
 8002208:	08002443 	.word	0x08002443
 800220c:	08002467 	.word	0x08002467
 8002210:	200000d8 	.word	0x200000d8

08002214 <stdio_exit_handler>:
 8002214:	4a02      	ldr	r2, [pc, #8]	@ (8002220 <stdio_exit_handler+0xc>)
 8002216:	4903      	ldr	r1, [pc, #12]	@ (8002224 <stdio_exit_handler+0x10>)
 8002218:	4803      	ldr	r0, [pc, #12]	@ (8002228 <stdio_exit_handler+0x14>)
 800221a:	f000 b869 	b.w	80022f0 <_fwalk_sglue>
 800221e:	bf00      	nop
 8002220:	2000000c 	.word	0x2000000c
 8002224:	0800297d 	.word	0x0800297d
 8002228:	2000001c 	.word	0x2000001c

0800222c <cleanup_stdio>:
 800222c:	6841      	ldr	r1, [r0, #4]
 800222e:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <cleanup_stdio+0x34>)
 8002230:	b510      	push	{r4, lr}
 8002232:	4299      	cmp	r1, r3
 8002234:	4604      	mov	r4, r0
 8002236:	d001      	beq.n	800223c <cleanup_stdio+0x10>
 8002238:	f000 fba0 	bl	800297c <_fflush_r>
 800223c:	68a1      	ldr	r1, [r4, #8]
 800223e:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <cleanup_stdio+0x38>)
 8002240:	4299      	cmp	r1, r3
 8002242:	d002      	beq.n	800224a <cleanup_stdio+0x1e>
 8002244:	4620      	mov	r0, r4
 8002246:	f000 fb99 	bl	800297c <_fflush_r>
 800224a:	68e1      	ldr	r1, [r4, #12]
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <cleanup_stdio+0x3c>)
 800224e:	4299      	cmp	r1, r3
 8002250:	d004      	beq.n	800225c <cleanup_stdio+0x30>
 8002252:	4620      	mov	r0, r4
 8002254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002258:	f000 bb90 	b.w	800297c <_fflush_r>
 800225c:	bd10      	pop	{r4, pc}
 800225e:	bf00      	nop
 8002260:	200000d8 	.word	0x200000d8
 8002264:	20000140 	.word	0x20000140
 8002268:	200001a8 	.word	0x200001a8

0800226c <global_stdio_init.part.0>:
 800226c:	b510      	push	{r4, lr}
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <global_stdio_init.part.0+0x30>)
 8002270:	4c0b      	ldr	r4, [pc, #44]	@ (80022a0 <global_stdio_init.part.0+0x34>)
 8002272:	4a0c      	ldr	r2, [pc, #48]	@ (80022a4 <global_stdio_init.part.0+0x38>)
 8002274:	4620      	mov	r0, r4
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	2104      	movs	r1, #4
 800227a:	2200      	movs	r2, #0
 800227c:	f7ff ff94 	bl	80021a8 <std>
 8002280:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002284:	2201      	movs	r2, #1
 8002286:	2109      	movs	r1, #9
 8002288:	f7ff ff8e 	bl	80021a8 <std>
 800228c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002290:	2202      	movs	r2, #2
 8002292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002296:	2112      	movs	r1, #18
 8002298:	f7ff bf86 	b.w	80021a8 <std>
 800229c:	20000210 	.word	0x20000210
 80022a0:	200000d8 	.word	0x200000d8
 80022a4:	08002215 	.word	0x08002215

080022a8 <__sfp_lock_acquire>:
 80022a8:	4801      	ldr	r0, [pc, #4]	@ (80022b0 <__sfp_lock_acquire+0x8>)
 80022aa:	f000 b9ee 	b.w	800268a <__retarget_lock_acquire_recursive>
 80022ae:	bf00      	nop
 80022b0:	20000219 	.word	0x20000219

080022b4 <__sfp_lock_release>:
 80022b4:	4801      	ldr	r0, [pc, #4]	@ (80022bc <__sfp_lock_release+0x8>)
 80022b6:	f000 b9e9 	b.w	800268c <__retarget_lock_release_recursive>
 80022ba:	bf00      	nop
 80022bc:	20000219 	.word	0x20000219

080022c0 <__sinit>:
 80022c0:	b510      	push	{r4, lr}
 80022c2:	4604      	mov	r4, r0
 80022c4:	f7ff fff0 	bl	80022a8 <__sfp_lock_acquire>
 80022c8:	6a23      	ldr	r3, [r4, #32]
 80022ca:	b11b      	cbz	r3, 80022d4 <__sinit+0x14>
 80022cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022d0:	f7ff bff0 	b.w	80022b4 <__sfp_lock_release>
 80022d4:	4b04      	ldr	r3, [pc, #16]	@ (80022e8 <__sinit+0x28>)
 80022d6:	6223      	str	r3, [r4, #32]
 80022d8:	4b04      	ldr	r3, [pc, #16]	@ (80022ec <__sinit+0x2c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f5      	bne.n	80022cc <__sinit+0xc>
 80022e0:	f7ff ffc4 	bl	800226c <global_stdio_init.part.0>
 80022e4:	e7f2      	b.n	80022cc <__sinit+0xc>
 80022e6:	bf00      	nop
 80022e8:	0800222d 	.word	0x0800222d
 80022ec:	20000210 	.word	0x20000210

080022f0 <_fwalk_sglue>:
 80022f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022f4:	4607      	mov	r7, r0
 80022f6:	4688      	mov	r8, r1
 80022f8:	4614      	mov	r4, r2
 80022fa:	2600      	movs	r6, #0
 80022fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002300:	f1b9 0901 	subs.w	r9, r9, #1
 8002304:	d505      	bpl.n	8002312 <_fwalk_sglue+0x22>
 8002306:	6824      	ldr	r4, [r4, #0]
 8002308:	2c00      	cmp	r4, #0
 800230a:	d1f7      	bne.n	80022fc <_fwalk_sglue+0xc>
 800230c:	4630      	mov	r0, r6
 800230e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002312:	89ab      	ldrh	r3, [r5, #12]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d907      	bls.n	8002328 <_fwalk_sglue+0x38>
 8002318:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800231c:	3301      	adds	r3, #1
 800231e:	d003      	beq.n	8002328 <_fwalk_sglue+0x38>
 8002320:	4629      	mov	r1, r5
 8002322:	4638      	mov	r0, r7
 8002324:	47c0      	blx	r8
 8002326:	4306      	orrs	r6, r0
 8002328:	3568      	adds	r5, #104	@ 0x68
 800232a:	e7e9      	b.n	8002300 <_fwalk_sglue+0x10>

0800232c <_puts_r>:
 800232c:	6a03      	ldr	r3, [r0, #32]
 800232e:	b570      	push	{r4, r5, r6, lr}
 8002330:	4605      	mov	r5, r0
 8002332:	460e      	mov	r6, r1
 8002334:	6884      	ldr	r4, [r0, #8]
 8002336:	b90b      	cbnz	r3, 800233c <_puts_r+0x10>
 8002338:	f7ff ffc2 	bl	80022c0 <__sinit>
 800233c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800233e:	07db      	lsls	r3, r3, #31
 8002340:	d405      	bmi.n	800234e <_puts_r+0x22>
 8002342:	89a3      	ldrh	r3, [r4, #12]
 8002344:	0598      	lsls	r0, r3, #22
 8002346:	d402      	bmi.n	800234e <_puts_r+0x22>
 8002348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800234a:	f000 f99e 	bl	800268a <__retarget_lock_acquire_recursive>
 800234e:	89a3      	ldrh	r3, [r4, #12]
 8002350:	0719      	lsls	r1, r3, #28
 8002352:	d502      	bpl.n	800235a <_puts_r+0x2e>
 8002354:	6923      	ldr	r3, [r4, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d135      	bne.n	80023c6 <_puts_r+0x9a>
 800235a:	4621      	mov	r1, r4
 800235c:	4628      	mov	r0, r5
 800235e:	f000 f8c5 	bl	80024ec <__swsetup_r>
 8002362:	b380      	cbz	r0, 80023c6 <_puts_r+0x9a>
 8002364:	f04f 35ff 	mov.w	r5, #4294967295
 8002368:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800236a:	07da      	lsls	r2, r3, #31
 800236c:	d405      	bmi.n	800237a <_puts_r+0x4e>
 800236e:	89a3      	ldrh	r3, [r4, #12]
 8002370:	059b      	lsls	r3, r3, #22
 8002372:	d402      	bmi.n	800237a <_puts_r+0x4e>
 8002374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002376:	f000 f989 	bl	800268c <__retarget_lock_release_recursive>
 800237a:	4628      	mov	r0, r5
 800237c:	bd70      	pop	{r4, r5, r6, pc}
 800237e:	2b00      	cmp	r3, #0
 8002380:	da04      	bge.n	800238c <_puts_r+0x60>
 8002382:	69a2      	ldr	r2, [r4, #24]
 8002384:	429a      	cmp	r2, r3
 8002386:	dc17      	bgt.n	80023b8 <_puts_r+0x8c>
 8002388:	290a      	cmp	r1, #10
 800238a:	d015      	beq.n	80023b8 <_puts_r+0x8c>
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	6022      	str	r2, [r4, #0]
 8002392:	7019      	strb	r1, [r3, #0]
 8002394:	68a3      	ldr	r3, [r4, #8]
 8002396:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800239a:	3b01      	subs	r3, #1
 800239c:	60a3      	str	r3, [r4, #8]
 800239e:	2900      	cmp	r1, #0
 80023a0:	d1ed      	bne.n	800237e <_puts_r+0x52>
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	da11      	bge.n	80023ca <_puts_r+0x9e>
 80023a6:	4622      	mov	r2, r4
 80023a8:	210a      	movs	r1, #10
 80023aa:	4628      	mov	r0, r5
 80023ac:	f000 f85f 	bl	800246e <__swbuf_r>
 80023b0:	3001      	adds	r0, #1
 80023b2:	d0d7      	beq.n	8002364 <_puts_r+0x38>
 80023b4:	250a      	movs	r5, #10
 80023b6:	e7d7      	b.n	8002368 <_puts_r+0x3c>
 80023b8:	4622      	mov	r2, r4
 80023ba:	4628      	mov	r0, r5
 80023bc:	f000 f857 	bl	800246e <__swbuf_r>
 80023c0:	3001      	adds	r0, #1
 80023c2:	d1e7      	bne.n	8002394 <_puts_r+0x68>
 80023c4:	e7ce      	b.n	8002364 <_puts_r+0x38>
 80023c6:	3e01      	subs	r6, #1
 80023c8:	e7e4      	b.n	8002394 <_puts_r+0x68>
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	6022      	str	r2, [r4, #0]
 80023d0:	220a      	movs	r2, #10
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	e7ee      	b.n	80023b4 <_puts_r+0x88>
	...

080023d8 <puts>:
 80023d8:	4b02      	ldr	r3, [pc, #8]	@ (80023e4 <puts+0xc>)
 80023da:	4601      	mov	r1, r0
 80023dc:	6818      	ldr	r0, [r3, #0]
 80023de:	f7ff bfa5 	b.w	800232c <_puts_r>
 80023e2:	bf00      	nop
 80023e4:	20000018 	.word	0x20000018

080023e8 <__sread>:
 80023e8:	b510      	push	{r4, lr}
 80023ea:	460c      	mov	r4, r1
 80023ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023f0:	f000 f8fc 	bl	80025ec <_read_r>
 80023f4:	2800      	cmp	r0, #0
 80023f6:	bfab      	itete	ge
 80023f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80023fa:	89a3      	ldrhlt	r3, [r4, #12]
 80023fc:	181b      	addge	r3, r3, r0
 80023fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002402:	bfac      	ite	ge
 8002404:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002406:	81a3      	strhlt	r3, [r4, #12]
 8002408:	bd10      	pop	{r4, pc}

0800240a <__swrite>:
 800240a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800240e:	461f      	mov	r7, r3
 8002410:	898b      	ldrh	r3, [r1, #12]
 8002412:	4605      	mov	r5, r0
 8002414:	05db      	lsls	r3, r3, #23
 8002416:	460c      	mov	r4, r1
 8002418:	4616      	mov	r6, r2
 800241a:	d505      	bpl.n	8002428 <__swrite+0x1e>
 800241c:	2302      	movs	r3, #2
 800241e:	2200      	movs	r2, #0
 8002420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002424:	f000 f8d0 	bl	80025c8 <_lseek_r>
 8002428:	89a3      	ldrh	r3, [r4, #12]
 800242a:	4632      	mov	r2, r6
 800242c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002430:	81a3      	strh	r3, [r4, #12]
 8002432:	4628      	mov	r0, r5
 8002434:	463b      	mov	r3, r7
 8002436:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800243a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800243e:	f000 b8e7 	b.w	8002610 <_write_r>

08002442 <__sseek>:
 8002442:	b510      	push	{r4, lr}
 8002444:	460c      	mov	r4, r1
 8002446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800244a:	f000 f8bd 	bl	80025c8 <_lseek_r>
 800244e:	1c43      	adds	r3, r0, #1
 8002450:	89a3      	ldrh	r3, [r4, #12]
 8002452:	bf15      	itete	ne
 8002454:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002456:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800245a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800245e:	81a3      	strheq	r3, [r4, #12]
 8002460:	bf18      	it	ne
 8002462:	81a3      	strhne	r3, [r4, #12]
 8002464:	bd10      	pop	{r4, pc}

08002466 <__sclose>:
 8002466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800246a:	f000 b89d 	b.w	80025a8 <_close_r>

0800246e <__swbuf_r>:
 800246e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002470:	460e      	mov	r6, r1
 8002472:	4614      	mov	r4, r2
 8002474:	4605      	mov	r5, r0
 8002476:	b118      	cbz	r0, 8002480 <__swbuf_r+0x12>
 8002478:	6a03      	ldr	r3, [r0, #32]
 800247a:	b90b      	cbnz	r3, 8002480 <__swbuf_r+0x12>
 800247c:	f7ff ff20 	bl	80022c0 <__sinit>
 8002480:	69a3      	ldr	r3, [r4, #24]
 8002482:	60a3      	str	r3, [r4, #8]
 8002484:	89a3      	ldrh	r3, [r4, #12]
 8002486:	071a      	lsls	r2, r3, #28
 8002488:	d501      	bpl.n	800248e <__swbuf_r+0x20>
 800248a:	6923      	ldr	r3, [r4, #16]
 800248c:	b943      	cbnz	r3, 80024a0 <__swbuf_r+0x32>
 800248e:	4621      	mov	r1, r4
 8002490:	4628      	mov	r0, r5
 8002492:	f000 f82b 	bl	80024ec <__swsetup_r>
 8002496:	b118      	cbz	r0, 80024a0 <__swbuf_r+0x32>
 8002498:	f04f 37ff 	mov.w	r7, #4294967295
 800249c:	4638      	mov	r0, r7
 800249e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024a0:	6823      	ldr	r3, [r4, #0]
 80024a2:	6922      	ldr	r2, [r4, #16]
 80024a4:	b2f6      	uxtb	r6, r6
 80024a6:	1a98      	subs	r0, r3, r2
 80024a8:	6963      	ldr	r3, [r4, #20]
 80024aa:	4637      	mov	r7, r6
 80024ac:	4283      	cmp	r3, r0
 80024ae:	dc05      	bgt.n	80024bc <__swbuf_r+0x4e>
 80024b0:	4621      	mov	r1, r4
 80024b2:	4628      	mov	r0, r5
 80024b4:	f000 fa62 	bl	800297c <_fflush_r>
 80024b8:	2800      	cmp	r0, #0
 80024ba:	d1ed      	bne.n	8002498 <__swbuf_r+0x2a>
 80024bc:	68a3      	ldr	r3, [r4, #8]
 80024be:	3b01      	subs	r3, #1
 80024c0:	60a3      	str	r3, [r4, #8]
 80024c2:	6823      	ldr	r3, [r4, #0]
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	6022      	str	r2, [r4, #0]
 80024c8:	701e      	strb	r6, [r3, #0]
 80024ca:	6962      	ldr	r2, [r4, #20]
 80024cc:	1c43      	adds	r3, r0, #1
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d004      	beq.n	80024dc <__swbuf_r+0x6e>
 80024d2:	89a3      	ldrh	r3, [r4, #12]
 80024d4:	07db      	lsls	r3, r3, #31
 80024d6:	d5e1      	bpl.n	800249c <__swbuf_r+0x2e>
 80024d8:	2e0a      	cmp	r6, #10
 80024da:	d1df      	bne.n	800249c <__swbuf_r+0x2e>
 80024dc:	4621      	mov	r1, r4
 80024de:	4628      	mov	r0, r5
 80024e0:	f000 fa4c 	bl	800297c <_fflush_r>
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d0d9      	beq.n	800249c <__swbuf_r+0x2e>
 80024e8:	e7d6      	b.n	8002498 <__swbuf_r+0x2a>
	...

080024ec <__swsetup_r>:
 80024ec:	b538      	push	{r3, r4, r5, lr}
 80024ee:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <__swsetup_r+0xa8>)
 80024f0:	4605      	mov	r5, r0
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	460c      	mov	r4, r1
 80024f6:	b118      	cbz	r0, 8002500 <__swsetup_r+0x14>
 80024f8:	6a03      	ldr	r3, [r0, #32]
 80024fa:	b90b      	cbnz	r3, 8002500 <__swsetup_r+0x14>
 80024fc:	f7ff fee0 	bl	80022c0 <__sinit>
 8002500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002504:	0719      	lsls	r1, r3, #28
 8002506:	d422      	bmi.n	800254e <__swsetup_r+0x62>
 8002508:	06da      	lsls	r2, r3, #27
 800250a:	d407      	bmi.n	800251c <__swsetup_r+0x30>
 800250c:	2209      	movs	r2, #9
 800250e:	602a      	str	r2, [r5, #0]
 8002510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002514:	f04f 30ff 	mov.w	r0, #4294967295
 8002518:	81a3      	strh	r3, [r4, #12]
 800251a:	e033      	b.n	8002584 <__swsetup_r+0x98>
 800251c:	0758      	lsls	r0, r3, #29
 800251e:	d512      	bpl.n	8002546 <__swsetup_r+0x5a>
 8002520:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002522:	b141      	cbz	r1, 8002536 <__swsetup_r+0x4a>
 8002524:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002528:	4299      	cmp	r1, r3
 800252a:	d002      	beq.n	8002532 <__swsetup_r+0x46>
 800252c:	4628      	mov	r0, r5
 800252e:	f000 f8af 	bl	8002690 <_free_r>
 8002532:	2300      	movs	r3, #0
 8002534:	6363      	str	r3, [r4, #52]	@ 0x34
 8002536:	89a3      	ldrh	r3, [r4, #12]
 8002538:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800253c:	81a3      	strh	r3, [r4, #12]
 800253e:	2300      	movs	r3, #0
 8002540:	6063      	str	r3, [r4, #4]
 8002542:	6923      	ldr	r3, [r4, #16]
 8002544:	6023      	str	r3, [r4, #0]
 8002546:	89a3      	ldrh	r3, [r4, #12]
 8002548:	f043 0308 	orr.w	r3, r3, #8
 800254c:	81a3      	strh	r3, [r4, #12]
 800254e:	6923      	ldr	r3, [r4, #16]
 8002550:	b94b      	cbnz	r3, 8002566 <__swsetup_r+0x7a>
 8002552:	89a3      	ldrh	r3, [r4, #12]
 8002554:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800255c:	d003      	beq.n	8002566 <__swsetup_r+0x7a>
 800255e:	4621      	mov	r1, r4
 8002560:	4628      	mov	r0, r5
 8002562:	f000 fa58 	bl	8002a16 <__smakebuf_r>
 8002566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800256a:	f013 0201 	ands.w	r2, r3, #1
 800256e:	d00a      	beq.n	8002586 <__swsetup_r+0x9a>
 8002570:	2200      	movs	r2, #0
 8002572:	60a2      	str	r2, [r4, #8]
 8002574:	6962      	ldr	r2, [r4, #20]
 8002576:	4252      	negs	r2, r2
 8002578:	61a2      	str	r2, [r4, #24]
 800257a:	6922      	ldr	r2, [r4, #16]
 800257c:	b942      	cbnz	r2, 8002590 <__swsetup_r+0xa4>
 800257e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002582:	d1c5      	bne.n	8002510 <__swsetup_r+0x24>
 8002584:	bd38      	pop	{r3, r4, r5, pc}
 8002586:	0799      	lsls	r1, r3, #30
 8002588:	bf58      	it	pl
 800258a:	6962      	ldrpl	r2, [r4, #20]
 800258c:	60a2      	str	r2, [r4, #8]
 800258e:	e7f4      	b.n	800257a <__swsetup_r+0x8e>
 8002590:	2000      	movs	r0, #0
 8002592:	e7f7      	b.n	8002584 <__swsetup_r+0x98>
 8002594:	20000018 	.word	0x20000018

08002598 <memset>:
 8002598:	4603      	mov	r3, r0
 800259a:	4402      	add	r2, r0
 800259c:	4293      	cmp	r3, r2
 800259e:	d100      	bne.n	80025a2 <memset+0xa>
 80025a0:	4770      	bx	lr
 80025a2:	f803 1b01 	strb.w	r1, [r3], #1
 80025a6:	e7f9      	b.n	800259c <memset+0x4>

080025a8 <_close_r>:
 80025a8:	b538      	push	{r3, r4, r5, lr}
 80025aa:	2300      	movs	r3, #0
 80025ac:	4d05      	ldr	r5, [pc, #20]	@ (80025c4 <_close_r+0x1c>)
 80025ae:	4604      	mov	r4, r0
 80025b0:	4608      	mov	r0, r1
 80025b2:	602b      	str	r3, [r5, #0]
 80025b4:	f7fe f9fb 	bl	80009ae <_close>
 80025b8:	1c43      	adds	r3, r0, #1
 80025ba:	d102      	bne.n	80025c2 <_close_r+0x1a>
 80025bc:	682b      	ldr	r3, [r5, #0]
 80025be:	b103      	cbz	r3, 80025c2 <_close_r+0x1a>
 80025c0:	6023      	str	r3, [r4, #0]
 80025c2:	bd38      	pop	{r3, r4, r5, pc}
 80025c4:	20000214 	.word	0x20000214

080025c8 <_lseek_r>:
 80025c8:	b538      	push	{r3, r4, r5, lr}
 80025ca:	4604      	mov	r4, r0
 80025cc:	4608      	mov	r0, r1
 80025ce:	4611      	mov	r1, r2
 80025d0:	2200      	movs	r2, #0
 80025d2:	4d05      	ldr	r5, [pc, #20]	@ (80025e8 <_lseek_r+0x20>)
 80025d4:	602a      	str	r2, [r5, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	f7fe fa0d 	bl	80009f6 <_lseek>
 80025dc:	1c43      	adds	r3, r0, #1
 80025de:	d102      	bne.n	80025e6 <_lseek_r+0x1e>
 80025e0:	682b      	ldr	r3, [r5, #0]
 80025e2:	b103      	cbz	r3, 80025e6 <_lseek_r+0x1e>
 80025e4:	6023      	str	r3, [r4, #0]
 80025e6:	bd38      	pop	{r3, r4, r5, pc}
 80025e8:	20000214 	.word	0x20000214

080025ec <_read_r>:
 80025ec:	b538      	push	{r3, r4, r5, lr}
 80025ee:	4604      	mov	r4, r0
 80025f0:	4608      	mov	r0, r1
 80025f2:	4611      	mov	r1, r2
 80025f4:	2200      	movs	r2, #0
 80025f6:	4d05      	ldr	r5, [pc, #20]	@ (800260c <_read_r+0x20>)
 80025f8:	602a      	str	r2, [r5, #0]
 80025fa:	461a      	mov	r2, r3
 80025fc:	f7fe f9ba 	bl	8000974 <_read>
 8002600:	1c43      	adds	r3, r0, #1
 8002602:	d102      	bne.n	800260a <_read_r+0x1e>
 8002604:	682b      	ldr	r3, [r5, #0]
 8002606:	b103      	cbz	r3, 800260a <_read_r+0x1e>
 8002608:	6023      	str	r3, [r4, #0]
 800260a:	bd38      	pop	{r3, r4, r5, pc}
 800260c:	20000214 	.word	0x20000214

08002610 <_write_r>:
 8002610:	b538      	push	{r3, r4, r5, lr}
 8002612:	4604      	mov	r4, r0
 8002614:	4608      	mov	r0, r1
 8002616:	4611      	mov	r1, r2
 8002618:	2200      	movs	r2, #0
 800261a:	4d05      	ldr	r5, [pc, #20]	@ (8002630 <_write_r+0x20>)
 800261c:	602a      	str	r2, [r5, #0]
 800261e:	461a      	mov	r2, r3
 8002620:	f7fd ff46 	bl	80004b0 <_write>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	d102      	bne.n	800262e <_write_r+0x1e>
 8002628:	682b      	ldr	r3, [r5, #0]
 800262a:	b103      	cbz	r3, 800262e <_write_r+0x1e>
 800262c:	6023      	str	r3, [r4, #0]
 800262e:	bd38      	pop	{r3, r4, r5, pc}
 8002630:	20000214 	.word	0x20000214

08002634 <__errno>:
 8002634:	4b01      	ldr	r3, [pc, #4]	@ (800263c <__errno+0x8>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20000018 	.word	0x20000018

08002640 <__libc_init_array>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	2600      	movs	r6, #0
 8002644:	4d0c      	ldr	r5, [pc, #48]	@ (8002678 <__libc_init_array+0x38>)
 8002646:	4c0d      	ldr	r4, [pc, #52]	@ (800267c <__libc_init_array+0x3c>)
 8002648:	1b64      	subs	r4, r4, r5
 800264a:	10a4      	asrs	r4, r4, #2
 800264c:	42a6      	cmp	r6, r4
 800264e:	d109      	bne.n	8002664 <__libc_init_array+0x24>
 8002650:	f000 fa50 	bl	8002af4 <_init>
 8002654:	2600      	movs	r6, #0
 8002656:	4d0a      	ldr	r5, [pc, #40]	@ (8002680 <__libc_init_array+0x40>)
 8002658:	4c0a      	ldr	r4, [pc, #40]	@ (8002684 <__libc_init_array+0x44>)
 800265a:	1b64      	subs	r4, r4, r5
 800265c:	10a4      	asrs	r4, r4, #2
 800265e:	42a6      	cmp	r6, r4
 8002660:	d105      	bne.n	800266e <__libc_init_array+0x2e>
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	f855 3b04 	ldr.w	r3, [r5], #4
 8002668:	4798      	blx	r3
 800266a:	3601      	adds	r6, #1
 800266c:	e7ee      	b.n	800264c <__libc_init_array+0xc>
 800266e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002672:	4798      	blx	r3
 8002674:	3601      	adds	r6, #1
 8002676:	e7f2      	b.n	800265e <__libc_init_array+0x1e>
 8002678:	08002b5c 	.word	0x08002b5c
 800267c:	08002b5c 	.word	0x08002b5c
 8002680:	08002b5c 	.word	0x08002b5c
 8002684:	08002b60 	.word	0x08002b60

08002688 <__retarget_lock_init_recursive>:
 8002688:	4770      	bx	lr

0800268a <__retarget_lock_acquire_recursive>:
 800268a:	4770      	bx	lr

0800268c <__retarget_lock_release_recursive>:
 800268c:	4770      	bx	lr
	...

08002690 <_free_r>:
 8002690:	b538      	push	{r3, r4, r5, lr}
 8002692:	4605      	mov	r5, r0
 8002694:	2900      	cmp	r1, #0
 8002696:	d040      	beq.n	800271a <_free_r+0x8a>
 8002698:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800269c:	1f0c      	subs	r4, r1, #4
 800269e:	2b00      	cmp	r3, #0
 80026a0:	bfb8      	it	lt
 80026a2:	18e4      	addlt	r4, r4, r3
 80026a4:	f000 f8de 	bl	8002864 <__malloc_lock>
 80026a8:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <_free_r+0x8c>)
 80026aa:	6813      	ldr	r3, [r2, #0]
 80026ac:	b933      	cbnz	r3, 80026bc <_free_r+0x2c>
 80026ae:	6063      	str	r3, [r4, #4]
 80026b0:	6014      	str	r4, [r2, #0]
 80026b2:	4628      	mov	r0, r5
 80026b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80026b8:	f000 b8da 	b.w	8002870 <__malloc_unlock>
 80026bc:	42a3      	cmp	r3, r4
 80026be:	d908      	bls.n	80026d2 <_free_r+0x42>
 80026c0:	6820      	ldr	r0, [r4, #0]
 80026c2:	1821      	adds	r1, r4, r0
 80026c4:	428b      	cmp	r3, r1
 80026c6:	bf01      	itttt	eq
 80026c8:	6819      	ldreq	r1, [r3, #0]
 80026ca:	685b      	ldreq	r3, [r3, #4]
 80026cc:	1809      	addeq	r1, r1, r0
 80026ce:	6021      	streq	r1, [r4, #0]
 80026d0:	e7ed      	b.n	80026ae <_free_r+0x1e>
 80026d2:	461a      	mov	r2, r3
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	b10b      	cbz	r3, 80026dc <_free_r+0x4c>
 80026d8:	42a3      	cmp	r3, r4
 80026da:	d9fa      	bls.n	80026d2 <_free_r+0x42>
 80026dc:	6811      	ldr	r1, [r2, #0]
 80026de:	1850      	adds	r0, r2, r1
 80026e0:	42a0      	cmp	r0, r4
 80026e2:	d10b      	bne.n	80026fc <_free_r+0x6c>
 80026e4:	6820      	ldr	r0, [r4, #0]
 80026e6:	4401      	add	r1, r0
 80026e8:	1850      	adds	r0, r2, r1
 80026ea:	4283      	cmp	r3, r0
 80026ec:	6011      	str	r1, [r2, #0]
 80026ee:	d1e0      	bne.n	80026b2 <_free_r+0x22>
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4408      	add	r0, r1
 80026f6:	6010      	str	r0, [r2, #0]
 80026f8:	6053      	str	r3, [r2, #4]
 80026fa:	e7da      	b.n	80026b2 <_free_r+0x22>
 80026fc:	d902      	bls.n	8002704 <_free_r+0x74>
 80026fe:	230c      	movs	r3, #12
 8002700:	602b      	str	r3, [r5, #0]
 8002702:	e7d6      	b.n	80026b2 <_free_r+0x22>
 8002704:	6820      	ldr	r0, [r4, #0]
 8002706:	1821      	adds	r1, r4, r0
 8002708:	428b      	cmp	r3, r1
 800270a:	bf01      	itttt	eq
 800270c:	6819      	ldreq	r1, [r3, #0]
 800270e:	685b      	ldreq	r3, [r3, #4]
 8002710:	1809      	addeq	r1, r1, r0
 8002712:	6021      	streq	r1, [r4, #0]
 8002714:	6063      	str	r3, [r4, #4]
 8002716:	6054      	str	r4, [r2, #4]
 8002718:	e7cb      	b.n	80026b2 <_free_r+0x22>
 800271a:	bd38      	pop	{r3, r4, r5, pc}
 800271c:	20000220 	.word	0x20000220

08002720 <sbrk_aligned>:
 8002720:	b570      	push	{r4, r5, r6, lr}
 8002722:	4e0f      	ldr	r6, [pc, #60]	@ (8002760 <sbrk_aligned+0x40>)
 8002724:	460c      	mov	r4, r1
 8002726:	6831      	ldr	r1, [r6, #0]
 8002728:	4605      	mov	r5, r0
 800272a:	b911      	cbnz	r1, 8002732 <sbrk_aligned+0x12>
 800272c:	f000 f9d2 	bl	8002ad4 <_sbrk_r>
 8002730:	6030      	str	r0, [r6, #0]
 8002732:	4621      	mov	r1, r4
 8002734:	4628      	mov	r0, r5
 8002736:	f000 f9cd 	bl	8002ad4 <_sbrk_r>
 800273a:	1c43      	adds	r3, r0, #1
 800273c:	d103      	bne.n	8002746 <sbrk_aligned+0x26>
 800273e:	f04f 34ff 	mov.w	r4, #4294967295
 8002742:	4620      	mov	r0, r4
 8002744:	bd70      	pop	{r4, r5, r6, pc}
 8002746:	1cc4      	adds	r4, r0, #3
 8002748:	f024 0403 	bic.w	r4, r4, #3
 800274c:	42a0      	cmp	r0, r4
 800274e:	d0f8      	beq.n	8002742 <sbrk_aligned+0x22>
 8002750:	1a21      	subs	r1, r4, r0
 8002752:	4628      	mov	r0, r5
 8002754:	f000 f9be 	bl	8002ad4 <_sbrk_r>
 8002758:	3001      	adds	r0, #1
 800275a:	d1f2      	bne.n	8002742 <sbrk_aligned+0x22>
 800275c:	e7ef      	b.n	800273e <sbrk_aligned+0x1e>
 800275e:	bf00      	nop
 8002760:	2000021c 	.word	0x2000021c

08002764 <_malloc_r>:
 8002764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002768:	1ccd      	adds	r5, r1, #3
 800276a:	f025 0503 	bic.w	r5, r5, #3
 800276e:	3508      	adds	r5, #8
 8002770:	2d0c      	cmp	r5, #12
 8002772:	bf38      	it	cc
 8002774:	250c      	movcc	r5, #12
 8002776:	2d00      	cmp	r5, #0
 8002778:	4606      	mov	r6, r0
 800277a:	db01      	blt.n	8002780 <_malloc_r+0x1c>
 800277c:	42a9      	cmp	r1, r5
 800277e:	d904      	bls.n	800278a <_malloc_r+0x26>
 8002780:	230c      	movs	r3, #12
 8002782:	6033      	str	r3, [r6, #0]
 8002784:	2000      	movs	r0, #0
 8002786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800278a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002860 <_malloc_r+0xfc>
 800278e:	f000 f869 	bl	8002864 <__malloc_lock>
 8002792:	f8d8 3000 	ldr.w	r3, [r8]
 8002796:	461c      	mov	r4, r3
 8002798:	bb44      	cbnz	r4, 80027ec <_malloc_r+0x88>
 800279a:	4629      	mov	r1, r5
 800279c:	4630      	mov	r0, r6
 800279e:	f7ff ffbf 	bl	8002720 <sbrk_aligned>
 80027a2:	1c43      	adds	r3, r0, #1
 80027a4:	4604      	mov	r4, r0
 80027a6:	d158      	bne.n	800285a <_malloc_r+0xf6>
 80027a8:	f8d8 4000 	ldr.w	r4, [r8]
 80027ac:	4627      	mov	r7, r4
 80027ae:	2f00      	cmp	r7, #0
 80027b0:	d143      	bne.n	800283a <_malloc_r+0xd6>
 80027b2:	2c00      	cmp	r4, #0
 80027b4:	d04b      	beq.n	800284e <_malloc_r+0xea>
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	4639      	mov	r1, r7
 80027ba:	4630      	mov	r0, r6
 80027bc:	eb04 0903 	add.w	r9, r4, r3
 80027c0:	f000 f988 	bl	8002ad4 <_sbrk_r>
 80027c4:	4581      	cmp	r9, r0
 80027c6:	d142      	bne.n	800284e <_malloc_r+0xea>
 80027c8:	6821      	ldr	r1, [r4, #0]
 80027ca:	4630      	mov	r0, r6
 80027cc:	1a6d      	subs	r5, r5, r1
 80027ce:	4629      	mov	r1, r5
 80027d0:	f7ff ffa6 	bl	8002720 <sbrk_aligned>
 80027d4:	3001      	adds	r0, #1
 80027d6:	d03a      	beq.n	800284e <_malloc_r+0xea>
 80027d8:	6823      	ldr	r3, [r4, #0]
 80027da:	442b      	add	r3, r5
 80027dc:	6023      	str	r3, [r4, #0]
 80027de:	f8d8 3000 	ldr.w	r3, [r8]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	bb62      	cbnz	r2, 8002840 <_malloc_r+0xdc>
 80027e6:	f8c8 7000 	str.w	r7, [r8]
 80027ea:	e00f      	b.n	800280c <_malloc_r+0xa8>
 80027ec:	6822      	ldr	r2, [r4, #0]
 80027ee:	1b52      	subs	r2, r2, r5
 80027f0:	d420      	bmi.n	8002834 <_malloc_r+0xd0>
 80027f2:	2a0b      	cmp	r2, #11
 80027f4:	d917      	bls.n	8002826 <_malloc_r+0xc2>
 80027f6:	1961      	adds	r1, r4, r5
 80027f8:	42a3      	cmp	r3, r4
 80027fa:	6025      	str	r5, [r4, #0]
 80027fc:	bf18      	it	ne
 80027fe:	6059      	strne	r1, [r3, #4]
 8002800:	6863      	ldr	r3, [r4, #4]
 8002802:	bf08      	it	eq
 8002804:	f8c8 1000 	streq.w	r1, [r8]
 8002808:	5162      	str	r2, [r4, r5]
 800280a:	604b      	str	r3, [r1, #4]
 800280c:	4630      	mov	r0, r6
 800280e:	f000 f82f 	bl	8002870 <__malloc_unlock>
 8002812:	f104 000b 	add.w	r0, r4, #11
 8002816:	1d23      	adds	r3, r4, #4
 8002818:	f020 0007 	bic.w	r0, r0, #7
 800281c:	1ac2      	subs	r2, r0, r3
 800281e:	bf1c      	itt	ne
 8002820:	1a1b      	subne	r3, r3, r0
 8002822:	50a3      	strne	r3, [r4, r2]
 8002824:	e7af      	b.n	8002786 <_malloc_r+0x22>
 8002826:	6862      	ldr	r2, [r4, #4]
 8002828:	42a3      	cmp	r3, r4
 800282a:	bf0c      	ite	eq
 800282c:	f8c8 2000 	streq.w	r2, [r8]
 8002830:	605a      	strne	r2, [r3, #4]
 8002832:	e7eb      	b.n	800280c <_malloc_r+0xa8>
 8002834:	4623      	mov	r3, r4
 8002836:	6864      	ldr	r4, [r4, #4]
 8002838:	e7ae      	b.n	8002798 <_malloc_r+0x34>
 800283a:	463c      	mov	r4, r7
 800283c:	687f      	ldr	r7, [r7, #4]
 800283e:	e7b6      	b.n	80027ae <_malloc_r+0x4a>
 8002840:	461a      	mov	r2, r3
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	42a3      	cmp	r3, r4
 8002846:	d1fb      	bne.n	8002840 <_malloc_r+0xdc>
 8002848:	2300      	movs	r3, #0
 800284a:	6053      	str	r3, [r2, #4]
 800284c:	e7de      	b.n	800280c <_malloc_r+0xa8>
 800284e:	230c      	movs	r3, #12
 8002850:	4630      	mov	r0, r6
 8002852:	6033      	str	r3, [r6, #0]
 8002854:	f000 f80c 	bl	8002870 <__malloc_unlock>
 8002858:	e794      	b.n	8002784 <_malloc_r+0x20>
 800285a:	6005      	str	r5, [r0, #0]
 800285c:	e7d6      	b.n	800280c <_malloc_r+0xa8>
 800285e:	bf00      	nop
 8002860:	20000220 	.word	0x20000220

08002864 <__malloc_lock>:
 8002864:	4801      	ldr	r0, [pc, #4]	@ (800286c <__malloc_lock+0x8>)
 8002866:	f7ff bf10 	b.w	800268a <__retarget_lock_acquire_recursive>
 800286a:	bf00      	nop
 800286c:	20000218 	.word	0x20000218

08002870 <__malloc_unlock>:
 8002870:	4801      	ldr	r0, [pc, #4]	@ (8002878 <__malloc_unlock+0x8>)
 8002872:	f7ff bf0b 	b.w	800268c <__retarget_lock_release_recursive>
 8002876:	bf00      	nop
 8002878:	20000218 	.word	0x20000218

0800287c <__sflush_r>:
 800287c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002882:	0716      	lsls	r6, r2, #28
 8002884:	4605      	mov	r5, r0
 8002886:	460c      	mov	r4, r1
 8002888:	d454      	bmi.n	8002934 <__sflush_r+0xb8>
 800288a:	684b      	ldr	r3, [r1, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	dc02      	bgt.n	8002896 <__sflush_r+0x1a>
 8002890:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002892:	2b00      	cmp	r3, #0
 8002894:	dd48      	ble.n	8002928 <__sflush_r+0xac>
 8002896:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002898:	2e00      	cmp	r6, #0
 800289a:	d045      	beq.n	8002928 <__sflush_r+0xac>
 800289c:	2300      	movs	r3, #0
 800289e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80028a2:	682f      	ldr	r7, [r5, #0]
 80028a4:	6a21      	ldr	r1, [r4, #32]
 80028a6:	602b      	str	r3, [r5, #0]
 80028a8:	d030      	beq.n	800290c <__sflush_r+0x90>
 80028aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80028ac:	89a3      	ldrh	r3, [r4, #12]
 80028ae:	0759      	lsls	r1, r3, #29
 80028b0:	d505      	bpl.n	80028be <__sflush_r+0x42>
 80028b2:	6863      	ldr	r3, [r4, #4]
 80028b4:	1ad2      	subs	r2, r2, r3
 80028b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80028b8:	b10b      	cbz	r3, 80028be <__sflush_r+0x42>
 80028ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80028bc:	1ad2      	subs	r2, r2, r3
 80028be:	2300      	movs	r3, #0
 80028c0:	4628      	mov	r0, r5
 80028c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80028c4:	6a21      	ldr	r1, [r4, #32]
 80028c6:	47b0      	blx	r6
 80028c8:	1c43      	adds	r3, r0, #1
 80028ca:	89a3      	ldrh	r3, [r4, #12]
 80028cc:	d106      	bne.n	80028dc <__sflush_r+0x60>
 80028ce:	6829      	ldr	r1, [r5, #0]
 80028d0:	291d      	cmp	r1, #29
 80028d2:	d82b      	bhi.n	800292c <__sflush_r+0xb0>
 80028d4:	4a28      	ldr	r2, [pc, #160]	@ (8002978 <__sflush_r+0xfc>)
 80028d6:	40ca      	lsrs	r2, r1
 80028d8:	07d6      	lsls	r6, r2, #31
 80028da:	d527      	bpl.n	800292c <__sflush_r+0xb0>
 80028dc:	2200      	movs	r2, #0
 80028de:	6062      	str	r2, [r4, #4]
 80028e0:	6922      	ldr	r2, [r4, #16]
 80028e2:	04d9      	lsls	r1, r3, #19
 80028e4:	6022      	str	r2, [r4, #0]
 80028e6:	d504      	bpl.n	80028f2 <__sflush_r+0x76>
 80028e8:	1c42      	adds	r2, r0, #1
 80028ea:	d101      	bne.n	80028f0 <__sflush_r+0x74>
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	b903      	cbnz	r3, 80028f2 <__sflush_r+0x76>
 80028f0:	6560      	str	r0, [r4, #84]	@ 0x54
 80028f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80028f4:	602f      	str	r7, [r5, #0]
 80028f6:	b1b9      	cbz	r1, 8002928 <__sflush_r+0xac>
 80028f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80028fc:	4299      	cmp	r1, r3
 80028fe:	d002      	beq.n	8002906 <__sflush_r+0x8a>
 8002900:	4628      	mov	r0, r5
 8002902:	f7ff fec5 	bl	8002690 <_free_r>
 8002906:	2300      	movs	r3, #0
 8002908:	6363      	str	r3, [r4, #52]	@ 0x34
 800290a:	e00d      	b.n	8002928 <__sflush_r+0xac>
 800290c:	2301      	movs	r3, #1
 800290e:	4628      	mov	r0, r5
 8002910:	47b0      	blx	r6
 8002912:	4602      	mov	r2, r0
 8002914:	1c50      	adds	r0, r2, #1
 8002916:	d1c9      	bne.n	80028ac <__sflush_r+0x30>
 8002918:	682b      	ldr	r3, [r5, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0c6      	beq.n	80028ac <__sflush_r+0x30>
 800291e:	2b1d      	cmp	r3, #29
 8002920:	d001      	beq.n	8002926 <__sflush_r+0xaa>
 8002922:	2b16      	cmp	r3, #22
 8002924:	d11d      	bne.n	8002962 <__sflush_r+0xe6>
 8002926:	602f      	str	r7, [r5, #0]
 8002928:	2000      	movs	r0, #0
 800292a:	e021      	b.n	8002970 <__sflush_r+0xf4>
 800292c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002930:	b21b      	sxth	r3, r3
 8002932:	e01a      	b.n	800296a <__sflush_r+0xee>
 8002934:	690f      	ldr	r7, [r1, #16]
 8002936:	2f00      	cmp	r7, #0
 8002938:	d0f6      	beq.n	8002928 <__sflush_r+0xac>
 800293a:	0793      	lsls	r3, r2, #30
 800293c:	bf18      	it	ne
 800293e:	2300      	movne	r3, #0
 8002940:	680e      	ldr	r6, [r1, #0]
 8002942:	bf08      	it	eq
 8002944:	694b      	ldreq	r3, [r1, #20]
 8002946:	1bf6      	subs	r6, r6, r7
 8002948:	600f      	str	r7, [r1, #0]
 800294a:	608b      	str	r3, [r1, #8]
 800294c:	2e00      	cmp	r6, #0
 800294e:	ddeb      	ble.n	8002928 <__sflush_r+0xac>
 8002950:	4633      	mov	r3, r6
 8002952:	463a      	mov	r2, r7
 8002954:	4628      	mov	r0, r5
 8002956:	6a21      	ldr	r1, [r4, #32]
 8002958:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800295c:	47e0      	blx	ip
 800295e:	2800      	cmp	r0, #0
 8002960:	dc07      	bgt.n	8002972 <__sflush_r+0xf6>
 8002962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800296a:	f04f 30ff 	mov.w	r0, #4294967295
 800296e:	81a3      	strh	r3, [r4, #12]
 8002970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002972:	4407      	add	r7, r0
 8002974:	1a36      	subs	r6, r6, r0
 8002976:	e7e9      	b.n	800294c <__sflush_r+0xd0>
 8002978:	20400001 	.word	0x20400001

0800297c <_fflush_r>:
 800297c:	b538      	push	{r3, r4, r5, lr}
 800297e:	690b      	ldr	r3, [r1, #16]
 8002980:	4605      	mov	r5, r0
 8002982:	460c      	mov	r4, r1
 8002984:	b913      	cbnz	r3, 800298c <_fflush_r+0x10>
 8002986:	2500      	movs	r5, #0
 8002988:	4628      	mov	r0, r5
 800298a:	bd38      	pop	{r3, r4, r5, pc}
 800298c:	b118      	cbz	r0, 8002996 <_fflush_r+0x1a>
 800298e:	6a03      	ldr	r3, [r0, #32]
 8002990:	b90b      	cbnz	r3, 8002996 <_fflush_r+0x1a>
 8002992:	f7ff fc95 	bl	80022c0 <__sinit>
 8002996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0f3      	beq.n	8002986 <_fflush_r+0xa>
 800299e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80029a0:	07d0      	lsls	r0, r2, #31
 80029a2:	d404      	bmi.n	80029ae <_fflush_r+0x32>
 80029a4:	0599      	lsls	r1, r3, #22
 80029a6:	d402      	bmi.n	80029ae <_fflush_r+0x32>
 80029a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029aa:	f7ff fe6e 	bl	800268a <__retarget_lock_acquire_recursive>
 80029ae:	4628      	mov	r0, r5
 80029b0:	4621      	mov	r1, r4
 80029b2:	f7ff ff63 	bl	800287c <__sflush_r>
 80029b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80029b8:	4605      	mov	r5, r0
 80029ba:	07da      	lsls	r2, r3, #31
 80029bc:	d4e4      	bmi.n	8002988 <_fflush_r+0xc>
 80029be:	89a3      	ldrh	r3, [r4, #12]
 80029c0:	059b      	lsls	r3, r3, #22
 80029c2:	d4e1      	bmi.n	8002988 <_fflush_r+0xc>
 80029c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029c6:	f7ff fe61 	bl	800268c <__retarget_lock_release_recursive>
 80029ca:	e7dd      	b.n	8002988 <_fflush_r+0xc>

080029cc <__swhatbuf_r>:
 80029cc:	b570      	push	{r4, r5, r6, lr}
 80029ce:	460c      	mov	r4, r1
 80029d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029d4:	4615      	mov	r5, r2
 80029d6:	2900      	cmp	r1, #0
 80029d8:	461e      	mov	r6, r3
 80029da:	b096      	sub	sp, #88	@ 0x58
 80029dc:	da0c      	bge.n	80029f8 <__swhatbuf_r+0x2c>
 80029de:	89a3      	ldrh	r3, [r4, #12]
 80029e0:	2100      	movs	r1, #0
 80029e2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80029e6:	bf14      	ite	ne
 80029e8:	2340      	movne	r3, #64	@ 0x40
 80029ea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80029ee:	2000      	movs	r0, #0
 80029f0:	6031      	str	r1, [r6, #0]
 80029f2:	602b      	str	r3, [r5, #0]
 80029f4:	b016      	add	sp, #88	@ 0x58
 80029f6:	bd70      	pop	{r4, r5, r6, pc}
 80029f8:	466a      	mov	r2, sp
 80029fa:	f000 f849 	bl	8002a90 <_fstat_r>
 80029fe:	2800      	cmp	r0, #0
 8002a00:	dbed      	blt.n	80029de <__swhatbuf_r+0x12>
 8002a02:	9901      	ldr	r1, [sp, #4]
 8002a04:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002a08:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002a0c:	4259      	negs	r1, r3
 8002a0e:	4159      	adcs	r1, r3
 8002a10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a14:	e7eb      	b.n	80029ee <__swhatbuf_r+0x22>

08002a16 <__smakebuf_r>:
 8002a16:	898b      	ldrh	r3, [r1, #12]
 8002a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a1a:	079d      	lsls	r5, r3, #30
 8002a1c:	4606      	mov	r6, r0
 8002a1e:	460c      	mov	r4, r1
 8002a20:	d507      	bpl.n	8002a32 <__smakebuf_r+0x1c>
 8002a22:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002a26:	6023      	str	r3, [r4, #0]
 8002a28:	6123      	str	r3, [r4, #16]
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	6163      	str	r3, [r4, #20]
 8002a2e:	b003      	add	sp, #12
 8002a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a32:	466a      	mov	r2, sp
 8002a34:	ab01      	add	r3, sp, #4
 8002a36:	f7ff ffc9 	bl	80029cc <__swhatbuf_r>
 8002a3a:	9f00      	ldr	r7, [sp, #0]
 8002a3c:	4605      	mov	r5, r0
 8002a3e:	4639      	mov	r1, r7
 8002a40:	4630      	mov	r0, r6
 8002a42:	f7ff fe8f 	bl	8002764 <_malloc_r>
 8002a46:	b948      	cbnz	r0, 8002a5c <__smakebuf_r+0x46>
 8002a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a4c:	059a      	lsls	r2, r3, #22
 8002a4e:	d4ee      	bmi.n	8002a2e <__smakebuf_r+0x18>
 8002a50:	f023 0303 	bic.w	r3, r3, #3
 8002a54:	f043 0302 	orr.w	r3, r3, #2
 8002a58:	81a3      	strh	r3, [r4, #12]
 8002a5a:	e7e2      	b.n	8002a22 <__smakebuf_r+0xc>
 8002a5c:	89a3      	ldrh	r3, [r4, #12]
 8002a5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a66:	81a3      	strh	r3, [r4, #12]
 8002a68:	9b01      	ldr	r3, [sp, #4]
 8002a6a:	6020      	str	r0, [r4, #0]
 8002a6c:	b15b      	cbz	r3, 8002a86 <__smakebuf_r+0x70>
 8002a6e:	4630      	mov	r0, r6
 8002a70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a74:	f000 f81e 	bl	8002ab4 <_isatty_r>
 8002a78:	b128      	cbz	r0, 8002a86 <__smakebuf_r+0x70>
 8002a7a:	89a3      	ldrh	r3, [r4, #12]
 8002a7c:	f023 0303 	bic.w	r3, r3, #3
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	81a3      	strh	r3, [r4, #12]
 8002a86:	89a3      	ldrh	r3, [r4, #12]
 8002a88:	431d      	orrs	r5, r3
 8002a8a:	81a5      	strh	r5, [r4, #12]
 8002a8c:	e7cf      	b.n	8002a2e <__smakebuf_r+0x18>
	...

08002a90 <_fstat_r>:
 8002a90:	b538      	push	{r3, r4, r5, lr}
 8002a92:	2300      	movs	r3, #0
 8002a94:	4d06      	ldr	r5, [pc, #24]	@ (8002ab0 <_fstat_r+0x20>)
 8002a96:	4604      	mov	r4, r0
 8002a98:	4608      	mov	r0, r1
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	602b      	str	r3, [r5, #0]
 8002a9e:	f7fd ff91 	bl	80009c4 <_fstat>
 8002aa2:	1c43      	adds	r3, r0, #1
 8002aa4:	d102      	bne.n	8002aac <_fstat_r+0x1c>
 8002aa6:	682b      	ldr	r3, [r5, #0]
 8002aa8:	b103      	cbz	r3, 8002aac <_fstat_r+0x1c>
 8002aaa:	6023      	str	r3, [r4, #0]
 8002aac:	bd38      	pop	{r3, r4, r5, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000214 	.word	0x20000214

08002ab4 <_isatty_r>:
 8002ab4:	b538      	push	{r3, r4, r5, lr}
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	4d05      	ldr	r5, [pc, #20]	@ (8002ad0 <_isatty_r+0x1c>)
 8002aba:	4604      	mov	r4, r0
 8002abc:	4608      	mov	r0, r1
 8002abe:	602b      	str	r3, [r5, #0]
 8002ac0:	f7fd ff8f 	bl	80009e2 <_isatty>
 8002ac4:	1c43      	adds	r3, r0, #1
 8002ac6:	d102      	bne.n	8002ace <_isatty_r+0x1a>
 8002ac8:	682b      	ldr	r3, [r5, #0]
 8002aca:	b103      	cbz	r3, 8002ace <_isatty_r+0x1a>
 8002acc:	6023      	str	r3, [r4, #0]
 8002ace:	bd38      	pop	{r3, r4, r5, pc}
 8002ad0:	20000214 	.word	0x20000214

08002ad4 <_sbrk_r>:
 8002ad4:	b538      	push	{r3, r4, r5, lr}
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	4d05      	ldr	r5, [pc, #20]	@ (8002af0 <_sbrk_r+0x1c>)
 8002ada:	4604      	mov	r4, r0
 8002adc:	4608      	mov	r0, r1
 8002ade:	602b      	str	r3, [r5, #0]
 8002ae0:	f7fd ff96 	bl	8000a10 <_sbrk>
 8002ae4:	1c43      	adds	r3, r0, #1
 8002ae6:	d102      	bne.n	8002aee <_sbrk_r+0x1a>
 8002ae8:	682b      	ldr	r3, [r5, #0]
 8002aea:	b103      	cbz	r3, 8002aee <_sbrk_r+0x1a>
 8002aec:	6023      	str	r3, [r4, #0]
 8002aee:	bd38      	pop	{r3, r4, r5, pc}
 8002af0:	20000214 	.word	0x20000214

08002af4 <_init>:
 8002af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af6:	bf00      	nop
 8002af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002afa:	bc08      	pop	{r3}
 8002afc:	469e      	mov	lr, r3
 8002afe:	4770      	bx	lr

08002b00 <_fini>:
 8002b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b02:	bf00      	nop
 8002b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b06:	bc08      	pop	{r3}
 8002b08:	469e      	mov	lr, r3
 8002b0a:	4770      	bx	lr
