// Seed: 1449186214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri0 id_11
);
  assign id_6  = -1;
  assign id_11 = 1 & id_1;
  parameter id_13 = -1'b0;
  generate
    wire id_14;
  endgenerate
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14
  );
  assign id_6 = 1;
  wire id_15;
  assign id_0 = 1;
endmodule
