

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Jun 22 09:04:30 2021
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        ultrascan_kernel
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |    Modules   |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |         |           |          |     |
    |    & Loops   |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT   | URAM|
    +--------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+----------+-----+
    |+ example     |  Timing|  -1.59|        3|   7.500|         -|        4|     -|        no|     -|  1 (~0%)|  260 (~0%)|  26 (~0%)|    -|
    | + ultrascan  |  Timing|  -1.59|        2|   5.000|         -|        1|     -|  yes(flp)|     -|  1 (~0%)|          -|         -|    -|
    +--------------+--------+-------+---------+--------+----------+---------+------+----------+------+---------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+---------------+---------+----------+
| Interface     | Mode    | Bitwidth |
+---------------+---------+----------+
| input_symbols | ap_none | 8        |
| report_r      | ap_none | 251      |
+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------+
| Argument      | Direction | Datatype     |
+---------------+-----------+--------------+
| input_symbols | in        | ap_int<8>    |
| report        | out       | ap_int<251>& |
+---------------+-----------+--------------+

* SW-to-HW Mapping
+---------------+-----------------+---------+
| Argument      | HW Interface    | HW Type |
+---------------+-----------------+---------+
| input_symbols | input_symbols   | port    |
| report        | report_r        | port    |
| report        | report_r_ap_vld | port    |
+---------------+-----------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+-------------------------------+
| Type   | Options | Location                      |
+--------+---------+-------------------------------+
| inline | off     | ultrascan.cpp:22 in ultrascan |
+--------+---------+-------------------------------+


