{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@238:262@HdlStmProcess", "  // generate dac read address\n\n  assign dac_mem_ren_s = (dac_bypass == 1'b1) ? (dac_valid & dac_mem_ready) :\n                                                (dac_valid & dac_xfer_out_fifo);\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_raddr <= 'b0;\n      dac_raddr_g <= 'b0;\n    end else begin\n      if (dac_mem_ren_s == 1'b1) begin\n        if (dac_lastaddr == 'b0 || dac_raddr != dac_lastaddr) begin\n          dac_raddr <= dac_raddr + 1'b1;\n        end else begin\n          dac_raddr <= 'b0;\n        end\n      end\n      dac_raddr_g <= dac_raddr_b2g_s;\n    end\n  end\n\n  ad_b2g #(\n    .DATA_WIDTH (ADDRESS_WIDTH))\n  i_dac_raddr_b2g (\n    .din (dac_raddr),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[244, "    if (dac_rst == 1'b1) begin\n"]], "Add": [[244, "    if (dac_rst_int_s == 1'b1) begin\n"]]}}