library ieee;
use ieee.std_logic_1164.all;

entity Maquina1 is
	port (Reset, Clock, w: in std_logic;
			z: out std_logic);
end Maquina1;

architecture Comportamento of Maquina1 is
type state_type is (a, b, c, d)
begin

end Comportamento;