[env]
board = upduino21
top-module = top

[verilog]
files =
    src/top.v
    src/modules/buffer_module/buffer_module.v