<stg><name>nfs_open_file_remove_open_find</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_access), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_deny), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_r), !map !53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_r), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_rw), !map !61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_rw), !map !65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_r_dw), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_r_dw), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_rw_dw), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_rw_dw), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_r_drw), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_r_drw), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_w), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_w), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_w_dw), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_w_dw), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_w_drw), !map !109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_w_drw), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_rw_drw), !map !117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nofp_nof_d_rw_drw), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i32 %accessMode), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 %denyMode), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %newAccessMode), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %newDenyMode), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %delegated), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:25  call void (...)* @_ssdm_op_SpecTopModule([31 x i8]* @nfs_open_file_remove) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %denyMode_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %denyMode)

]]></Node>
<StgValue><ssdm name="denyMode_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %accessMode_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %accessMode)

]]></Node>
<StgValue><ssdm name="accessMode_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %nofp_nof_access_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %nofp_nof_access)

]]></Node>
<StgValue><ssdm name="nofp_nof_access_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %nofp_nof_deny_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %nofp_nof_deny)

]]></Node>
<StgValue><ssdm name="nofp_nof_deny_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %nofp_nof_d_r_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %nofp_nof_d_r)

]]></Node>
<StgValue><ssdm name="nofp_nof_d_r_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %nofp_nof_d_r_drw_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %nofp_nof_d_r_drw)

]]></Node>
<StgValue><ssdm name="nofp_nof_d_r_drw_rea"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:32  call void @_ssdm_op_Write.ap_auto.i32P(i32* %newAccessMode, i32 %nofp_nof_access_read)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %icmp_ln74 = icmp eq i32 %denyMode_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:34  call void @_ssdm_op_Write.ap_auto.i32P(i32* %newDenyMode, i32 %nofp_nof_deny_read)

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %icmp_ln84 = icmp eq i32 %accessMode_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:36  %icmp_ln76 = icmp ne i32 %nofp_nof_d_r_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:37  %icmp_ln94 = icmp ne i32 %nofp_nof_d_r_drw_rea, 0

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:38  %or_ln75 = or i32 %denyMode_read, %accessMode_read

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:39  %icmp_ln75 = icmp eq i32 %or_ln75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:40  %xor_ln74 = xor i1 %icmp_ln74, true

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:41  %and_ln84 = and i1 %icmp_ln84, %xor_ln74

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:42  %icmp_ln75_1 = icmp ne i32 %accessMode_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:43  %and_ln75 = and i1 %icmp_ln74, %icmp_ln75_1

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:44  %xor_ln75 = xor i1 %and_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:45  %and_ln75_1 = and i1 %icmp_ln94, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln75_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:46  %or_ln75_1 = or i1 %and_ln75, %and_ln84

]]></Node>
<StgValue><ssdm name="or_ln75_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln75_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:47  %and_ln75_2 = and i1 %icmp_ln75, %icmp_ln76

]]></Node>
<StgValue><ssdm name="and_ln75_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:48  %select_ln75 = select i1 %or_ln75_1, i1 %and_ln75_1, i1 %and_ln75_2

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:49  %zext_ln75 = zext i1 %select_ln75 to i32

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:50  call void @_ssdm_op_Write.ap_auto.i32P(i32* %delegated, i32 %zext_ln75)

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
._crit_edge_ifconv:51  ret void

]]></Node>
<StgValue><ssdm name="ret_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="nofp_nof_access" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_access"/></StgValue>
</port>
<port id="55" name="nofp_nof_deny" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_deny"/></StgValue>
</port>
<port id="56" name="nofp_nof_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_r"/></StgValue>
</port>
<port id="57" name="nofp_nof_d_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_r"/></StgValue>
</port>
<port id="58" name="nofp_nof_rw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_rw"/></StgValue>
</port>
<port id="59" name="nofp_nof_d_rw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_rw"/></StgValue>
</port>
<port id="60" name="nofp_nof_r_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_r_dw"/></StgValue>
</port>
<port id="61" name="nofp_nof_d_r_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_r_dw"/></StgValue>
</port>
<port id="62" name="nofp_nof_rw_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_rw_dw"/></StgValue>
</port>
<port id="63" name="nofp_nof_d_rw_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_rw_dw"/></StgValue>
</port>
<port id="64" name="nofp_nof_r_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_r_drw"/></StgValue>
</port>
<port id="65" name="nofp_nof_d_r_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_r_drw"/></StgValue>
</port>
<port id="66" name="nofp_nof_w" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_w"/></StgValue>
</port>
<port id="67" name="nofp_nof_d_w" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_w"/></StgValue>
</port>
<port id="68" name="nofp_nof_w_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_w_dw"/></StgValue>
</port>
<port id="69" name="nofp_nof_d_w_dw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_w_dw"/></StgValue>
</port>
<port id="70" name="nofp_nof_w_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_w_drw"/></StgValue>
</port>
<port id="71" name="nofp_nof_d_w_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_w_drw"/></StgValue>
</port>
<port id="72" name="nofp_nof_rw_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_rw_drw"/></StgValue>
</port>
<port id="73" name="nofp_nof_d_rw_drw" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nofp_nof_d_rw_drw"/></StgValue>
</port>
<port id="74" name="accessMode" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="accessMode"/></StgValue>
</port>
<port id="75" name="denyMode" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="denyMode"/></StgValue>
</port>
<port id="76" name="newAccessMode" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="newAccessMode"/></StgValue>
</port>
<port id="77" name="newDenyMode" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="newDenyMode"/></StgValue>
</port>
<port id="78" name="delegated" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="delegated"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="2">
</dataflow>
<dataflow id="81" from="nofp_nof_access" to="specbitsmap_ln0" fromId="54" toId="2">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="3">
</dataflow>
<dataflow id="83" from="nofp_nof_deny" to="specbitsmap_ln0" fromId="55" toId="3">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="4">
</dataflow>
<dataflow id="85" from="nofp_nof_r" to="specbitsmap_ln0" fromId="56" toId="4">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="5">
</dataflow>
<dataflow id="87" from="nofp_nof_d_r" to="specbitsmap_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="89" from="nofp_nof_rw" to="specbitsmap_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="91" from="nofp_nof_d_rw" to="specbitsmap_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="93" from="nofp_nof_r_dw" to="specbitsmap_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="95" from="nofp_nof_d_r_dw" to="specbitsmap_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="97" from="nofp_nof_rw_dw" to="specbitsmap_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="99" from="nofp_nof_d_rw_dw" to="specbitsmap_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="101" from="nofp_nof_r_drw" to="specbitsmap_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="103" from="nofp_nof_d_r_drw" to="specbitsmap_ln0" fromId="65" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="105" from="nofp_nof_w" to="specbitsmap_ln0" fromId="66" toId="14">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="107" from="nofp_nof_d_w" to="specbitsmap_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="109" from="nofp_nof_w_dw" to="specbitsmap_ln0" fromId="68" toId="16">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="17">
</dataflow>
<dataflow id="111" from="nofp_nof_d_w_dw" to="specbitsmap_ln0" fromId="69" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="18">
</dataflow>
<dataflow id="113" from="nofp_nof_w_drw" to="specbitsmap_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="19">
</dataflow>
<dataflow id="115" from="nofp_nof_d_w_drw" to="specbitsmap_ln0" fromId="71" toId="19">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="117" from="nofp_nof_rw_drw" to="specbitsmap_ln0" fromId="72" toId="20">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="119" from="nofp_nof_d_rw_drw" to="specbitsmap_ln0" fromId="73" toId="21">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="22">
</dataflow>
<dataflow id="121" from="accessMode" to="specbitsmap_ln0" fromId="74" toId="22">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="23">
</dataflow>
<dataflow id="123" from="denyMode" to="specbitsmap_ln0" fromId="75" toId="23">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="24">
</dataflow>
<dataflow id="125" from="newAccessMode" to="specbitsmap_ln0" fromId="76" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="25">
</dataflow>
<dataflow id="127" from="newDenyMode" to="specbitsmap_ln0" fromId="77" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="79" toId="26">
</dataflow>
<dataflow id="129" from="delegated" to="specbitsmap_ln0" fromId="78" toId="26">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="130" toId="27">
</dataflow>
<dataflow id="133" from="nfs_open_file_remove" to="spectopmodule_ln0" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i32" to="denyMode_read" fromId="134" toId="28">
</dataflow>
<dataflow id="136" from="denyMode" to="denyMode_read" fromId="75" toId="28">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i32" to="accessMode_read" fromId="134" toId="29">
</dataflow>
<dataflow id="138" from="accessMode" to="accessMode_read" fromId="74" toId="29">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i32P" to="nofp_nof_access_read" fromId="139" toId="30">
</dataflow>
<dataflow id="141" from="nofp_nof_access" to="nofp_nof_access_read" fromId="54" toId="30">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i32P" to="nofp_nof_deny_read" fromId="139" toId="31">
</dataflow>
<dataflow id="143" from="nofp_nof_deny" to="nofp_nof_deny_read" fromId="55" toId="31">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i32P" to="nofp_nof_d_r_read" fromId="139" toId="32">
</dataflow>
<dataflow id="145" from="nofp_nof_d_r" to="nofp_nof_d_r_read" fromId="57" toId="32">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i32P" to="nofp_nof_d_r_drw_rea" fromId="139" toId="33">
</dataflow>
<dataflow id="147" from="nofp_nof_d_r_drw" to="nofp_nof_d_r_drw_rea" fromId="65" toId="33">
</dataflow>
<dataflow id="149" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln36" fromId="148" toId="34">
</dataflow>
<dataflow id="150" from="newAccessMode" to="write_ln36" fromId="76" toId="34">
</dataflow>
<dataflow id="151" from="nofp_nof_access_read" to="write_ln36" fromId="30" toId="34">
</dataflow>
<dataflow id="152" from="denyMode_read" to="icmp_ln74" fromId="28" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln74" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln37" fromId="148" toId="36">
</dataflow>
<dataflow id="156" from="newDenyMode" to="write_ln37" fromId="77" toId="36">
</dataflow>
<dataflow id="157" from="nofp_nof_deny_read" to="write_ln37" fromId="31" toId="36">
</dataflow>
<dataflow id="158" from="accessMode_read" to="icmp_ln84" fromId="29" toId="37">
</dataflow>
<dataflow id="159" from="StgValue_153" to="icmp_ln84" fromId="153" toId="37">
</dataflow>
<dataflow id="160" from="nofp_nof_d_r_read" to="icmp_ln76" fromId="32" toId="38">
</dataflow>
<dataflow id="161" from="StgValue_153" to="icmp_ln76" fromId="153" toId="38">
</dataflow>
<dataflow id="162" from="nofp_nof_d_r_drw_rea" to="icmp_ln94" fromId="33" toId="39">
</dataflow>
<dataflow id="163" from="StgValue_153" to="icmp_ln94" fromId="153" toId="39">
</dataflow>
<dataflow id="164" from="denyMode_read" to="or_ln75" fromId="28" toId="40">
</dataflow>
<dataflow id="165" from="accessMode_read" to="or_ln75" fromId="29" toId="40">
</dataflow>
<dataflow id="166" from="or_ln75" to="icmp_ln75" fromId="40" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_153" to="icmp_ln75" fromId="153" toId="41">
</dataflow>
<dataflow id="168" from="icmp_ln74" to="xor_ln74" fromId="35" toId="42">
</dataflow>
<dataflow id="170" from="StgValue_169" to="xor_ln74" fromId="169" toId="42">
</dataflow>
<dataflow id="171" from="icmp_ln84" to="and_ln84" fromId="37" toId="43">
</dataflow>
<dataflow id="172" from="xor_ln74" to="and_ln84" fromId="42" toId="43">
</dataflow>
<dataflow id="173" from="accessMode_read" to="icmp_ln75_1" fromId="29" toId="44">
</dataflow>
<dataflow id="174" from="StgValue_153" to="icmp_ln75_1" fromId="153" toId="44">
</dataflow>
<dataflow id="175" from="icmp_ln74" to="and_ln75" fromId="35" toId="45">
</dataflow>
<dataflow id="176" from="icmp_ln75_1" to="and_ln75" fromId="44" toId="45">
</dataflow>
<dataflow id="177" from="and_ln75" to="xor_ln75" fromId="45" toId="46">
</dataflow>
<dataflow id="178" from="StgValue_169" to="xor_ln75" fromId="169" toId="46">
</dataflow>
<dataflow id="179" from="icmp_ln94" to="and_ln75_1" fromId="39" toId="47">
</dataflow>
<dataflow id="180" from="xor_ln75" to="and_ln75_1" fromId="46" toId="47">
</dataflow>
<dataflow id="181" from="and_ln75" to="or_ln75_1" fromId="45" toId="48">
</dataflow>
<dataflow id="182" from="and_ln84" to="or_ln75_1" fromId="43" toId="48">
</dataflow>
<dataflow id="183" from="icmp_ln75" to="and_ln75_2" fromId="41" toId="49">
</dataflow>
<dataflow id="184" from="icmp_ln76" to="and_ln75_2" fromId="38" toId="49">
</dataflow>
<dataflow id="185" from="or_ln75_1" to="select_ln75" fromId="48" toId="50">
</dataflow>
<dataflow id="186" from="and_ln75_1" to="select_ln75" fromId="47" toId="50">
</dataflow>
<dataflow id="187" from="and_ln75_2" to="select_ln75" fromId="49" toId="50">
</dataflow>
<dataflow id="188" from="select_ln75" to="zext_ln75" fromId="50" toId="51">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln94" fromId="148" toId="52">
</dataflow>
<dataflow id="190" from="delegated" to="write_ln94" fromId="78" toId="52">
</dataflow>
<dataflow id="191" from="zext_ln75" to="write_ln94" fromId="51" toId="52">
</dataflow>
<dataflow id="192" from="or_ln75_1" to="StgValue_1" fromId="48" toId="1">
</dataflow>
</dataflows>


</stg>
