
F446_CenterBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093e8  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d4  080095b0  080095b0  000195b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009884  08009884  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009884  08009884  00019884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800988c  0800988c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800988c  0800988c  0001988c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009890  08009890  00019890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  200001e0  08009a74  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000618  08009a74  00020618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019dd7  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c16  00000000  00000000  00039fe7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001450  00000000  00000000  0003dc00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001248  00000000  00000000  0003f050  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026e30  00000000  00000000  00040298  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013e76  00000000  00000000  000670c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d9944  00000000  00000000  0007af3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000ce  00000000  00000000  00154882  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000608c  00000000  00000000  00154950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200001e0 	.word	0x200001e0
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08009598 	.word	0x08009598

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200001e4 	.word	0x200001e4
 8000204:	08009598 	.word	0x08009598

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bf4:	f000 b972 	b.w	8000edc <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	4604      	mov	r4, r0
 8000c18:	4688      	mov	r8, r1
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d14b      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	4615      	mov	r5, r2
 8000c22:	d967      	bls.n	8000cf4 <__udivmoddi4+0xe4>
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0720 	rsb	r7, r2, #32
 8000c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c32:	fa20 f707 	lsr.w	r7, r0, r7
 8000c36:	4095      	lsls	r5, r2
 8000c38:	ea47 0803 	orr.w	r8, r7, r3
 8000c3c:	4094      	lsls	r4, r2
 8000c3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c48:	fa1f fc85 	uxth.w	ip, r5
 8000c4c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c54:	fb07 f10c 	mul.w	r1, r7, ip
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x60>
 8000c5c:	18eb      	adds	r3, r5, r3
 8000c5e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c62:	f080 811b 	bcs.w	8000e9c <__udivmoddi4+0x28c>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 8118 	bls.w	8000e9c <__udivmoddi4+0x28c>
 8000c6c:	3f02      	subs	r7, #2
 8000c6e:	442b      	add	r3, r5
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x8c>
 8000c88:	192c      	adds	r4, r5, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8e:	f080 8107 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	f240 8104 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	442c      	add	r4, r5
 8000c9c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca0:	eba4 040c 	sub.w	r4, r4, ip
 8000ca4:	2700      	movs	r7, #0
 8000ca6:	b11e      	cbz	r6, 8000cb0 <__udivmoddi4+0xa0>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xbe>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80eb 	beq.w	8000e96 <__udivmoddi4+0x286>
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc6:	4638      	mov	r0, r7
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f783 	clz	r7, r3
 8000cd2:	2f00      	cmp	r7, #0
 8000cd4:	d147      	bne.n	8000d66 <__udivmoddi4+0x156>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd0>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80fa 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4698      	mov	r8, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa0>
 8000cee:	e9c6 4800 	strd	r4, r8, [r6]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xe8>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 808f 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d02:	1b49      	subs	r1, r1, r5
 8000d04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d08:	fa1f f885 	uxth.w	r8, r5
 8000d0c:	2701      	movs	r7, #1
 8000d0e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d12:	0c23      	lsrs	r3, r4, #16
 8000d14:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2bc>
 8000d32:	4684      	mov	ip, r0
 8000d34:	1a59      	subs	r1, r3, r1
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d3c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d44:	fb08 f800 	mul.w	r8, r8, r0
 8000d48:	45a0      	cmp	r8, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x14c>
 8000d4c:	192c      	adds	r4, r5, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x14a>
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	f200 80b6 	bhi.w	8000ec6 <__udivmoddi4+0x2b6>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 0408 	sub.w	r4, r4, r8
 8000d60:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d64:	e79f      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000d66:	f1c7 0c20 	rsb	ip, r7, #32
 8000d6a:	40bb      	lsls	r3, r7
 8000d6c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d70:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d74:	fa01 f407 	lsl.w	r4, r1, r7
 8000d78:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d7c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d80:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d84:	4325      	orrs	r5, r4
 8000d86:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d8a:	0c2c      	lsrs	r4, r5, #16
 8000d8c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d90:	fa1f fa8e 	uxth.w	sl, lr
 8000d94:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d98:	fb09 f40a 	mul.w	r4, r9, sl
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	fa02 f207 	lsl.w	r2, r2, r7
 8000da2:	fa00 f107 	lsl.w	r1, r0, r7
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1e 0303 	adds.w	r3, lr, r3
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000db0:	f080 8087 	bcs.w	8000ec2 <__udivmoddi4+0x2b2>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f240 8084 	bls.w	8000ec2 <__udivmoddi4+0x2b2>
 8000dba:	f1a9 0902 	sub.w	r9, r9, #2
 8000dbe:	4473      	add	r3, lr
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	b2ad      	uxth	r5, r5
 8000dc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dcc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd4:	45a2      	cmp	sl, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1e 0404 	adds.w	r4, lr, r4
 8000ddc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de0:	d26b      	bcs.n	8000eba <__udivmoddi4+0x2aa>
 8000de2:	45a2      	cmp	sl, r4
 8000de4:	d969      	bls.n	8000eba <__udivmoddi4+0x2aa>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4474      	add	r4, lr
 8000dea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	eba4 040a 	sub.w	r4, r4, sl
 8000df6:	454c      	cmp	r4, r9
 8000df8:	46c2      	mov	sl, r8
 8000dfa:	464b      	mov	r3, r9
 8000dfc:	d354      	bcc.n	8000ea8 <__udivmoddi4+0x298>
 8000dfe:	d051      	beq.n	8000ea4 <__udivmoddi4+0x294>
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d069      	beq.n	8000ed8 <__udivmoddi4+0x2c8>
 8000e04:	ebb1 050a 	subs.w	r5, r1, sl
 8000e08:	eb64 0403 	sbc.w	r4, r4, r3
 8000e0c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e10:	40fd      	lsrs	r5, r7
 8000e12:	40fc      	lsrs	r4, r7
 8000e14:	ea4c 0505 	orr.w	r5, ip, r5
 8000e18:	e9c6 5400 	strd	r5, r4, [r6]
 8000e1c:	2700      	movs	r7, #0
 8000e1e:	e747      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e20:	f1c2 0320 	rsb	r3, r2, #32
 8000e24:	fa20 f703 	lsr.w	r7, r0, r3
 8000e28:	4095      	lsls	r5, r2
 8000e2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e36:	4338      	orrs	r0, r7
 8000e38:	0c01      	lsrs	r1, r0, #16
 8000e3a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3e:	fa1f f885 	uxth.w	r8, r5
 8000e42:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4a:	fb07 f308 	mul.w	r3, r7, r8
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x256>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e5c:	d22f      	bcs.n	8000ebe <__udivmoddi4+0x2ae>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d92d      	bls.n	8000ebe <__udivmoddi4+0x2ae>
 8000e62:	3f02      	subs	r7, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1acb      	subs	r3, r1, r3
 8000e68:	b281      	uxth	r1, r0
 8000e6a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e76:	fb00 f308 	mul.w	r3, r0, r8
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x27e>
 8000e7e:	1869      	adds	r1, r5, r1
 8000e80:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e84:	d217      	bcs.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d915      	bls.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	4429      	add	r1, r5
 8000e8e:	1ac9      	subs	r1, r1, r3
 8000e90:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e94:	e73b      	b.n	8000d0e <__udivmoddi4+0xfe>
 8000e96:	4637      	mov	r7, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e709      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e9c:	4607      	mov	r7, r0
 8000e9e:	e6e7      	b.n	8000c70 <__udivmoddi4+0x60>
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	e6fb      	b.n	8000c9c <__udivmoddi4+0x8c>
 8000ea4:	4541      	cmp	r1, r8
 8000ea6:	d2ab      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000ea8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eac:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	e7a4      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb6:	4660      	mov	r0, ip
 8000eb8:	e7e9      	b.n	8000e8e <__udivmoddi4+0x27e>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	e795      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ebe:	4667      	mov	r7, ip
 8000ec0:	e7d1      	b.n	8000e66 <__udivmoddi4+0x256>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e77c      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	442c      	add	r4, r5
 8000eca:	e747      	b.n	8000d5c <__udivmoddi4+0x14c>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	442b      	add	r3, r5
 8000ed2:	e72f      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ed4:	4638      	mov	r0, r7
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xda>
 8000ed8:	4637      	mov	r7, r6
 8000eda:	e6e9      	b.n	8000cb0 <__udivmoddi4+0xa0>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <DFPlayer_init>:

#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	huart_DFPlayer = handler;
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <DFPlayer_init+0x1c>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6013      	str	r3, [r2, #0]
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000208 	.word	0x20000208

08000f00 <DFPlayer_setvolume>:

void DFPlayer_setvolume(uint8_t volume){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8000f0a:	237e      	movs	r3, #126	; 0x7e
 8000f0c:	723b      	strb	r3, [r7, #8]
	cmd[1]= 0xFF;
 8000f0e:	23ff      	movs	r3, #255	; 0xff
 8000f10:	727b      	strb	r3, [r7, #9]
	cmd[2]=	0x06;
 8000f12:	2306      	movs	r3, #6
 8000f14:	72bb      	strb	r3, [r7, #10]
	cmd[3]=	0x06;
 8000f16:	2306      	movs	r3, #6
 8000f18:	72fb      	strb	r3, [r7, #11]
	cmd[4]=	0x00;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	733b      	strb	r3, [r7, #12]
	cmd[5]=	0x00;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	737b      	strb	r3, [r7, #13]
	cmd[6]=	volume;
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	73bb      	strb	r3, [r7, #14]
	cmd[7]=	0xEF;
 8000f26:	23ef      	movs	r3, #239	; 0xef
 8000f28:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <DFPlayer_setvolume+0x44>)
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	f107 0108 	add.w	r1, r7, #8
 8000f32:	230f      	movs	r3, #15
 8000f34:	2208      	movs	r2, #8
 8000f36:	f004 ffe0 	bl	8005efa <HAL_UART_Transmit>
}
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000208 	.word	0x20000208

08000f48 <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8000f52:	237e      	movs	r3, #126	; 0x7e
 8000f54:	723b      	strb	r3, [r7, #8]
	cmd[1]= 0xFF;
 8000f56:	23ff      	movs	r3, #255	; 0xff
 8000f58:	727b      	strb	r3, [r7, #9]
	cmd[2]=	0x06;
 8000f5a:	2306      	movs	r3, #6
 8000f5c:	72bb      	strb	r3, [r7, #10]
	cmd[3]=	0x0F;
 8000f5e:	230f      	movs	r3, #15
 8000f60:	72fb      	strb	r3, [r7, #11]
	cmd[4]=	0x00;
 8000f62:	2300      	movs	r3, #0
 8000f64:	733b      	strb	r3, [r7, #12]
	cmd[5]=	1;
 8000f66:	2301      	movs	r3, #1
 8000f68:	737b      	strb	r3, [r7, #13]
	cmd[6]=	playnumber;
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	73bb      	strb	r3, [r7, #14]
	cmd[7]=	0xEF;
 8000f6e:	23ef      	movs	r3, #239	; 0xef
 8000f70:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <DFPlayer_playmp3+0x44>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	f107 0108 	add.w	r1, r7, #8
 8000f7a:	230f      	movs	r3, #15
 8000f7c:	2208      	movs	r2, #8
 8000f7e:	f004 ffbc 	bl	8005efa <HAL_UART_Transmit>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000208 	.word	0x20000208

08000f90 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f96:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <MX_CAN1_Init+0x68>)
 8000f98:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000f9a:	4b16      	ldr	r3, [pc, #88]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000f9c:	2206      	movs	r2, #6
 8000f9e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fae:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000fb2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fba:	4b0e      	ldr	r3, [pc, #56]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fcc:	4b09      	ldr	r3, [pc, #36]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fd2:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fd8:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fde:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <MX_CAN1_Init+0x64>)
 8000fe0:	f002 f882 	bl	80030e8 <HAL_CAN_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000fea:	f001 fb9d 	bl	8002728 <Error_Handler>
  }

}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000214 	.word	0x20000214
 8000ff8:	40006400 	.word	0x40006400

08000ffc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	; 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a25      	ldr	r2, [pc, #148]	; (80010b0 <HAL_CAN_MspInit+0xb4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d144      	bne.n	80010a8 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 8001028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102c:	6413      	str	r3, [r2, #64]	; 0x40
 800102e:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b1d      	ldr	r3, [pc, #116]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a1c      	ldr	r2, [pc, #112]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <HAL_CAN_MspInit+0xb8>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001056:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800105a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001068:	2309      	movs	r3, #9
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	4619      	mov	r1, r3
 8001072:	4811      	ldr	r0, [pc, #68]	; (80010b8 <HAL_CAN_MspInit+0xbc>)
 8001074:	f003 fca2 	bl	80049bc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2101      	movs	r1, #1
 800107c:	2013      	movs	r0, #19
 800107e:	f002 ffa0 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001082:	2013      	movs	r0, #19
 8001084:	f002 ffb9 	bl	8003ffa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2102      	movs	r1, #2
 800108c:	2014      	movs	r0, #20
 800108e:	f002 ff98 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001092:	2014      	movs	r0, #20
 8001094:	f002 ffb1 	bl	8003ffa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	2103      	movs	r1, #3
 800109c:	2015      	movs	r0, #21
 800109e:	f002 ff90 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80010a2:	2015      	movs	r0, #21
 80010a4:	f002 ffa9 	bl	8003ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80010a8:	bf00      	nop
 80010aa:	3728      	adds	r7, #40	; 0x28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40006400 	.word	0x40006400
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020000 	.word	0x40020000

080010bc <can_init>:
 */

#include "can_ibis.h"


void can_init(CAN_HandleTypeDef* handler){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08c      	sub	sp, #48	; 0x30
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	  CAN_ibis = handler;
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <can_init+0x78>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6013      	str	r3, [r2, #0]
	  CAN_FilterTypeDef  sFilterConfig;
	  sFilterConfig.FilterBank = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]
	  sFilterConfig.FilterMode =  CAN_FILTERMODE_IDMASK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	623b      	str	r3, [r7, #32]
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80010d2:	2300      	movs	r3, #0
 80010d4:	627b      	str	r3, [r7, #36]	; 0x24
	  sFilterConfig.FilterIdHigh = 0x000;
 80010d6:	2300      	movs	r3, #0
 80010d8:	60bb      	str	r3, [r7, #8]
	  sFilterConfig.FilterIdLow = 0x000;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
	  sFilterConfig.FilterMaskIdHigh = 0x000;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
	  sFilterConfig.FilterMaskIdLow = 0x000;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
	  sFilterConfig.FilterActivation = ENABLE;
 80010ea:	2301      	movs	r3, #1
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
	  sFilterConfig.SlaveStartFilterBank = 14;
 80010ee:	230e      	movs	r3, #14
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c

	  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK){  Error_Handler();}
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	4619      	mov	r1, r3
 80010f8:	480f      	ldr	r0, [pc, #60]	; (8001138 <can_init+0x7c>)
 80010fa:	f002 f8f1 	bl	80032e0 <HAL_CAN_ConfigFilter>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <can_init+0x4c>
 8001104:	f001 fb10 	bl	8002728 <Error_Handler>
	  if (HAL_CAN_Start(&hcan1) != HAL_OK){ Error_Handler();}
 8001108:	480b      	ldr	r0, [pc, #44]	; (8001138 <can_init+0x7c>)
 800110a:	f002 f9c9 	bl	80034a0 <HAL_CAN_Start>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <can_init+0x5c>
 8001114:	f001 fb08 	bl	8002728 <Error_Handler>
	  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {Error_Handler(); }
 8001118:	2102      	movs	r1, #2
 800111a:	4807      	ldr	r0, [pc, #28]	; (8001138 <can_init+0x7c>)
 800111c:	f002 fc26 	bl	800396c <HAL_CAN_ActivateNotification>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <can_init+0x6e>
 8001126:	f001 faff 	bl	8002728 <Error_Handler>
}
 800112a:	bf00      	nop
 800112c:	3730      	adds	r7, #48	; 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000298 	.word	0x20000298
 8001138:	20000214 	.word	0x20000214

0800113c <can_send>:

void can_send(int id, uint8_t senddata[8]){
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]

	TxHeader.StdId = id;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a16      	ldr	r2, [pc, #88]	; (80011a4 <can_send+0x68>)
 800114a:	6013      	str	r3, [r2, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 800114c:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <can_send+0x68>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001152:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <can_send+0x68>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001158:	4b12      	ldr	r3, [pc, #72]	; (80011a4 <can_send+0x68>)
 800115a:	2208      	movs	r2, #8
 800115c:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800115e:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <can_send+0x68>)
 8001160:	2200      	movs	r2, #0
 8001162:	751a      	strb	r2, [r3, #20]

	/* Request transmission */
	if(HAL_CAN_AddTxMessage(&hcan1,&TxHeader,senddata, &TxMailbox) != HAL_OK)
 8001164:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <can_send+0x6c>)
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	490e      	ldr	r1, [pc, #56]	; (80011a4 <can_send+0x68>)
 800116a:	4810      	ldr	r0, [pc, #64]	; (80011ac <can_send+0x70>)
 800116c:	f002 f9dc 	bl	8003528 <HAL_CAN_AddTxMessage>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d007      	beq.n	8001186 <can_send+0x4a>
	{
		Error_Handler();
 8001176:	f001 fad7 	bl	8002728 <Error_Handler>
	}
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 3) {
 800117a:	e004      	b.n	8001186 <can_send+0x4a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,1);
 800117c:	2201      	movs	r2, #1
 800117e:	2102      	movs	r1, #2
 8001180:	480b      	ldr	r0, [pc, #44]	; (80011b0 <can_send+0x74>)
 8001182:	f003 fdad 	bl	8004ce0 <HAL_GPIO_WritePin>
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 3) {
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <can_send+0x70>)
 8001188:	f002 faa9 	bl	80036de <HAL_CAN_GetTxMailboxesFreeLevel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b03      	cmp	r3, #3
 8001190:	d1f4      	bne.n	800117c <can_send+0x40>
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,0);
 8001192:	2200      	movs	r2, #0
 8001194:	2102      	movs	r1, #2
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <can_send+0x74>)
 8001198:	f003 fda2 	bl	8004ce0 <HAL_GPIO_WritePin>
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000034c 	.word	0x2000034c
 80011a8:	20000308 	.word	0x20000308
 80011ac:	20000214 	.word	0x20000214
 80011b0:	40020800 	.word	0x40020800

080011b4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80011ba:	463b      	mov	r3, r7
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011c2:	4b14      	ldr	r3, [pc, #80]	; (8001214 <MX_DAC_Init+0x60>)
 80011c4:	4a14      	ldr	r2, [pc, #80]	; (8001218 <MX_DAC_Init+0x64>)
 80011c6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011c8:	4812      	ldr	r0, [pc, #72]	; (8001214 <MX_DAC_Init+0x60>)
 80011ca:	f002 ff30 	bl	800402e <HAL_DAC_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011d4:	f001 faa8 	bl	8002728 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011d8:	2300      	movs	r3, #0
 80011da:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011e0:	463b      	mov	r3, r7
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <MX_DAC_Init+0x60>)
 80011e8:	f002 fffd 	bl	80041e6 <HAL_DAC_ConfigChannel>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011f2:	f001 fa99 	bl	8002728 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80011f6:	463b      	mov	r3, r7
 80011f8:	2210      	movs	r2, #16
 80011fa:	4619      	mov	r1, r3
 80011fc:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_DAC_Init+0x60>)
 80011fe:	f002 fff2 	bl	80041e6 <HAL_DAC_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001208:	f001 fa8e 	bl	8002728 <Error_Handler>
  }

}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000398 	.word	0x20000398
 8001218:	40007400 	.word	0x40007400

0800121c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <HAL_DAC_MspInit+0x8c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d12f      	bne.n	800129e <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <HAL_DAC_MspInit+0x90>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001246:	4a19      	ldr	r2, [pc, #100]	; (80012ac <HAL_DAC_MspInit+0x90>)
 8001248:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800124c:	6413      	str	r3, [r2, #64]	; 0x40
 800124e:	4b17      	ldr	r3, [pc, #92]	; (80012ac <HAL_DAC_MspInit+0x90>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	4b13      	ldr	r3, [pc, #76]	; (80012ac <HAL_DAC_MspInit+0x90>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a12      	ldr	r2, [pc, #72]	; (80012ac <HAL_DAC_MspInit+0x90>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <HAL_DAC_MspInit+0x90>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001276:	2330      	movs	r3, #48	; 0x30
 8001278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800127a:	2303      	movs	r3, #3
 800127c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	4809      	ldr	r0, [pc, #36]	; (80012b0 <HAL_DAC_MspInit+0x94>)
 800128a:	f003 fb97 	bl	80049bc <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 800128e:	2200      	movs	r2, #0
 8001290:	2104      	movs	r1, #4
 8001292:	2036      	movs	r0, #54	; 0x36
 8001294:	f002 fe95 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001298:	2036      	movs	r0, #54	; 0x36
 800129a:	f002 feae 	bl	8003ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800129e:	bf00      	nop
 80012a0:	3728      	adds	r7, #40	; 0x28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40007400 	.word	0x40007400
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40020000 	.word	0x40020000

080012b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <MX_DMA_Init+0x4c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a0f      	ldr	r2, [pc, #60]	; (8001300 <MX_DMA_Init+0x4c>)
 80012c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <MX_DMA_Init+0x4c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 9, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2109      	movs	r1, #9
 80012da:	2010      	movs	r0, #16
 80012dc:	f002 fe71 	bl	8003fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80012e0:	2010      	movs	r0, #16
 80012e2:	f002 fe8a 	bl	8003ffa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 10, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	210a      	movs	r1, #10
 80012ea:	2011      	movs	r0, #17
 80012ec:	f002 fe69 	bl	8003fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012f0:	2011      	movs	r0, #17
 80012f2:	f002 fe82 	bl	8003ffa <HAL_NVIC_EnableIRQ>

}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800

08001304 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08a      	sub	sp, #40	; 0x28
 8001308:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	4b37      	ldr	r3, [pc, #220]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a36      	ldr	r2, [pc, #216]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b34      	ldr	r3, [pc, #208]	; (80013fc <MX_GPIO_Init+0xf8>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b30      	ldr	r3, [pc, #192]	; (80013fc <MX_GPIO_Init+0xf8>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a2f      	ldr	r2, [pc, #188]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	4b29      	ldr	r3, [pc, #164]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a28      	ldr	r2, [pc, #160]	; (80013fc <MX_GPIO_Init+0xf8>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b26      	ldr	r3, [pc, #152]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a21      	ldr	r2, [pc, #132]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001378:	f043 0302 	orr.w	r3, r3, #2
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <MX_GPIO_Init+0xf8>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2103      	movs	r1, #3
 800138e:	481c      	ldr	r0, [pc, #112]	; (8001400 <MX_GPIO_Init+0xfc>)
 8001390:	f003 fca6 	bl	8004ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800139a:	481a      	ldr	r0, [pc, #104]	; (8001404 <MX_GPIO_Init+0x100>)
 800139c:	f003 fca0 	bl	8004ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013a0:	2303      	movs	r3, #3
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <MX_GPIO_Init+0xfc>)
 80013b8:	f003 fb00 	bl	80049bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80013bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2300      	movs	r3, #0
 80013cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	480b      	ldr	r0, [pc, #44]	; (8001404 <MX_GPIO_Init+0x100>)
 80013d6:	f003 faf1 	bl	80049bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013da:	2340      	movs	r3, #64	; 0x40
 80013dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013de:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <MX_GPIO_Init+0x104>)
 80013e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <MX_GPIO_Init+0xfc>)
 80013ee:	f003 fae5 	bl	80049bc <HAL_GPIO_Init>

}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	; 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020800 	.word	0x40020800
 8001404:	40020400 	.word	0x40020400
 8001408:	10110000 	.word	0x10110000

0800140c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8001410:	4b09      	ldr	r3, [pc, #36]	; (8001438 <MX_IWDG_Init+0x2c>)
 8001412:	4a0a      	ldr	r2, [pc, #40]	; (800143c <MX_IWDG_Init+0x30>)
 8001414:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MX_IWDG_Init+0x2c>)
 8001418:	2202      	movs	r2, #2
 800141a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <MX_IWDG_Init+0x2c>)
 800141e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001422:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001424:	4804      	ldr	r0, [pc, #16]	; (8001438 <MX_IWDG_Init+0x2c>)
 8001426:	f003 fc8f 	bl	8004d48 <HAL_IWDG_Init>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001430:	f001 f97a 	bl	8002728 <Error_Handler>
  }

}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200003ac 	.word	0x200003ac
 800143c:	40003000 	.word	0x40003000

08001440 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart1, &ch, 1, 1);
 800144a:	1df9      	adds	r1, r7, #7
 800144c:	2301      	movs	r3, #1
 800144e:	2201      	movs	r2, #1
 8001450:	4803      	ldr	r0, [pc, #12]	; (8001460 <__io_putchar+0x20>)
 8001452:	f004 fd52 	bl	8005efa <HAL_UART_Transmit>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000590 	.word	0x20000590

08001464 <map>:
uint8_t Craction_in,Break_in,Flont_Lamp_in,Key_in,EX_in,Winker_L_in,Winker_R_in;
uint8_t state,cnt,connect,bconnect,EN,EN_rear,EN_front,mode,bmode;
float slot,speed,slot_data;
float rol,pit,pit_acc,rol_acc,pit_temp,rol_temp;

float map(float x, float in_min, float in_max, float out_min, float out_max) {
 8001464:	b480      	push	{r7}
 8001466:	b087      	sub	sp, #28
 8001468:	af00      	add	r7, sp, #0
 800146a:	ed87 0a05 	vstr	s0, [r7, #20]
 800146e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001472:	ed87 1a03 	vstr	s2, [r7, #12]
 8001476:	edc7 1a02 	vstr	s3, [r7, #8]
 800147a:	ed87 2a01 	vstr	s4, [r7, #4]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800147e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001482:	edd7 7a04 	vldr	s15, [r7, #16]
 8001486:	ee37 7a67 	vsub.f32	s14, s14, s15
 800148a:	edd7 6a01 	vldr	s13, [r7, #4]
 800148e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001492:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001496:	ee67 6a27 	vmul.f32	s13, s14, s15
 800149a:	ed97 7a03 	vldr	s14, [r7, #12]
 800149e:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ae:	ee77 7a27 	vadd.f32	s15, s14, s15
	}
 80014b2:	eeb0 0a67 	vmov.f32	s0, s15
 80014b6:	371c      	adds	r7, #28
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014c4:	f001 fd7c 	bl	8002fc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c8:	f000 f88c 	bl	80015e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014cc:	f7ff ff1a 	bl	8001304 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d0:	f7ff fef0 	bl	80012b4 <MX_DMA_Init>
  MX_CAN1_Init();
 80014d4:	f7ff fd5c 	bl	8000f90 <MX_CAN1_Init>
  MX_DAC_Init();
 80014d8:	f7ff fe6c 	bl	80011b4 <MX_DAC_Init>
  MX_SPI2_Init();
 80014dc:	f001 f948 	bl	8002770 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80014e0:	f001 fb72 	bl	8002bc8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80014e4:	f001 fb9a 	bl	8002c1c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80014e8:	f001 fbc2 	bl	8002c70 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80014ec:	f001 fb0e 	bl	8002b0c <MX_TIM6_Init>
  //MX_IWDG_Init();
  /* USER CODE BEGIN 2 */
  EN_rear=0;
 80014f0:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <main+0xf4>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
  EN_front=0;
 80014f6:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <main+0xf8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
  setbuf(stdout, NULL);
 80014fc:	4b2f      	ldr	r3, [pc, #188]	; (80015bc <main+0xfc>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f005 fe26 	bl	8007156 <setbuf>
  can_init(&hcan1);
 800150a:	482d      	ldr	r0, [pc, #180]	; (80015c0 <main+0x100>)
 800150c:	f7ff fdd6 	bl	80010bc <can_init>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001510:	2100      	movs	r1, #0
 8001512:	482c      	ldr	r0, [pc, #176]	; (80015c4 <main+0x104>)
 8001514:	f002 fdad 	bl	8004072 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8001518:	2110      	movs	r1, #16
 800151a:	482a      	ldr	r0, [pc, #168]	; (80015c4 <main+0x104>)
 800151c:	f002 fda9 	bl	8004072 <HAL_DAC_Start>
  HAL_UART_Init(&huart2);
 8001520:	4829      	ldr	r0, [pc, #164]	; (80015c8 <main+0x108>)
 8001522:	f004 fc9d 	bl	8005e60 <HAL_UART_Init>
  HAL_UART_Receive_DMA(&huart2,(uint8_t *)Rxbuf_from_ESP32,Rxbufsize_from_ESP32);
 8001526:	2205      	movs	r2, #5
 8001528:	4928      	ldr	r1, [pc, #160]	; (80015cc <main+0x10c>)
 800152a:	4827      	ldr	r0, [pc, #156]	; (80015c8 <main+0x108>)
 800152c:	f004 fd7e 	bl	800602c <HAL_UART_Receive_DMA>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001530:	2300      	movs	r3, #0
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	4823      	ldr	r0, [pc, #140]	; (80015c4 <main+0x104>)
 8001538:	f002 fea2 	bl	8004280 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 800153c:	2300      	movs	r3, #0
 800153e:	2200      	movs	r2, #0
 8001540:	2110      	movs	r1, #16
 8001542:	4820      	ldr	r0, [pc, #128]	; (80015c4 <main+0x104>)
 8001544:	f002 fe9c 	bl	8004280 <HAL_DAC_SetValue>
  //mpu9250_init(&hspi2);

  while(1){
      	if(EN_front==1 && EN_rear==1){break;}
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <main+0xf8>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d103      	bne.n	8001558 <main+0x98>
 8001550:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <main+0xf4>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d008      	beq.n	800156a <main+0xaa>
      	if(HAL_GetTick()>1000){
 8001558:	f001 fd98 	bl	800308c <HAL_GetTick>
 800155c:	4603      	mov	r3, r0
 800155e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001562:	d9f1      	bls.n	8001548 <main+0x88>
      		Error_Handler();
 8001564:	f001 f8e0 	bl	8002728 <Error_Handler>
      	if(EN_front==1 && EN_rear==1){break;}
 8001568:	e7ee      	b.n	8001548 <main+0x88>
 800156a:	bf00      	nop
      	}
      }

  connect=0;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <main+0x110>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
	bconnect=0;
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <main+0x114>)
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]
  DFPlayer_init(&huart3);
 8001578:	4817      	ldr	r0, [pc, #92]	; (80015d8 <main+0x118>)
 800157a:	f7ff fcb1 	bl	8000ee0 <DFPlayer_init>
  HAL_Delay(500);
 800157e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001582:	f001 fd8f 	bl	80030a4 <HAL_Delay>
  DFPlayer_setvolume(0x40);
 8001586:	2040      	movs	r0, #64	; 0x40
 8001588:	f7ff fcba 	bl	8000f00 <DFPlayer_setvolume>
  HAL_Delay(500);
 800158c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001590:	f001 fd88 	bl	80030a4 <HAL_Delay>
  DFPlayer_playmp3(2);
 8001594:	2002      	movs	r0, #2
 8001596:	f7ff fcd7 	bl	8000f48 <DFPlayer_playmp3>
  HAL_Delay(3000);
 800159a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800159e:	f001 fd81 	bl	80030a4 <HAL_Delay>

  MX_IWDG_Init();
 80015a2:	f7ff ff33 	bl	800140c <MX_IWDG_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <main+0x11c>)
 80015a8:	f004 f9d5 	bl	8005956 <HAL_TIM_Base_Start_IT>
	  printf(" Rol=%7.4f",rol);
	  printf(" Pit=%7.4f",pit);*/

	  //printf("\r\n");

	  HAL_IWDG_Refresh(&hiwdg);
 80015ac:	480c      	ldr	r0, [pc, #48]	; (80015e0 <main+0x120>)
 80015ae:	f003 fc04 	bl	8004dba <HAL_IWDG_Refresh>
 80015b2:	e7fb      	b.n	80015ac <main+0xec>
 80015b4:	200003e6 	.word	0x200003e6
 80015b8:	200003dc 	.word	0x200003dc
 80015bc:	2000000c 	.word	0x2000000c
 80015c0:	20000214 	.word	0x20000214
 80015c4:	20000398 	.word	0x20000398
 80015c8:	200005d0 	.word	0x200005d0
 80015cc:	20000270 	.word	0x20000270
 80015d0:	200003ba 	.word	0x200003ba
 80015d4:	200003f1 	.word	0x200003f1
 80015d8:	200004f0 	.word	0x200004f0
 80015dc:	20000450 	.word	0x20000450
 80015e0:	200003ac 	.word	0x200003ac

080015e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	; 0x50
 80015e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	2234      	movs	r2, #52	; 0x34
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f005 fa5e 	bl	8006ab4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f8:	f107 0308 	add.w	r3, r7, #8
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	2300      	movs	r3, #0
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <SystemClock_Config+0xd8>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001610:	4a2a      	ldr	r2, [pc, #168]	; (80016bc <SystemClock_Config+0xd8>)
 8001612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001616:	6413      	str	r3, [r2, #64]	; 0x40
 8001618:	4b28      	ldr	r3, [pc, #160]	; (80016bc <SystemClock_Config+0xd8>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001624:	2300      	movs	r3, #0
 8001626:	603b      	str	r3, [r7, #0]
 8001628:	4b25      	ldr	r3, [pc, #148]	; (80016c0 <SystemClock_Config+0xdc>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001630:	4a23      	ldr	r2, [pc, #140]	; (80016c0 <SystemClock_Config+0xdc>)
 8001632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <SystemClock_Config+0xdc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001640:	603b      	str	r3, [r7, #0]
 8001642:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001644:	2309      	movs	r3, #9
 8001646:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800164c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800164e:	2301      	movs	r3, #1
 8001650:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001652:	2302      	movs	r3, #2
 8001654:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001656:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800165a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800165c:	2304      	movs	r3, #4
 800165e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001664:	2302      	movs	r3, #2
 8001666:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001668:	2302      	movs	r3, #2
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800166c:	2302      	movs	r3, #2
 800166e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	4618      	mov	r0, r3
 8001676:	f003 fe85 	bl	8005384 <HAL_RCC_OscConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001680:	f001 f852 	bl	8002728 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001684:	230f      	movs	r3, #15
 8001686:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001688:	2303      	movs	r3, #3
 800168a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001690:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001694:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800169c:	f107 0308 	add.w	r3, r7, #8
 80016a0:	2104      	movs	r1, #4
 80016a2:	4618      	mov	r0, r3
 80016a4:	f003 fbb4 	bl	8004e10 <HAL_RCC_ClockConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80016ae:	f001 f83b 	bl	8002728 <Error_Handler>
  }
}
 80016b2:	bf00      	nop
 80016b4:	3750      	adds	r7, #80	; 0x50
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40007000 	.word	0x40007000

080016c4 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 80016cc:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80016ce:	4a47      	ldr	r2, [pc, #284]	; (80017ec <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80016d0:	2100      	movs	r1, #0
 80016d2:	4847      	ldr	r0, [pc, #284]	; (80017f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80016d4:	f002 f838 	bl	8003748 <HAL_CAN_GetRxMessage>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	  	{
	    		Error_Handler();
 80016de:	f001 f823 	bl	8002728 <Error_Handler>
	  	}
	switch (RxHeader.StdId){
 80016e2:	4b42      	ldr	r3, [pc, #264]	; (80017ec <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016ea:	d01a      	beq.n	8001722 <HAL_CAN_RxFifo0MsgPendingCallback+0x5e>
 80016ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80016f0:	d802      	bhi.n	80016f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d008      	beq.n	8001708 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 80016f6:	e06e      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
 80016f8:	f240 1201 	movw	r2, #257	; 0x101
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d055      	beq.n	80017ac <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>
 8001700:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001704:	d05b      	beq.n	80017be <HAL_CAN_RxFifo0MsgPendingCallback+0xfa>
 8001706:	e066      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
	//error
	case 0x000:
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001708:	2300      	movs	r3, #0
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	4839      	ldr	r0, [pc, #228]	; (80017f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 8001710:	f002 fdb6 	bl	8004280 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8001714:	2300      	movs	r3, #0
 8001716:	2200      	movs	r2, #0
 8001718:	2110      	movs	r1, #16
 800171a:	4836      	ldr	r0, [pc, #216]	; (80017f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 800171c:	f002 fdb0 	bl	8004280 <HAL_DAC_SetValue>
		break;
 8001720:	e059      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>

	//state button
	case 0x100:
		state=RxData[0];
 8001722:	4b31      	ldr	r3, [pc, #196]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001724:	781a      	ldrb	r2, [r3, #0]
 8001726:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001728:	701a      	strb	r2, [r3, #0]
		Winker_L_in=  (state & 0b01000000)>>6;
 800172a:	4b33      	ldr	r3, [pc, #204]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	119b      	asrs	r3, r3, #6
 8001730:	b2db      	uxtb	r3, r3
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	b2da      	uxtb	r2, r3
 8001738:	4b30      	ldr	r3, [pc, #192]	; (80017fc <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 800173a:	701a      	strb	r2, [r3, #0]
		Winker_R_in=  (state & 0b00100000)>>5;
 800173c:	4b2e      	ldr	r3, [pc, #184]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	115b      	asrs	r3, r3, #5
 8001742:	b2db      	uxtb	r3, r3
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 800174c:	701a      	strb	r2, [r3, #0]
		Craction_in=  (state & 0b00010000)>>4;
 800174e:	4b2a      	ldr	r3, [pc, #168]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	111b      	asrs	r3, r3, #4
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	b2da      	uxtb	r2, r3
 800175c:	4b29      	ldr	r3, [pc, #164]	; (8001804 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 800175e:	701a      	strb	r2, [r3, #0]
		Break_in=     (state & 0b00001000)>>3;
 8001760:	4b25      	ldr	r3, [pc, #148]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	10db      	asrs	r3, r3, #3
 8001766:	b2db      	uxtb	r3, r3
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4b26      	ldr	r3, [pc, #152]	; (8001808 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 8001770:	701a      	strb	r2, [r3, #0]
		Flont_Lamp_in=(state & 0b00000100)>>2;
 8001772:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	109b      	asrs	r3, r3, #2
 8001778:	b2db      	uxtb	r3, r3
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	b2da      	uxtb	r2, r3
 8001780:	4b22      	ldr	r3, [pc, #136]	; (800180c <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001782:	701a      	strb	r2, [r3, #0]
		Key_in=       (state & 0b00000010)>>1;
 8001784:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	105b      	asrs	r3, r3, #1
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>)
 8001794:	701a      	strb	r2, [r3, #0]
		EX_in=        (state & 0b00000001);
 8001796:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 80017a2:	701a      	strb	r2, [r3, #0]

		EN_front=1;
 80017a4:	4b1c      	ldr	r3, [pc, #112]	; (8001818 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	701a      	strb	r2, [r3, #0]
		break;
 80017aa:	e014      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
	//slot
	case 0x101:
		slot=uchar4_to_float(RxData);
 80017ac:	480e      	ldr	r0, [pc, #56]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80017ae:	f001 fbc3 	bl	8002f38 <uchar4_to_float>
 80017b2:	eef0 7a40 	vmov.f32	s15, s0
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <HAL_CAN_RxFifo0MsgPendingCallback+0x158>)
 80017b8:	edc3 7a00 	vstr	s15, [r3]
		break;
 80017bc:	e00b      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
	//speed
	case 0x102:
		speed=uchar4_to_float(RxData);
 80017be:	480a      	ldr	r0, [pc, #40]	; (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80017c0:	f001 fbba 	bl	8002f38 <uchar4_to_float>
 80017c4:	eef0 7a40 	vmov.f32	s15, s0
 80017c8:	4b15      	ldr	r3, [pc, #84]	; (8001820 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 80017ca:	edc3 7a00 	vstr	s15, [r3]
		EN_rear=1;
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_CAN_RxFifo0MsgPendingCallback+0x160>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
		break;
 80017d4:	bf00      	nop

	}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 80017d6:	2102      	movs	r1, #2
 80017d8:	4813      	ldr	r0, [pc, #76]	; (8001828 <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 80017da:	f003 fa9a 	bl	8004d12 <HAL_GPIO_TogglePin>

}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000324 	.word	0x20000324
 80017ec:	20000364 	.word	0x20000364
 80017f0:	20000214 	.word	0x20000214
 80017f4:	20000398 	.word	0x20000398
 80017f8:	200003d5 	.word	0x200003d5
 80017fc:	200003f2 	.word	0x200003f2
 8001800:	200003f0 	.word	0x200003f0
 8001804:	200003e7 	.word	0x200003e7
 8001808:	200003bc 	.word	0x200003bc
 800180c:	200003b8 	.word	0x200003b8
 8001810:	200003c4 	.word	0x200003c4
 8001814:	200003b9 	.word	0x200003b9
 8001818:	200003dc 	.word	0x200003dc
 800181c:	200003f4 	.word	0x200003f4
 8001820:	200003e8 	.word	0x200003e8
 8001824:	200003e6 	.word	0x200003e6
 8001828:	40020800 	.word	0x40020800
 800182c:	00000000 	.word	0x00000000

08001830 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001830:	b5b0      	push	{r4, r5, r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	mode=data_from_esp32[0];
 8001838:	4bd3      	ldr	r3, [pc, #844]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x358>)
 800183a:	781a      	ldrb	r2, [r3, #0]
 800183c:	4bd3      	ldr	r3, [pc, #844]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 800183e:	701a      	strb	r2, [r3, #0]
	if(mode!=bmode){
 8001840:	4bd2      	ldr	r3, [pc, #840]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001842:	781a      	ldrb	r2, [r3, #0]
 8001844:	4bd2      	ldr	r3, [pc, #840]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d006      	beq.n	800185a <HAL_TIM_PeriodElapsedCallback+0x2a>
		DFPlayer_playmp3(5);//操作音
 800184c:	2005      	movs	r0, #5
 800184e:	f7ff fb7b 	bl	8000f48 <DFPlayer_playmp3>
		bmode=data_from_esp32[0];
 8001852:	4bcd      	ldr	r3, [pc, #820]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8001854:	781a      	ldrb	r2, [r3, #0]
 8001856:	4bce      	ldr	r3, [pc, #824]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8001858:	701a      	strb	r2, [r3, #0]
	}
	//mode=1;

	if(mode==1){
 800185a:	4bcc      	ldr	r3, [pc, #816]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d114      	bne.n	800188c <HAL_TIM_PeriodElapsedCallback+0x5c>
		slot_data=map(slot,0.650,3.265,0.9,3.5);//norm}
 8001862:	4bcc      	ldr	r3, [pc, #816]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001864:	edd3 7a00 	vldr	s15, [r3]
 8001868:	eeb0 2a0c 	vmov.f32	s4, #12	; 0x40600000  3.5
 800186c:	eddf 1aca 	vldr	s3, [pc, #808]	; 8001b98 <HAL_TIM_PeriodElapsedCallback+0x368>
 8001870:	ed9f 1aca 	vldr	s2, [pc, #808]	; 8001b9c <HAL_TIM_PeriodElapsedCallback+0x36c>
 8001874:	eddf 0aca 	vldr	s1, [pc, #808]	; 8001ba0 <HAL_TIM_PeriodElapsedCallback+0x370>
 8001878:	eeb0 0a67 	vmov.f32	s0, s15
 800187c:	f7ff fdf2 	bl	8001464 <map>
 8001880:	eef0 7a40 	vmov.f32	s15, s0
 8001884:	4bc7      	ldr	r3, [pc, #796]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8001886:	edc3 7a00 	vstr	s15, [r3]
 800188a:	e237      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
	}
	else if(mode==2){
 800188c:	4bbf      	ldr	r3, [pc, #764]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b02      	cmp	r3, #2
 8001892:	d114      	bne.n	80018be <HAL_TIM_PeriodElapsedCallback+0x8e>
		slot_data=map(slot,0.650,3.265,0.9,2.5);//eco
 8001894:	4bbf      	ldr	r3, [pc, #764]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001896:	edd3 7a00 	vldr	s15, [r3]
 800189a:	eeb0 2a04 	vmov.f32	s4, #4	; 0x40200000  2.5
 800189e:	eddf 1abe 	vldr	s3, [pc, #760]	; 8001b98 <HAL_TIM_PeriodElapsedCallback+0x368>
 80018a2:	ed9f 1abe 	vldr	s2, [pc, #760]	; 8001b9c <HAL_TIM_PeriodElapsedCallback+0x36c>
 80018a6:	eddf 0abe 	vldr	s1, [pc, #760]	; 8001ba0 <HAL_TIM_PeriodElapsedCallback+0x370>
 80018aa:	eeb0 0a67 	vmov.f32	s0, s15
 80018ae:	f7ff fdd9 	bl	8001464 <map>
 80018b2:	eef0 7a40 	vmov.f32	s15, s0
 80018b6:	4bbb      	ldr	r3, [pc, #748]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 80018b8:	edc3 7a00 	vstr	s15, [r3]
 80018bc:	e21e      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
	}
	else if(mode==3){
 80018be:	4bb3      	ldr	r3, [pc, #716]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d156      	bne.n	8001974 <HAL_TIM_PeriodElapsedCallback+0x144>
		slot_data=powf(slot,3)*0.3713+powf(slot,2)*(-1.8438)+slot*(3.1176)-0.4461;//snow
 80018c6:	4bb3      	ldr	r3, [pc, #716]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80018c8:	edd3 7a00 	vldr	s15, [r3]
 80018cc:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 80018d0:	eeb0 0a67 	vmov.f32	s0, s15
 80018d4:	f007 f95a 	bl	8008b8c <powf>
 80018d8:	ee10 3a10 	vmov	r3, s0
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fdff 	bl	80004e0 <__aeabi_f2d>
 80018e2:	a38f      	add	r3, pc, #572	; (adr r3, 8001b20 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7fe fe52 	bl	8000590 <__aeabi_dmul>
 80018ec:	4603      	mov	r3, r0
 80018ee:	460c      	mov	r4, r1
 80018f0:	4625      	mov	r5, r4
 80018f2:	461c      	mov	r4, r3
 80018f4:	4ba7      	ldr	r3, [pc, #668]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80018fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001902:	f007 f943 	bl	8008b8c <powf>
 8001906:	ee10 3a10 	vmov	r3, s0
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fde8 	bl	80004e0 <__aeabi_f2d>
 8001910:	a385      	add	r3, pc, #532	; (adr r3, 8001b28 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe fe3b 	bl	8000590 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4620      	mov	r0, r4
 8001920:	4629      	mov	r1, r5
 8001922:	f7fe fc7f 	bl	8000224 <__adddf3>
 8001926:	4603      	mov	r3, r0
 8001928:	460c      	mov	r4, r1
 800192a:	4625      	mov	r5, r4
 800192c:	461c      	mov	r4, r3
 800192e:	4b99      	ldr	r3, [pc, #612]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fdd4 	bl	80004e0 <__aeabi_f2d>
 8001938:	a37d      	add	r3, pc, #500	; (adr r3, 8001b30 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fe27 	bl	8000590 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4620      	mov	r0, r4
 8001948:	4629      	mov	r1, r5
 800194a:	f7fe fc6b 	bl	8000224 <__adddf3>
 800194e:	4603      	mov	r3, r0
 8001950:	460c      	mov	r4, r1
 8001952:	4618      	mov	r0, r3
 8001954:	4621      	mov	r1, r4
 8001956:	a378      	add	r3, pc, #480	; (adr r3, 8001b38 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe fc60 	bl	8000220 <__aeabi_dsub>
 8001960:	4603      	mov	r3, r0
 8001962:	460c      	mov	r4, r1
 8001964:	4618      	mov	r0, r3
 8001966:	4621      	mov	r1, r4
 8001968:	f7ff f8ea 	bl	8000b40 <__aeabi_d2f>
 800196c:	4602      	mov	r2, r0
 800196e:	4b8d      	ldr	r3, [pc, #564]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e1c3      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
	}
	else if(mode==4){
 8001974:	4b85      	ldr	r3, [pc, #532]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b04      	cmp	r3, #4
 800197a:	d173      	bne.n	8001a64 <HAL_TIM_PeriodElapsedCallback+0x234>
		slot_data=powf(slot,4)*(0.3067)+powf(slot,3)*(-2.4464)+powf(slot,2)*(6.3486)+slot*(-4.8485)+1.9619;//sport
 800197c:	4b85      	ldr	r3, [pc, #532]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800197e:	edd3 7a00 	vldr	s15, [r3]
 8001982:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001986:	eeb0 0a67 	vmov.f32	s0, s15
 800198a:	f007 f8ff 	bl	8008b8c <powf>
 800198e:	ee10 3a10 	vmov	r3, s0
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fda4 	bl	80004e0 <__aeabi_f2d>
 8001998:	a369      	add	r3, pc, #420	; (adr r3, 8001b40 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe fdf7 	bl	8000590 <__aeabi_dmul>
 80019a2:	4603      	mov	r3, r0
 80019a4:	460c      	mov	r4, r1
 80019a6:	4625      	mov	r5, r4
 80019a8:	461c      	mov	r4, r3
 80019aa:	4b7a      	ldr	r3, [pc, #488]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 80019b4:	eeb0 0a67 	vmov.f32	s0, s15
 80019b8:	f007 f8e8 	bl	8008b8c <powf>
 80019bc:	ee10 3a10 	vmov	r3, s0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fd8d 	bl	80004e0 <__aeabi_f2d>
 80019c6:	a360      	add	r3, pc, #384	; (adr r3, 8001b48 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fde0 	bl	8000590 <__aeabi_dmul>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4620      	mov	r0, r4
 80019d6:	4629      	mov	r1, r5
 80019d8:	f7fe fc24 	bl	8000224 <__adddf3>
 80019dc:	4603      	mov	r3, r0
 80019de:	460c      	mov	r4, r1
 80019e0:	4625      	mov	r5, r4
 80019e2:	461c      	mov	r4, r3
 80019e4:	4b6b      	ldr	r3, [pc, #428]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80019e6:	edd3 7a00 	vldr	s15, [r3]
 80019ea:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80019ee:	eeb0 0a67 	vmov.f32	s0, s15
 80019f2:	f007 f8cb 	bl	8008b8c <powf>
 80019f6:	ee10 3a10 	vmov	r3, s0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7fe fd70 	bl	80004e0 <__aeabi_f2d>
 8001a00:	a353      	add	r3, pc, #332	; (adr r3, 8001b50 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a06:	f7fe fdc3 	bl	8000590 <__aeabi_dmul>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4620      	mov	r0, r4
 8001a10:	4629      	mov	r1, r5
 8001a12:	f7fe fc07 	bl	8000224 <__adddf3>
 8001a16:	4603      	mov	r3, r0
 8001a18:	460c      	mov	r4, r1
 8001a1a:	4625      	mov	r5, r4
 8001a1c:	461c      	mov	r4, r3
 8001a1e:	4b5d      	ldr	r3, [pc, #372]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7fe fd5c 	bl	80004e0 <__aeabi_f2d>
 8001a28:	a34b      	add	r3, pc, #300	; (adr r3, 8001b58 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f7fe fdaf 	bl	8000590 <__aeabi_dmul>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4620      	mov	r0, r4
 8001a38:	4629      	mov	r1, r5
 8001a3a:	f7fe fbf3 	bl	8000224 <__adddf3>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460c      	mov	r4, r1
 8001a42:	4618      	mov	r0, r3
 8001a44:	4621      	mov	r1, r4
 8001a46:	a346      	add	r3, pc, #280	; (adr r3, 8001b60 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a4c:	f7fe fbea 	bl	8000224 <__adddf3>
 8001a50:	4603      	mov	r3, r0
 8001a52:	460c      	mov	r4, r1
 8001a54:	4618      	mov	r0, r3
 8001a56:	4621      	mov	r1, r4
 8001a58:	f7ff f872 	bl	8000b40 <__aeabi_d2f>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	4b51      	ldr	r3, [pc, #324]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	e14b      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
	}
	else if(mode==5){
 8001a64:	4b49      	ldr	r3, [pc, #292]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x35c>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	f040 809d 	bne.w	8001ba8 <HAL_TIM_PeriodElapsedCallback+0x378>
		slot_data=powf(slot,3)*0.1732+powf(slot,2)*(-1.6682)+slot*(5.2727)-1.9883;//sport plus
 8001a6e:	4b49      	ldr	r3, [pc, #292]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001a70:	edd3 7a00 	vldr	s15, [r3]
 8001a74:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001a78:	eeb0 0a67 	vmov.f32	s0, s15
 8001a7c:	f007 f886 	bl	8008b8c <powf>
 8001a80:	ee10 3a10 	vmov	r3, s0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fd2b 	bl	80004e0 <__aeabi_f2d>
 8001a8a:	a337      	add	r3, pc, #220	; (adr r3, 8001b68 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a90:	f7fe fd7e 	bl	8000590 <__aeabi_dmul>
 8001a94:	4603      	mov	r3, r0
 8001a96:	460c      	mov	r4, r1
 8001a98:	4625      	mov	r5, r4
 8001a9a:	461c      	mov	r4, r3
 8001a9c:	4b3d      	ldr	r3, [pc, #244]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001a9e:	edd3 7a00 	vldr	s15, [r3]
 8001aa2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aaa:	f007 f86f 	bl	8008b8c <powf>
 8001aae:	ee10 3a10 	vmov	r3, s0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fd14 	bl	80004e0 <__aeabi_f2d>
 8001ab8:	a32d      	add	r3, pc, #180	; (adr r3, 8001b70 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abe:	f7fe fd67 	bl	8000590 <__aeabi_dmul>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4620      	mov	r0, r4
 8001ac8:	4629      	mov	r1, r5
 8001aca:	f7fe fbab 	bl	8000224 <__adddf3>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460c      	mov	r4, r1
 8001ad2:	4625      	mov	r5, r4
 8001ad4:	461c      	mov	r4, r3
 8001ad6:	4b2f      	ldr	r3, [pc, #188]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd00 	bl	80004e0 <__aeabi_f2d>
 8001ae0:	a325      	add	r3, pc, #148	; (adr r3, 8001b78 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae6:	f7fe fd53 	bl	8000590 <__aeabi_dmul>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4620      	mov	r0, r4
 8001af0:	4629      	mov	r1, r5
 8001af2:	f7fe fb97 	bl	8000224 <__adddf3>
 8001af6:	4603      	mov	r3, r0
 8001af8:	460c      	mov	r4, r1
 8001afa:	4618      	mov	r0, r3
 8001afc:	4621      	mov	r1, r4
 8001afe:	a320      	add	r3, pc, #128	; (adr r3, 8001b80 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8001b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b04:	f7fe fb8c 	bl	8000220 <__aeabi_dsub>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	4621      	mov	r1, r4
 8001b10:	f7ff f816 	bl	8000b40 <__aeabi_d2f>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x374>)
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	e0ef      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
 8001b1c:	f3af 8000 	nop.w
 8001b20:	13404ea5 	.word	0x13404ea5
 8001b24:	3fd7c361 	.word	0x3fd7c361
 8001b28:	6dc5d639 	.word	0x6dc5d639
 8001b2c:	bffd8034 	.word	0xbffd8034
 8001b30:	44d013a9 	.word	0x44d013a9
 8001b34:	4008f0d8 	.word	0x4008f0d8
 8001b38:	03afb7e9 	.word	0x03afb7e9
 8001b3c:	3fdc8ce7 	.word	0x3fdc8ce7
 8001b40:	096bb98c 	.word	0x096bb98c
 8001b44:	3fd3a0f9 	.word	0x3fd3a0f9
 8001b48:	29c779a7 	.word	0x29c779a7
 8001b4c:	c003923a 	.word	0xc003923a
 8001b50:	65fd8adb 	.word	0x65fd8adb
 8001b54:	401964f7 	.word	0x401964f7
 8001b58:	2f1a9fbe 	.word	0x2f1a9fbe
 8001b5c:	c01364dd 	.word	0xc01364dd
 8001b60:	41205bc0 	.word	0x41205bc0
 8001b64:	3fff63f1 	.word	0x3fff63f1
 8001b68:	e7d566cf 	.word	0xe7d566cf
 8001b6c:	3fc62b6a 	.word	0x3fc62b6a
 8001b70:	7bb2fec5 	.word	0x7bb2fec5
 8001b74:	bffab0f2 	.word	0xbffab0f2
 8001b78:	ab367a10 	.word	0xab367a10
 8001b7c:	4015173e 	.word	0x4015173e
 8001b80:	a92a3055 	.word	0xa92a3055
 8001b84:	3fffd013 	.word	0x3fffd013
 8001b88:	200002e8 	.word	0x200002e8
 8001b8c:	200003e4 	.word	0x200003e4
 8001b90:	200003e5 	.word	0x200003e5
 8001b94:	200003f4 	.word	0x200003f4
 8001b98:	3f666666 	.word	0x3f666666
 8001b9c:	4050f5c3 	.word	0x4050f5c3
 8001ba0:	3f266666 	.word	0x3f266666
 8001ba4:	200003ec 	.word	0x200003ec
	}
	else if(mode==10){
 8001ba8:	4bb3      	ldr	r3, [pc, #716]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b0a      	cmp	r3, #10
 8001bae:	f040 8091 	bne.w	8001cd4 <HAL_TIM_PeriodElapsedCallback+0x4a4>
		slot_data=powf(slot,5)*(0.0532)+powf(slot,4)*(-0.839)+powf(slot,3)*(4.9461)+powf(slot,2)*(-13.884)+slot*(18.813)-6.4772;//extreme
 8001bb2:	4bb2      	ldr	r3, [pc, #712]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001bb4:	edd3 7a00 	vldr	s15, [r3]
 8001bb8:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8001bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc0:	f006 ffe4 	bl	8008b8c <powf>
 8001bc4:	ee10 3a10 	vmov	r3, s0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fc89 	bl	80004e0 <__aeabi_f2d>
 8001bce:	a398      	add	r3, pc, #608	; (adr r3, 8001e30 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f7fe fcdc 	bl	8000590 <__aeabi_dmul>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	460c      	mov	r4, r1
 8001bdc:	4625      	mov	r5, r4
 8001bde:	461c      	mov	r4, r3
 8001be0:	4ba6      	ldr	r3, [pc, #664]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001bea:	eeb0 0a67 	vmov.f32	s0, s15
 8001bee:	f006 ffcd 	bl	8008b8c <powf>
 8001bf2:	ee10 3a10 	vmov	r3, s0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7fe fc72 	bl	80004e0 <__aeabi_f2d>
 8001bfc:	a38e      	add	r3, pc, #568	; (adr r3, 8001e38 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8001bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c02:	f7fe fcc5 	bl	8000590 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	4629      	mov	r1, r5
 8001c0e:	f7fe fb09 	bl	8000224 <__adddf3>
 8001c12:	4603      	mov	r3, r0
 8001c14:	460c      	mov	r4, r1
 8001c16:	4625      	mov	r5, r4
 8001c18:	461c      	mov	r4, r3
 8001c1a:	4b98      	ldr	r3, [pc, #608]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001c1c:	edd3 7a00 	vldr	s15, [r3]
 8001c20:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001c24:	eeb0 0a67 	vmov.f32	s0, s15
 8001c28:	f006 ffb0 	bl	8008b8c <powf>
 8001c2c:	ee10 3a10 	vmov	r3, s0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc55 	bl	80004e0 <__aeabi_f2d>
 8001c36:	a382      	add	r3, pc, #520	; (adr r3, 8001e40 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3c:	f7fe fca8 	bl	8000590 <__aeabi_dmul>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	4620      	mov	r0, r4
 8001c46:	4629      	mov	r1, r5
 8001c48:	f7fe faec 	bl	8000224 <__adddf3>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	460c      	mov	r4, r1
 8001c50:	4625      	mov	r5, r4
 8001c52:	461c      	mov	r4, r3
 8001c54:	4b89      	ldr	r3, [pc, #548]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001c5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c62:	f006 ff93 	bl	8008b8c <powf>
 8001c66:	ee10 3a10 	vmov	r3, s0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fc38 	bl	80004e0 <__aeabi_f2d>
 8001c70:	a375      	add	r3, pc, #468	; (adr r3, 8001e48 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8001c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c76:	f7fe fc8b 	bl	8000590 <__aeabi_dmul>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4620      	mov	r0, r4
 8001c80:	4629      	mov	r1, r5
 8001c82:	f7fe facf 	bl	8000224 <__adddf3>
 8001c86:	4603      	mov	r3, r0
 8001c88:	460c      	mov	r4, r1
 8001c8a:	4625      	mov	r5, r4
 8001c8c:	461c      	mov	r4, r3
 8001c8e:	4b7b      	ldr	r3, [pc, #492]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc24 	bl	80004e0 <__aeabi_f2d>
 8001c98:	a36d      	add	r3, pc, #436	; (adr r3, 8001e50 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	f7fe fc77 	bl	8000590 <__aeabi_dmul>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	4629      	mov	r1, r5
 8001caa:	f7fe fabb 	bl	8000224 <__adddf3>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	460c      	mov	r4, r1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	4621      	mov	r1, r4
 8001cb6:	a368      	add	r3, pc, #416	; (adr r3, 8001e58 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbc:	f7fe fab0 	bl	8000220 <__aeabi_dsub>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	460c      	mov	r4, r1
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	4621      	mov	r1, r4
 8001cc8:	f7fe ff3a 	bl	8000b40 <__aeabi_d2f>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	4b6c      	ldr	r3, [pc, #432]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	e013      	b.n	8001cfc <HAL_TIM_PeriodElapsedCallback+0x4cc>
	}
	else{slot_data=map(slot,0.650,3.265,0.9,2.5);//eco
 8001cd4:	4b69      	ldr	r3, [pc, #420]	; (8001e7c <HAL_TIM_PeriodElapsedCallback+0x64c>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	eeb0 2a04 	vmov.f32	s4, #4	; 0x40200000  2.5
 8001cde:	eddf 1a69 	vldr	s3, [pc, #420]	; 8001e84 <HAL_TIM_PeriodElapsedCallback+0x654>
 8001ce2:	ed9f 1a69 	vldr	s2, [pc, #420]	; 8001e88 <HAL_TIM_PeriodElapsedCallback+0x658>
 8001ce6:	eddf 0a69 	vldr	s1, [pc, #420]	; 8001e8c <HAL_TIM_PeriodElapsedCallback+0x65c>
 8001cea:	eeb0 0a67 	vmov.f32	s0, s15
 8001cee:	f7ff fbb9 	bl	8001464 <map>
 8001cf2:	eef0 7a40 	vmov.f32	s15, s0
 8001cf6:	4b62      	ldr	r3, [pc, #392]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001cf8:	edc3 7a00 	vstr	s15, [r3]
	}


	if(slot_data>3.5){slot_data=3.5;}
 8001cfc:	4b60      	ldr	r3, [pc, #384]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001cfe:	edd3 7a00 	vldr	s15, [r3]
 8001d02:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8001d06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0e:	dd02      	ble.n	8001d16 <HAL_TIM_PeriodElapsedCallback+0x4e6>
 8001d10:	4b5b      	ldr	r3, [pc, #364]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001d12:	4a5f      	ldr	r2, [pc, #380]	; (8001e90 <HAL_TIM_PeriodElapsedCallback+0x660>)
 8001d14:	601a      	str	r2, [r3, #0]
	if(slot_data<0.9){slot_data=0.9;}
 8001d16:	4b5a      	ldr	r3, [pc, #360]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fbe0 	bl	80004e0 <__aeabi_f2d>
 8001d20:	a34f      	add	r3, pc, #316	; (adr r3, 8001e60 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8001d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d26:	f7fe fea5 	bl	8000a74 <__aeabi_dcmplt>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d002      	beq.n	8001d36 <HAL_TIM_PeriodElapsedCallback+0x506>
 8001d30:	4b53      	ldr	r3, [pc, #332]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001d32:	4a58      	ldr	r2, [pc, #352]	; (8001e94 <HAL_TIM_PeriodElapsedCallback+0x664>)
 8001d34:	601a      	str	r2, [r3, #0]

	float setvalue1=(4095.0/9.9)*slot_data;
 8001d36:	4b52      	ldr	r3, [pc, #328]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe fbd0 	bl	80004e0 <__aeabi_f2d>
 8001d40:	a349      	add	r3, pc, #292	; (adr r3, 8001e68 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fc23 	bl	8000590 <__aeabi_dmul>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	460c      	mov	r4, r1
 8001d4e:	4618      	mov	r0, r3
 8001d50:	4621      	mov	r1, r4
 8001d52:	f7fe fef5 	bl	8000b40 <__aeabi_d2f>
 8001d56:	4603      	mov	r3, r0
 8001d58:	617b      	str	r3, [r7, #20]
	float setvalue2=(4095.0/9.9)*slot_data;
 8001d5a:	4b49      	ldr	r3, [pc, #292]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fbbe 	bl	80004e0 <__aeabi_f2d>
 8001d64:	a340      	add	r3, pc, #256	; (adr r3, 8001e68 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fc11 	bl	8000590 <__aeabi_dmul>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460c      	mov	r4, r1
 8001d72:	4618      	mov	r0, r3
 8001d74:	4621      	mov	r1, r4
 8001d76:	f7fe fee3 	bl	8000b40 <__aeabi_d2f>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	613b      	str	r3, [r7, #16]

	if(EN==1){
 8001d7e:	4b46      	ldr	r3, [pc, #280]	; (8001e98 <HAL_TIM_PeriodElapsedCallback+0x668>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	f040 83b8 	bne.w	80024f8 <HAL_TIM_PeriodElapsedCallback+0xcc8>
		if(mode==4){//sport
 8001d88:	4b3b      	ldr	r3, [pc, #236]	; (8001e78 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	f040 8193 	bne.w	80020b8 <HAL_TIM_PeriodElapsedCallback+0x888>
			if(speed==0.0) {
 8001d92:	4b42      	ldr	r3, [pc, #264]	; (8001e9c <HAL_TIM_PeriodElapsedCallback+0x66c>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	f040 8080 	bne.w	8001ea4 <HAL_TIM_PeriodElapsedCallback+0x674>
				setvalue1=(4095.0/9.9)*slot_data;
 8001da4:	4b36      	ldr	r3, [pc, #216]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fb99 	bl	80004e0 <__aeabi_f2d>
 8001dae:	a32e      	add	r3, pc, #184	; (adr r3, 8001e68 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fbec 	bl	8000590 <__aeabi_dmul>
 8001db8:	4603      	mov	r3, r0
 8001dba:	460c      	mov	r4, r1
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	4621      	mov	r1, r4
 8001dc0:	f7fe febe 	bl	8000b40 <__aeabi_d2f>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.6;
 8001dc8:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <HAL_TIM_PeriodElapsedCallback+0x650>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fb87 	bl	80004e0 <__aeabi_f2d>
 8001dd2:	a325      	add	r3, pc, #148	; (adr r3, 8001e68 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	f7fe fbda 	bl	8000590 <__aeabi_dmul>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	460c      	mov	r4, r1
 8001de0:	4618      	mov	r0, r3
 8001de2:	4621      	mov	r1, r4
 8001de4:	a322      	add	r3, pc, #136	; (adr r3, 8001e70 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8001de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dea:	f7fe fbd1 	bl	8000590 <__aeabi_dmul>
 8001dee:	4603      	mov	r3, r0
 8001df0:	460c      	mov	r4, r1
 8001df2:	4618      	mov	r0, r3
 8001df4:	4621      	mov	r1, r4
 8001df6:	f7fe fea3 	bl	8000b40 <__aeabi_d2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8001dfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e06:	ee17 3a90 	vmov	r3, s15
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4824      	ldr	r0, [pc, #144]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8001e10:	f002 fa36 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8001e14:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1c:	ee17 3a90 	vmov	r3, s15
 8001e20:	2200      	movs	r2, #0
 8001e22:	2110      	movs	r1, #16
 8001e24:	481e      	ldr	r0, [pc, #120]	; (8001ea0 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8001e26:	f002 fa2b 	bl	8004280 <HAL_DAC_SetValue>
 8001e2a:	e371      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
 8001e2c:	f3af 8000 	nop.w
 8001e30:	c84b5dcc 	.word	0xc84b5dcc
 8001e34:	3fab3d07 	.word	0x3fab3d07
 8001e38:	872b020c 	.word	0x872b020c
 8001e3c:	bfead916 	.word	0xbfead916
 8001e40:	703afb7f 	.word	0x703afb7f
 8001e44:	4013c8ce 	.word	0x4013c8ce
 8001e48:	a5e353f8 	.word	0xa5e353f8
 8001e4c:	c02bc49b 	.word	0xc02bc49b
 8001e50:	c49ba5e3 	.word	0xc49ba5e3
 8001e54:	4032d020 	.word	0x4032d020
 8001e58:	1de69ad4 	.word	0x1de69ad4
 8001e5c:	4019e8a7 	.word	0x4019e8a7
 8001e60:	cccccccd 	.word	0xcccccccd
 8001e64:	3feccccc 	.word	0x3feccccc
 8001e68:	8ba2e8ba 	.word	0x8ba2e8ba
 8001e6c:	4079da2e 	.word	0x4079da2e
 8001e70:	33333333 	.word	0x33333333
 8001e74:	3fe33333 	.word	0x3fe33333
 8001e78:	200003e4 	.word	0x200003e4
 8001e7c:	200003f4 	.word	0x200003f4
 8001e80:	200003ec 	.word	0x200003ec
 8001e84:	3f666666 	.word	0x3f666666
 8001e88:	4050f5c3 	.word	0x4050f5c3
 8001e8c:	3f266666 	.word	0x3f266666
 8001e90:	40600000 	.word	0x40600000
 8001e94:	3f666666 	.word	0x3f666666
 8001e98:	200003bb 	.word	0x200003bb
 8001e9c:	200003e8 	.word	0x200003e8
 8001ea0:	20000398 	.word	0x20000398
			}
			else if(speed==0.01) {
 8001ea4:	4bbc      	ldr	r3, [pc, #752]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fb19 	bl	80004e0 <__aeabi_f2d>
 8001eae:	a3ac      	add	r3, pc, #688	; (adr r3, 8002160 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8001eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb4:	f7fe fdd4 	bl	8000a60 <__aeabi_dcmpeq>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d043      	beq.n	8001f46 <HAL_TIM_PeriodElapsedCallback+0x716>
				setvalue1=(4095.0/9.9)*slot_data;
 8001ebe:	4bb7      	ldr	r3, [pc, #732]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fb0c 	bl	80004e0 <__aeabi_f2d>
 8001ec8:	a3a7      	add	r3, pc, #668	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8001eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ece:	f7fe fb5f 	bl	8000590 <__aeabi_dmul>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	460c      	mov	r4, r1
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	4621      	mov	r1, r4
 8001eda:	f7fe fe31 	bl	8000b40 <__aeabi_d2f>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.7;
 8001ee2:	4bae      	ldr	r3, [pc, #696]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fafa 	bl	80004e0 <__aeabi_f2d>
 8001eec:	a39e      	add	r3, pc, #632	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8001eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef2:	f7fe fb4d 	bl	8000590 <__aeabi_dmul>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	460c      	mov	r4, r1
 8001efa:	4618      	mov	r0, r3
 8001efc:	4621      	mov	r1, r4
 8001efe:	a39c      	add	r3, pc, #624	; (adr r3, 8002170 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f7fe fb44 	bl	8000590 <__aeabi_dmul>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	460c      	mov	r4, r1
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	4621      	mov	r1, r4
 8001f10:	f7fe fe16 	bl	8000b40 <__aeabi_d2f>
 8001f14:	4603      	mov	r3, r0
 8001f16:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8001f18:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f20:	ee17 3a90 	vmov	r3, s15
 8001f24:	2200      	movs	r2, #0
 8001f26:	2100      	movs	r1, #0
 8001f28:	489d      	ldr	r0, [pc, #628]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001f2a:	f002 f9a9 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8001f2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f36:	ee17 3a90 	vmov	r3, s15
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2110      	movs	r1, #16
 8001f3e:	4898      	ldr	r0, [pc, #608]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001f40:	f002 f99e 	bl	8004280 <HAL_DAC_SetValue>
 8001f44:	e2e4      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
			else if(speed==0.02) {
 8001f46:	4b94      	ldr	r3, [pc, #592]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fac8 	bl	80004e0 <__aeabi_f2d>
 8001f50:	a389      	add	r3, pc, #548	; (adr r3, 8002178 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f56:	f7fe fd83 	bl	8000a60 <__aeabi_dcmpeq>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d043      	beq.n	8001fe8 <HAL_TIM_PeriodElapsedCallback+0x7b8>
				setvalue1=(4095.0/9.9)*slot_data;
 8001f60:	4b8e      	ldr	r3, [pc, #568]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe fabb 	bl	80004e0 <__aeabi_f2d>
 8001f6a:	a37f      	add	r3, pc, #508	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8001f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f70:	f7fe fb0e 	bl	8000590 <__aeabi_dmul>
 8001f74:	4603      	mov	r3, r0
 8001f76:	460c      	mov	r4, r1
 8001f78:	4618      	mov	r0, r3
 8001f7a:	4621      	mov	r1, r4
 8001f7c:	f7fe fde0 	bl	8000b40 <__aeabi_d2f>
 8001f80:	4603      	mov	r3, r0
 8001f82:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.8;
 8001f84:	4b85      	ldr	r3, [pc, #532]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe faa9 	bl	80004e0 <__aeabi_f2d>
 8001f8e:	a376      	add	r3, pc, #472	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8001f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f94:	f7fe fafc 	bl	8000590 <__aeabi_dmul>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	460c      	mov	r4, r1
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	4621      	mov	r1, r4
 8001fa0:	a377      	add	r3, pc, #476	; (adr r3, 8002180 <HAL_TIM_PeriodElapsedCallback+0x950>)
 8001fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa6:	f7fe faf3 	bl	8000590 <__aeabi_dmul>
 8001faa:	4603      	mov	r3, r0
 8001fac:	460c      	mov	r4, r1
 8001fae:	4618      	mov	r0, r3
 8001fb0:	4621      	mov	r1, r4
 8001fb2:	f7fe fdc5 	bl	8000b40 <__aeabi_d2f>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8001fba:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc2:	ee17 3a90 	vmov	r3, s15
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4875      	ldr	r0, [pc, #468]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001fcc:	f002 f958 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8001fd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fd8:	ee17 3a90 	vmov	r3, s15
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2110      	movs	r1, #16
 8001fe0:	486f      	ldr	r0, [pc, #444]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8001fe2:	f002 f94d 	bl	8004280 <HAL_DAC_SetValue>
 8001fe6:	e293      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
			else if(speed==0.03) {
 8001fe8:	4b6b      	ldr	r3, [pc, #428]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe fa77 	bl	80004e0 <__aeabi_f2d>
 8001ff2:	a365      	add	r3, pc, #404	; (adr r3, 8002188 <HAL_TIM_PeriodElapsedCallback+0x958>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	f7fe fd32 	bl	8000a60 <__aeabi_dcmpeq>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d043      	beq.n	800208a <HAL_TIM_PeriodElapsedCallback+0x85a>
				setvalue1=(4095.0/9.9)*slot_data;
 8002002:	4b66      	ldr	r3, [pc, #408]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fa6a 	bl	80004e0 <__aeabi_f2d>
 800200c:	a356      	add	r3, pc, #344	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	f7fe fabd 	bl	8000590 <__aeabi_dmul>
 8002016:	4603      	mov	r3, r0
 8002018:	460c      	mov	r4, r1
 800201a:	4618      	mov	r0, r3
 800201c:	4621      	mov	r1, r4
 800201e:	f7fe fd8f 	bl	8000b40 <__aeabi_d2f>
 8002022:	4603      	mov	r3, r0
 8002024:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.9;
 8002026:	4b5d      	ldr	r3, [pc, #372]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe fa58 	bl	80004e0 <__aeabi_f2d>
 8002030:	a34d      	add	r3, pc, #308	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002036:	f7fe faab 	bl	8000590 <__aeabi_dmul>
 800203a:	4603      	mov	r3, r0
 800203c:	460c      	mov	r4, r1
 800203e:	4618      	mov	r0, r3
 8002040:	4621      	mov	r1, r4
 8002042:	a353      	add	r3, pc, #332	; (adr r3, 8002190 <HAL_TIM_PeriodElapsedCallback+0x960>)
 8002044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002048:	f7fe faa2 	bl	8000590 <__aeabi_dmul>
 800204c:	4603      	mov	r3, r0
 800204e:	460c      	mov	r4, r1
 8002050:	4618      	mov	r0, r3
 8002052:	4621      	mov	r1, r4
 8002054:	f7fe fd74 	bl	8000b40 <__aeabi_d2f>
 8002058:	4603      	mov	r3, r0
 800205a:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800205c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002060:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002064:	ee17 3a90 	vmov	r3, s15
 8002068:	2200      	movs	r2, #0
 800206a:	2100      	movs	r1, #0
 800206c:	484c      	ldr	r0, [pc, #304]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 800206e:	f002 f907 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002072:	edd7 7a04 	vldr	s15, [r7, #16]
 8002076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800207a:	ee17 3a90 	vmov	r3, s15
 800207e:	2200      	movs	r2, #0
 8002080:	2110      	movs	r1, #16
 8002082:	4847      	ldr	r0, [pc, #284]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8002084:	f002 f8fc 	bl	8004280 <HAL_DAC_SetValue>
 8002088:	e242      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
			else {
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800208a:	edd7 7a05 	vldr	s15, [r7, #20]
 800208e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002092:	ee17 3a90 	vmov	r3, s15
 8002096:	2200      	movs	r2, #0
 8002098:	2100      	movs	r1, #0
 800209a:	4841      	ldr	r0, [pc, #260]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 800209c:	f002 f8f0 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80020a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80020a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020a8:	ee17 3a90 	vmov	r3, s15
 80020ac:	2200      	movs	r2, #0
 80020ae:	2110      	movs	r1, #16
 80020b0:	483b      	ldr	r0, [pc, #236]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 80020b2:	f002 f8e5 	bl	8004280 <HAL_DAC_SetValue>
 80020b6:	e22b      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
		}

		else if(mode==5){//sport plus
 80020b8:	4b3a      	ldr	r3, [pc, #232]	; (80021a4 <HAL_TIM_PeriodElapsedCallback+0x974>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b05      	cmp	r3, #5
 80020be:	f040 812c 	bne.w	800231a <HAL_TIM_PeriodElapsedCallback+0xaea>
			if(speed==0.0) {
 80020c2:	4b35      	ldr	r3, [pc, #212]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x968>)
 80020c4:	edd3 7a00 	vldr	s15, [r3]
 80020c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80020cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d0:	d16a      	bne.n	80021a8 <HAL_TIM_PeriodElapsedCallback+0x978>
				setvalue1=(4095.0/9.9)*slot_data;
 80020d2:	4b32      	ldr	r3, [pc, #200]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe fa02 	bl	80004e0 <__aeabi_f2d>
 80020dc:	a322      	add	r3, pc, #136	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80020de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e2:	f7fe fa55 	bl	8000590 <__aeabi_dmul>
 80020e6:	4603      	mov	r3, r0
 80020e8:	460c      	mov	r4, r1
 80020ea:	4618      	mov	r0, r3
 80020ec:	4621      	mov	r1, r4
 80020ee:	f7fe fd27 	bl	8000b40 <__aeabi_d2f>
 80020f2:	4603      	mov	r3, r0
 80020f4:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.7;
 80020f6:	4b29      	ldr	r3, [pc, #164]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x96c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe f9f0 	bl	80004e0 <__aeabi_f2d>
 8002100:	a319      	add	r3, pc, #100	; (adr r3, 8002168 <HAL_TIM_PeriodElapsedCallback+0x938>)
 8002102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002106:	f7fe fa43 	bl	8000590 <__aeabi_dmul>
 800210a:	4603      	mov	r3, r0
 800210c:	460c      	mov	r4, r1
 800210e:	4618      	mov	r0, r3
 8002110:	4621      	mov	r1, r4
 8002112:	a317      	add	r3, pc, #92	; (adr r3, 8002170 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8002114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002118:	f7fe fa3a 	bl	8000590 <__aeabi_dmul>
 800211c:	4603      	mov	r3, r0
 800211e:	460c      	mov	r4, r1
 8002120:	4618      	mov	r0, r3
 8002122:	4621      	mov	r1, r4
 8002124:	f7fe fd0c 	bl	8000b40 <__aeabi_d2f>
 8002128:	4603      	mov	r3, r0
 800212a:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800212c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002130:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002134:	ee17 3a90 	vmov	r3, s15
 8002138:	2200      	movs	r2, #0
 800213a:	2100      	movs	r1, #0
 800213c:	4818      	ldr	r0, [pc, #96]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 800213e:	f002 f89f 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002142:	edd7 7a04 	vldr	s15, [r7, #16]
 8002146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800214a:	ee17 3a90 	vmov	r3, s15
 800214e:	2200      	movs	r2, #0
 8002150:	2110      	movs	r1, #16
 8002152:	4813      	ldr	r0, [pc, #76]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8002154:	f002 f894 	bl	8004280 <HAL_DAC_SetValue>
 8002158:	e1da      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
 800215a:	bf00      	nop
 800215c:	f3af 8000 	nop.w
 8002160:	47ae147b 	.word	0x47ae147b
 8002164:	3f847ae1 	.word	0x3f847ae1
 8002168:	8ba2e8ba 	.word	0x8ba2e8ba
 800216c:	4079da2e 	.word	0x4079da2e
 8002170:	66666666 	.word	0x66666666
 8002174:	3fe66666 	.word	0x3fe66666
 8002178:	47ae147b 	.word	0x47ae147b
 800217c:	3f947ae1 	.word	0x3f947ae1
 8002180:	9999999a 	.word	0x9999999a
 8002184:	3fe99999 	.word	0x3fe99999
 8002188:	eb851eb8 	.word	0xeb851eb8
 800218c:	3f9eb851 	.word	0x3f9eb851
 8002190:	cccccccd 	.word	0xcccccccd
 8002194:	3feccccc 	.word	0x3feccccc
 8002198:	200003e8 	.word	0x200003e8
 800219c:	200003ec 	.word	0x200003ec
 80021a0:	20000398 	.word	0x20000398
 80021a4:	200003e4 	.word	0x200003e4
			}
			else if(speed==0.01) {
 80021a8:	4bcf      	ldr	r3, [pc, #828]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe f997 	bl	80004e0 <__aeabi_f2d>
 80021b2:	a3c3      	add	r3, pc, #780	; (adr r3, 80024c0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80021b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b8:	f7fe fc52 	bl	8000a60 <__aeabi_dcmpeq>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d043      	beq.n	800224a <HAL_TIM_PeriodElapsedCallback+0xa1a>
				setvalue1=(4095.0/9.9)*slot_data;
 80021c2:	4bca      	ldr	r3, [pc, #808]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f98a 	bl	80004e0 <__aeabi_f2d>
 80021cc:	a3be      	add	r3, pc, #760	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80021ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d2:	f7fe f9dd 	bl	8000590 <__aeabi_dmul>
 80021d6:	4603      	mov	r3, r0
 80021d8:	460c      	mov	r4, r1
 80021da:	4618      	mov	r0, r3
 80021dc:	4621      	mov	r1, r4
 80021de:	f7fe fcaf 	bl	8000b40 <__aeabi_d2f>
 80021e2:	4603      	mov	r3, r0
 80021e4:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.8;
 80021e6:	4bc1      	ldr	r3, [pc, #772]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f978 	bl	80004e0 <__aeabi_f2d>
 80021f0:	a3b5      	add	r3, pc, #724	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80021f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f6:	f7fe f9cb 	bl	8000590 <__aeabi_dmul>
 80021fa:	4603      	mov	r3, r0
 80021fc:	460c      	mov	r4, r1
 80021fe:	4618      	mov	r0, r3
 8002200:	4621      	mov	r1, r4
 8002202:	a3b3      	add	r3, pc, #716	; (adr r3, 80024d0 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8002204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002208:	f7fe f9c2 	bl	8000590 <__aeabi_dmul>
 800220c:	4603      	mov	r3, r0
 800220e:	460c      	mov	r4, r1
 8002210:	4618      	mov	r0, r3
 8002212:	4621      	mov	r1, r4
 8002214:	f7fe fc94 	bl	8000b40 <__aeabi_d2f>
 8002218:	4603      	mov	r3, r0
 800221a:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800221c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002220:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002224:	ee17 3a90 	vmov	r3, s15
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	48b0      	ldr	r0, [pc, #704]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 800222e:	f002 f827 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002232:	edd7 7a04 	vldr	s15, [r7, #16]
 8002236:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800223a:	ee17 3a90 	vmov	r3, s15
 800223e:	2200      	movs	r2, #0
 8002240:	2110      	movs	r1, #16
 8002242:	48ab      	ldr	r0, [pc, #684]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002244:	f002 f81c 	bl	8004280 <HAL_DAC_SetValue>
 8002248:	e162      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
			else if(speed==0.02) {
 800224a:	4ba7      	ldr	r3, [pc, #668]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f946 	bl	80004e0 <__aeabi_f2d>
 8002254:	a3a0      	add	r3, pc, #640	; (adr r3, 80024d8 <HAL_TIM_PeriodElapsedCallback+0xca8>)
 8002256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800225a:	f7fe fc01 	bl	8000a60 <__aeabi_dcmpeq>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d043      	beq.n	80022ec <HAL_TIM_PeriodElapsedCallback+0xabc>
				setvalue1=(4095.0/9.9)*slot_data;
 8002264:	4ba1      	ldr	r3, [pc, #644]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f7fe f939 	bl	80004e0 <__aeabi_f2d>
 800226e:	a396      	add	r3, pc, #600	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002274:	f7fe f98c 	bl	8000590 <__aeabi_dmul>
 8002278:	4603      	mov	r3, r0
 800227a:	460c      	mov	r4, r1
 800227c:	4618      	mov	r0, r3
 800227e:	4621      	mov	r1, r4
 8002280:	f7fe fc5e 	bl	8000b40 <__aeabi_d2f>
 8002284:	4603      	mov	r3, r0
 8002286:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.9;
 8002288:	4b98      	ldr	r3, [pc, #608]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe f927 	bl	80004e0 <__aeabi_f2d>
 8002292:	a38d      	add	r3, pc, #564	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	f7fe f97a 	bl	8000590 <__aeabi_dmul>
 800229c:	4603      	mov	r3, r0
 800229e:	460c      	mov	r4, r1
 80022a0:	4618      	mov	r0, r3
 80022a2:	4621      	mov	r1, r4
 80022a4:	a38e      	add	r3, pc, #568	; (adr r3, 80024e0 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 80022a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022aa:	f7fe f971 	bl	8000590 <__aeabi_dmul>
 80022ae:	4603      	mov	r3, r0
 80022b0:	460c      	mov	r4, r1
 80022b2:	4618      	mov	r0, r3
 80022b4:	4621      	mov	r1, r4
 80022b6:	f7fe fc43 	bl	8000b40 <__aeabi_d2f>
 80022ba:	4603      	mov	r3, r0
 80022bc:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80022be:	edd7 7a05 	vldr	s15, [r7, #20]
 80022c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c6:	ee17 3a90 	vmov	r3, s15
 80022ca:	2200      	movs	r2, #0
 80022cc:	2100      	movs	r1, #0
 80022ce:	4888      	ldr	r0, [pc, #544]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80022d0:	f001 ffd6 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80022d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80022d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022dc:	ee17 3a90 	vmov	r3, s15
 80022e0:	2200      	movs	r2, #0
 80022e2:	2110      	movs	r1, #16
 80022e4:	4882      	ldr	r0, [pc, #520]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80022e6:	f001 ffcb 	bl	8004280 <HAL_DAC_SetValue>
 80022ea:	e111      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
			else {
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80022ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80022f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022f4:	ee17 3a90 	vmov	r3, s15
 80022f8:	2200      	movs	r2, #0
 80022fa:	2100      	movs	r1, #0
 80022fc:	487c      	ldr	r0, [pc, #496]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80022fe:	f001 ffbf 	bl	8004280 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002302:	edd7 7a04 	vldr	s15, [r7, #16]
 8002306:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800230a:	ee17 3a90 	vmov	r3, s15
 800230e:	2200      	movs	r2, #0
 8002310:	2110      	movs	r1, #16
 8002312:	4877      	ldr	r0, [pc, #476]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002314:	f001 ffb4 	bl	8004280 <HAL_DAC_SetValue>
 8002318:	e0fa      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
			}
		}
		else if(mode==10){//extreme
 800231a:	4b76      	ldr	r3, [pc, #472]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0xcc4>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b0a      	cmp	r3, #10
 8002320:	f040 80b4 	bne.w	800248c <HAL_TIM_PeriodElapsedCallback+0xc5c>
					if(speed==0.0) {
 8002324:	4b70      	ldr	r3, [pc, #448]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800232e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002332:	d143      	bne.n	80023bc <HAL_TIM_PeriodElapsedCallback+0xb8c>
						setvalue1=(4095.0/9.9)*slot_data*0.8;
 8002334:	4b6d      	ldr	r3, [pc, #436]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f8d1 	bl	80004e0 <__aeabi_f2d>
 800233e:	a362      	add	r3, pc, #392	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002344:	f7fe f924 	bl	8000590 <__aeabi_dmul>
 8002348:	4603      	mov	r3, r0
 800234a:	460c      	mov	r4, r1
 800234c:	4618      	mov	r0, r3
 800234e:	4621      	mov	r1, r4
 8002350:	a35f      	add	r3, pc, #380	; (adr r3, 80024d0 <HAL_TIM_PeriodElapsedCallback+0xca0>)
 8002352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002356:	f7fe f91b 	bl	8000590 <__aeabi_dmul>
 800235a:	4603      	mov	r3, r0
 800235c:	460c      	mov	r4, r1
 800235e:	4618      	mov	r0, r3
 8002360:	4621      	mov	r1, r4
 8002362:	f7fe fbed 	bl	8000b40 <__aeabi_d2f>
 8002366:	4603      	mov	r3, r0
 8002368:	617b      	str	r3, [r7, #20]
						setvalue2=(4095.0/9.9)*slot_data;
 800236a:	4b60      	ldr	r3, [pc, #384]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe f8b6 	bl	80004e0 <__aeabi_f2d>
 8002374:	a354      	add	r3, pc, #336	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237a:	f7fe f909 	bl	8000590 <__aeabi_dmul>
 800237e:	4603      	mov	r3, r0
 8002380:	460c      	mov	r4, r1
 8002382:	4618      	mov	r0, r3
 8002384:	4621      	mov	r1, r4
 8002386:	f7fe fbdb 	bl	8000b40 <__aeabi_d2f>
 800238a:	4603      	mov	r3, r0
 800238c:	613b      	str	r3, [r7, #16]
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800238e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002392:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002396:	ee17 3a90 	vmov	r3, s15
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	4854      	ldr	r0, [pc, #336]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80023a0:	f001 ff6e 	bl	8004280 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80023a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80023a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ac:	ee17 3a90 	vmov	r3, s15
 80023b0:	2200      	movs	r2, #0
 80023b2:	2110      	movs	r1, #16
 80023b4:	484e      	ldr	r0, [pc, #312]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80023b6:	f001 ff63 	bl	8004280 <HAL_DAC_SetValue>
 80023ba:	e0a9      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
					}
					else if(speed==0.01) {
 80023bc:	4b4a      	ldr	r3, [pc, #296]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0xcb8>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe f88d 	bl	80004e0 <__aeabi_f2d>
 80023c6:	a33e      	add	r3, pc, #248	; (adr r3, 80024c0 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80023c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023cc:	f7fe fb48 	bl	8000a60 <__aeabi_dcmpeq>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d043      	beq.n	800245e <HAL_TIM_PeriodElapsedCallback+0xc2e>
						setvalue1=(4095.0/9.9)*slot_data*0.9;
 80023d6:	4b45      	ldr	r3, [pc, #276]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe f880 	bl	80004e0 <__aeabi_f2d>
 80023e0:	a339      	add	r3, pc, #228	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80023e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e6:	f7fe f8d3 	bl	8000590 <__aeabi_dmul>
 80023ea:	4603      	mov	r3, r0
 80023ec:	460c      	mov	r4, r1
 80023ee:	4618      	mov	r0, r3
 80023f0:	4621      	mov	r1, r4
 80023f2:	a33b      	add	r3, pc, #236	; (adr r3, 80024e0 <HAL_TIM_PeriodElapsedCallback+0xcb0>)
 80023f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f8:	f7fe f8ca 	bl	8000590 <__aeabi_dmul>
 80023fc:	4603      	mov	r3, r0
 80023fe:	460c      	mov	r4, r1
 8002400:	4618      	mov	r0, r3
 8002402:	4621      	mov	r1, r4
 8002404:	f7fe fb9c 	bl	8000b40 <__aeabi_d2f>
 8002408:	4603      	mov	r3, r0
 800240a:	617b      	str	r3, [r7, #20]
						setvalue2=(4095.0/9.9)*slot_data;
 800240c:	4b37      	ldr	r3, [pc, #220]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0xcbc>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe f865 	bl	80004e0 <__aeabi_f2d>
 8002416:	a32c      	add	r3, pc, #176	; (adr r3, 80024c8 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241c:	f7fe f8b8 	bl	8000590 <__aeabi_dmul>
 8002420:	4603      	mov	r3, r0
 8002422:	460c      	mov	r4, r1
 8002424:	4618      	mov	r0, r3
 8002426:	4621      	mov	r1, r4
 8002428:	f7fe fb8a 	bl	8000b40 <__aeabi_d2f>
 800242c:	4603      	mov	r3, r0
 800242e:	613b      	str	r3, [r7, #16]
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8002430:	edd7 7a05 	vldr	s15, [r7, #20]
 8002434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002438:	ee17 3a90 	vmov	r3, s15
 800243c:	2200      	movs	r2, #0
 800243e:	2100      	movs	r1, #0
 8002440:	482b      	ldr	r0, [pc, #172]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002442:	f001 ff1d 	bl	8004280 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002446:	edd7 7a04 	vldr	s15, [r7, #16]
 800244a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800244e:	ee17 3a90 	vmov	r3, s15
 8002452:	2200      	movs	r2, #0
 8002454:	2110      	movs	r1, #16
 8002456:	4826      	ldr	r0, [pc, #152]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002458:	f001 ff12 	bl	8004280 <HAL_DAC_SetValue>
 800245c:	e058      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
					}
					else {
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800245e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002462:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002466:	ee17 3a90 	vmov	r3, s15
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	4820      	ldr	r0, [pc, #128]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002470:	f001 ff06 	bl	8004280 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002474:	edd7 7a04 	vldr	s15, [r7, #16]
 8002478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800247c:	ee17 3a90 	vmov	r3, s15
 8002480:	2200      	movs	r2, #0
 8002482:	2110      	movs	r1, #16
 8002484:	481a      	ldr	r0, [pc, #104]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 8002486:	f001 fefb 	bl	8004280 <HAL_DAC_SetValue>
 800248a:	e041      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
					}
				}

		else{
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800248c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002490:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002494:	ee17 3a90 	vmov	r3, s15
 8002498:	2200      	movs	r2, #0
 800249a:	2100      	movs	r1, #0
 800249c:	4814      	ldr	r0, [pc, #80]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 800249e:	f001 feef 	bl	8004280 <HAL_DAC_SetValue>
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80024a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80024a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024aa:	ee17 3a90 	vmov	r3, s15
 80024ae:	2200      	movs	r2, #0
 80024b0:	2110      	movs	r1, #16
 80024b2:	480f      	ldr	r0, [pc, #60]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0xcc0>)
 80024b4:	f001 fee4 	bl	8004280 <HAL_DAC_SetValue>
 80024b8:	e02a      	b.n	8002510 <HAL_TIM_PeriodElapsedCallback+0xce0>
 80024ba:	bf00      	nop
 80024bc:	f3af 8000 	nop.w
 80024c0:	47ae147b 	.word	0x47ae147b
 80024c4:	3f847ae1 	.word	0x3f847ae1
 80024c8:	8ba2e8ba 	.word	0x8ba2e8ba
 80024cc:	4079da2e 	.word	0x4079da2e
 80024d0:	9999999a 	.word	0x9999999a
 80024d4:	3fe99999 	.word	0x3fe99999
 80024d8:	47ae147b 	.word	0x47ae147b
 80024dc:	3f947ae1 	.word	0x3f947ae1
 80024e0:	cccccccd 	.word	0xcccccccd
 80024e4:	3feccccc 	.word	0x3feccccc
 80024e8:	200003e8 	.word	0x200003e8
 80024ec:	200003ec 	.word	0x200003ec
 80024f0:	20000398 	.word	0x20000398
 80024f4:	200003e4 	.word	0x200003e4
		}
	}
	else{
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 80024f8:	2300      	movs	r3, #0
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	4844      	ldr	r0, [pc, #272]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8002500:	f001 febe 	bl	8004280 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8002504:	2300      	movs	r3, #0
 8002506:	2200      	movs	r2, #0
 8002508:	2110      	movs	r1, #16
 800250a:	4841      	ldr	r0, [pc, #260]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 800250c:	f001 feb8 	bl	8004280 <HAL_DAC_SetValue>
	}

	uint8_t senddata[5];
	senddata[0]=254;
 8002510:	23fe      	movs	r3, #254	; 0xfe
 8002512:	723b      	strb	r3, [r7, #8]
	senddata[1]=state;
 8002514:	4b3f      	ldr	r3, [pc, #252]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0xde4>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	727b      	strb	r3, [r7, #9]
	senddata[2]=0;
 800251a:	2300      	movs	r3, #0
 800251c:	72bb      	strb	r3, [r7, #10]
	senddata[3]=cnt;
 800251e:	4b3e      	ldr	r3, [pc, #248]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	72fb      	strb	r3, [r7, #11]
	senddata[4]=253;
 8002524:	23fd      	movs	r3, #253	; 0xfd
 8002526:	733b      	strb	r3, [r7, #12]

	HAL_UART_Transmit(&huart2,(uint8_t*)senddata ,5, 0x0f);
 8002528:	f107 0108 	add.w	r1, r7, #8
 800252c:	230f      	movs	r3, #15
 800252e:	2205      	movs	r2, #5
 8002530:	483a      	ldr	r0, [pc, #232]	; (800261c <HAL_TIM_PeriodElapsedCallback+0xdec>)
 8002532:	f003 fce2 	bl	8005efa <HAL_UART_Transmit>

	if(cnt>250){
 8002536:	4b38      	ldr	r3, [pc, #224]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2bfa      	cmp	r3, #250	; 0xfa
 800253c:	d917      	bls.n	800256e <HAL_TIM_PeriodElapsedCallback+0xd3e>
		cnt=0;
 800253e:	4b36      	ldr	r3, [pc, #216]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 8002540:	2200      	movs	r2, #0
 8002542:	701a      	strb	r2, [r3, #0]
		if(EN_front==0){
 8002544:	4b36      	ldr	r3, [pc, #216]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d102      	bne.n	8002552 <HAL_TIM_PeriodElapsedCallback+0xd22>
			Error_Handler();
 800254c:	f000 f8ec 	bl	8002728 <Error_Handler>
 8002550:	e002      	b.n	8002558 <HAL_TIM_PeriodElapsedCallback+0xd28>
		}
		else{
			EN_front=0;
 8002552:	4b33      	ldr	r3, [pc, #204]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
		}
		if(EN_rear==0){
 8002558:	4b32      	ldr	r3, [pc, #200]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <HAL_TIM_PeriodElapsedCallback+0xd36>
			Error_Handler();
 8002560:	f000 f8e2 	bl	8002728 <Error_Handler>
 8002564:	e009      	b.n	800257a <HAL_TIM_PeriodElapsedCallback+0xd4a>
		}
		else{
			EN_rear=0;
 8002566:	4b2f      	ldr	r3, [pc, #188]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
 800256c:	e005      	b.n	800257a <HAL_TIM_PeriodElapsedCallback+0xd4a>
		}
	}
	else{
		cnt++;
 800256e:	4b2a      	ldr	r3, [pc, #168]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4b28      	ldr	r3, [pc, #160]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 8002578:	701a      	strb	r2, [r3, #0]
	pit=0.95*(gyro_data[0]*0.002+pit_temp)+0.05*pit_acc;
	rol=0.95*(gyro_data[1]*0.002+rol_temp)+0.05*rol_acc;
	pit_temp=pit;
	rol_temp=rol;*/

	if(data_from_esp32[1]>0){
 800257a:	4b2b      	ldr	r3, [pc, #172]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 800257c:	785b      	ldrb	r3, [r3, #1]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d02f      	beq.n	80025e2 <HAL_TIM_PeriodElapsedCallback+0xdb2>
		connect=data_from_esp32[1];
 8002582:	4b29      	ldr	r3, [pc, #164]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 8002584:	785a      	ldrb	r2, [r3, #1]
 8002586:	4b29      	ldr	r3, [pc, #164]	; (800262c <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 8002588:	701a      	strb	r2, [r3, #0]
		if(connect!=bconnect){
 800258a:	4b28      	ldr	r3, [pc, #160]	; (800262c <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 800258c:	781a      	ldrb	r2, [r3, #0]
 800258e:	4b28      	ldr	r3, [pc, #160]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	429a      	cmp	r2, r3
 8002594:	d036      	beq.n	8002604 <HAL_TIM_PeriodElapsedCallback+0xdd4>
				bconnect=data_from_esp32[1];
 8002596:	4b24      	ldr	r3, [pc, #144]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 8002598:	785a      	ldrb	r2, [r3, #1]
 800259a:	4b25      	ldr	r3, [pc, #148]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 800259c:	701a      	strb	r2, [r3, #0]
				switch(data_from_esp32[1]){
 800259e:	4b22      	ldr	r3, [pc, #136]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 80025a0:	785b      	ldrb	r3, [r3, #1]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d00a      	beq.n	80025bc <HAL_TIM_PeriodElapsedCallback+0xd8c>
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d00f      	beq.n	80025ca <HAL_TIM_PeriodElapsedCallback+0xd9a>
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d114      	bne.n	80025d8 <HAL_TIM_PeriodElapsedCallback+0xda8>
				case 1:{
					//解錠
					DFPlayer_playmp3(5);//操作音
 80025ae:	2005      	movs	r0, #5
 80025b0:	f7fe fcca 	bl	8000f48 <DFPlayer_playmp3>
					EN=1;
 80025b4:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
					break;
 80025ba:	e024      	b.n	8002606 <HAL_TIM_PeriodElapsedCallback+0xdd6>
				}
				case 2:{
					//拒否
					DFPlayer_playmp3(1);
 80025bc:	2001      	movs	r0, #1
 80025be:	f7fe fcc3 	bl	8000f48 <DFPlayer_playmp3>
					EN=0;
 80025c2:	4b1c      	ldr	r3, [pc, #112]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
					break;
 80025c8:	e01d      	b.n	8002606 <HAL_TIM_PeriodElapsedCallback+0xdd6>
				}
				case 3:{
					//適性ユーザー(接続のみ)
					DFPlayer_playmp3(6);
 80025ca:	2006      	movs	r0, #6
 80025cc:	f7fe fcbc 	bl	8000f48 <DFPlayer_playmp3>
					EN=0;
 80025d0:	4b18      	ldr	r3, [pc, #96]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]
					break;
 80025d6:	e016      	b.n	8002606 <HAL_TIM_PeriodElapsedCallback+0xdd6>
				}
				default:{
					EN=0;
 80025d8:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]
					break;
 80025de:	bf00      	nop
 80025e0:	e011      	b.n	8002606 <HAL_TIM_PeriodElapsedCallback+0xdd6>
			}
		}	
		
	}
	else{
		if(connect>0){
 80025e2:	4b12      	ldr	r3, [pc, #72]	; (800262c <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_TIM_PeriodElapsedCallback+0xdc0>
			DFPlayer_playmp3(3);
 80025ea:	2003      	movs	r0, #3
 80025ec:	f7fe fcac 	bl	8000f48 <DFPlayer_playmp3>
		}
		connect=0;
 80025f0:	4b0e      	ldr	r3, [pc, #56]	; (800262c <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	701a      	strb	r2, [r3, #0]
		bconnect=0;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	701a      	strb	r2, [r3, #0]
		EN=0;
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
	// 	connect=0;
	// 	EN=0;
	// }


}
 8002602:	e000      	b.n	8002606 <HAL_TIM_PeriodElapsedCallback+0xdd6>
		}	
 8002604:	bf00      	nop
}
 8002606:	bf00      	nop
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bdb0      	pop	{r4, r5, r7, pc}
 800260e:	bf00      	nop
 8002610:	20000398 	.word	0x20000398
 8002614:	200003d5 	.word	0x200003d5
 8002618:	200003d4 	.word	0x200003d4
 800261c:	200005d0 	.word	0x200005d0
 8002620:	200003dc 	.word	0x200003dc
 8002624:	200003e6 	.word	0x200003e6
 8002628:	200002e8 	.word	0x200002e8
 800262c:	200003ba 	.word	0x200003ba
 8002630:	200003f1 	.word	0x200003f1
 8002634:	200003bb 	.word	0x200003bb

08002638 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
	uint8_t j = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	73fb      	strb	r3, [r7, #15]

	while (Rxbuf_from_ESP32[j] != 254 &&  j<sizeof(Rxbuf_from_ESP32)) {
 8002644:	e002      	b.n	800264c <HAL_UART_RxCpltCallback+0x14>
		j++;
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	3301      	adds	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
	while (Rxbuf_from_ESP32[j] != 254 &&  j<sizeof(Rxbuf_from_ESP32)) {
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	4a32      	ldr	r2, [pc, #200]	; (8002718 <HAL_UART_RxCpltCallback+0xe0>)
 8002650:	5cd3      	ldrb	r3, [r2, r3]
 8002652:	2bfe      	cmp	r3, #254	; 0xfe
 8002654:	d002      	beq.n	800265c <HAL_UART_RxCpltCallback+0x24>
 8002656:	7bfb      	ldrb	r3, [r7, #15]
 8002658:	2b04      	cmp	r3, #4
 800265a:	d9f4      	bls.n	8002646 <HAL_UART_RxCpltCallback+0xe>
	}
	if(j>=sizeof(Rxbuf_from_ESP32)){
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	2b04      	cmp	r3, #4
 8002660:	d912      	bls.n	8002688 <HAL_UART_RxCpltCallback+0x50>
		for(uint8_t k=0;k<(sizeof(data_from_esp32));k++){
 8002662:	2300      	movs	r3, #0
 8002664:	73bb      	strb	r3, [r7, #14]
 8002666:	e006      	b.n	8002676 <HAL_UART_RxCpltCallback+0x3e>
			data_from_esp32[k]=0;
 8002668:	7bbb      	ldrb	r3, [r7, #14]
 800266a:	4a2c      	ldr	r2, [pc, #176]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 800266c:	2100      	movs	r1, #0
 800266e:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<(sizeof(data_from_esp32));k++){
 8002670:	7bbb      	ldrb	r3, [r7, #14]
 8002672:	3301      	adds	r3, #1
 8002674:	73bb      	strb	r3, [r7, #14]
 8002676:	7bbb      	ldrb	r3, [r7, #14]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d9f5      	bls.n	8002668 <HAL_UART_RxCpltCallback+0x30>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1,1);
 800267c:	2201      	movs	r2, #1
 800267e:	2102      	movs	r1, #2
 8002680:	4827      	ldr	r0, [pc, #156]	; (8002720 <HAL_UART_RxCpltCallback+0xe8>)
 8002682:	f002 fb2d 	bl	8004ce0 <HAL_GPIO_WritePin>
 8002686:	e020      	b.n	80026ca <HAL_UART_RxCpltCallback+0x92>
	}
	else{
		for (uint8_t k = 0; k < sizeof(data_from_esp32); k++) {
 8002688:	2300      	movs	r3, #0
 800268a:	737b      	strb	r3, [r7, #13]
 800268c:	e01a      	b.n	80026c4 <HAL_UART_RxCpltCallback+0x8c>
			if ((j + k) >= sizeof(data_from_esp32)) {
 800268e:	7bfa      	ldrb	r2, [r7, #15]
 8002690:	7b7b      	ldrb	r3, [r7, #13]
 8002692:	4413      	add	r3, r2
 8002694:	2b03      	cmp	r3, #3
 8002696:	d909      	bls.n	80026ac <HAL_UART_RxCpltCallback+0x74>
				data_from_esp32[k] = Rxbuf_from_ESP32[k - (sizeof(data_from_esp32) - j)];
 8002698:	7b7a      	ldrb	r2, [r7, #13]
 800269a:	7bfb      	ldrb	r3, [r7, #15]
 800269c:	4413      	add	r3, r2
 800269e:	1f1a      	subs	r2, r3, #4
 80026a0:	7b7b      	ldrb	r3, [r7, #13]
 80026a2:	491d      	ldr	r1, [pc, #116]	; (8002718 <HAL_UART_RxCpltCallback+0xe0>)
 80026a4:	5c89      	ldrb	r1, [r1, r2]
 80026a6:	4a1d      	ldr	r2, [pc, #116]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 80026a8:	54d1      	strb	r1, [r2, r3]
 80026aa:	e008      	b.n	80026be <HAL_UART_RxCpltCallback+0x86>
			}
			else {
				data_from_esp32[k] = Rxbuf_from_ESP32[j + k + 1];
 80026ac:	7bfa      	ldrb	r2, [r7, #15]
 80026ae:	7b7b      	ldrb	r3, [r7, #13]
 80026b0:	4413      	add	r3, r2
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	7b7b      	ldrb	r3, [r7, #13]
 80026b6:	4918      	ldr	r1, [pc, #96]	; (8002718 <HAL_UART_RxCpltCallback+0xe0>)
 80026b8:	5c89      	ldrb	r1, [r1, r2]
 80026ba:	4a18      	ldr	r2, [pc, #96]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 80026bc:	54d1      	strb	r1, [r2, r3]
		for (uint8_t k = 0; k < sizeof(data_from_esp32); k++) {
 80026be:	7b7b      	ldrb	r3, [r7, #13]
 80026c0:	3301      	adds	r3, #1
 80026c2:	737b      	strb	r3, [r7, #13]
 80026c4:	7b7b      	ldrb	r3, [r7, #13]
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d9e1      	bls.n	800268e <HAL_UART_RxCpltCallback+0x56>
			}
		}
	}
	if(data_from_esp32[sizeof(data_from_esp32)-1]==253){
 80026ca:	4b14      	ldr	r3, [pc, #80]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 80026cc:	78db      	ldrb	r3, [r3, #3]
 80026ce:	2bfd      	cmp	r3, #253	; 0xfd
 80026d0:	d10f      	bne.n	80026f2 <HAL_UART_RxCpltCallback+0xba>
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 80026d2:	2300      	movs	r3, #0
 80026d4:	733b      	strb	r3, [r7, #12]
 80026d6:	e008      	b.n	80026ea <HAL_UART_RxCpltCallback+0xb2>
			Rxbuf_from_ESP32_temp[k]=data_from_esp32[k];
 80026d8:	7b3a      	ldrb	r2, [r7, #12]
 80026da:	7b3b      	ldrb	r3, [r7, #12]
 80026dc:	490f      	ldr	r1, [pc, #60]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 80026de:	5c89      	ldrb	r1, [r1, r2]
 80026e0:	4a10      	ldr	r2, [pc, #64]	; (8002724 <HAL_UART_RxCpltCallback+0xec>)
 80026e2:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 80026e4:	7b3b      	ldrb	r3, [r7, #12]
 80026e6:	3301      	adds	r3, #1
 80026e8:	733b      	strb	r3, [r7, #12]
 80026ea:	7b3b      	ldrb	r3, [r7, #12]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d9f3      	bls.n	80026d8 <HAL_UART_RxCpltCallback+0xa0>
			data_from_esp32[k]=Rxbuf_from_ESP32_temp[k];
		}
	}


}
 80026f0:	e00e      	b.n	8002710 <HAL_UART_RxCpltCallback+0xd8>
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 80026f2:	2300      	movs	r3, #0
 80026f4:	72fb      	strb	r3, [r7, #11]
 80026f6:	e008      	b.n	800270a <HAL_UART_RxCpltCallback+0xd2>
			data_from_esp32[k]=Rxbuf_from_ESP32_temp[k];
 80026f8:	7afa      	ldrb	r2, [r7, #11]
 80026fa:	7afb      	ldrb	r3, [r7, #11]
 80026fc:	4909      	ldr	r1, [pc, #36]	; (8002724 <HAL_UART_RxCpltCallback+0xec>)
 80026fe:	5c89      	ldrb	r1, [r1, r2]
 8002700:	4a06      	ldr	r2, [pc, #24]	; (800271c <HAL_UART_RxCpltCallback+0xe4>)
 8002702:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 8002704:	7afb      	ldrb	r3, [r7, #11]
 8002706:	3301      	adds	r3, #1
 8002708:	72fb      	strb	r3, [r7, #11]
 800270a:	7afb      	ldrb	r3, [r7, #11]
 800270c:	2b03      	cmp	r3, #3
 800270e:	d9f3      	bls.n	80026f8 <HAL_UART_RxCpltCallback+0xc0>
}
 8002710:	bf00      	nop
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000270 	.word	0x20000270
 800271c:	200002e8 	.word	0x200002e8
 8002720:	40020400 	.word	0x40020400
 8002724:	2000029c 	.word	0x2000029c

08002728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	TxData[0]=0x02;
 800272c:	4b0d      	ldr	r3, [pc, #52]	; (8002764 <Error_Handler+0x3c>)
 800272e:	2202      	movs	r2, #2
 8002730:	701a      	strb	r2, [r3, #0]
	TxData[1]=0xFF;
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <Error_Handler+0x3c>)
 8002734:	22ff      	movs	r2, #255	; 0xff
 8002736:	705a      	strb	r2, [r3, #1]
	can_send(0x000,(uint8_t*)TxData);
 8002738:	490a      	ldr	r1, [pc, #40]	; (8002764 <Error_Handler+0x3c>)
 800273a:	2000      	movs	r0, #0
 800273c:	f7fe fcfe 	bl	800113c <can_send>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8002740:	2101      	movs	r1, #1
 8002742:	4809      	ldr	r0, [pc, #36]	; (8002768 <Error_Handler+0x40>)
 8002744:	f002 fae5 	bl	8004d12 <HAL_GPIO_TogglePin>

	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8002748:	2300      	movs	r3, #0
 800274a:	2200      	movs	r2, #0
 800274c:	2100      	movs	r1, #0
 800274e:	4807      	ldr	r0, [pc, #28]	; (800276c <Error_Handler+0x44>)
 8002750:	f001 fd96 	bl	8004280 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8002754:	2300      	movs	r3, #0
 8002756:	2200      	movs	r2, #0
 8002758:	2110      	movs	r1, #16
 800275a:	4804      	ldr	r0, [pc, #16]	; (800276c <Error_Handler+0x44>)
 800275c:	f001 fd90 	bl	8004280 <HAL_DAC_SetValue>

	//NVIC_SystemReset();
  /* USER CODE END Error_Handler_Debug */
}
 8002760:	bf00      	nop
 8002762:	bd80      	pop	{r7, pc}
 8002764:	200002e0 	.word	0x200002e0
 8002768:	40020800 	.word	0x40020800
 800276c:	20000398 	.word	0x20000398

08002770 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <MX_SPI2_Init+0x64>)
 8002776:	4a18      	ldr	r2, [pc, #96]	; (80027d8 <MX_SPI2_Init+0x68>)
 8002778:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800277a:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <MX_SPI2_Init+0x64>)
 800277c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002780:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002782:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <MX_SPI2_Init+0x64>)
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002788:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <MX_SPI2_Init+0x64>)
 800278a:	2200      	movs	r2, #0
 800278c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800278e:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <MX_SPI2_Init+0x64>)
 8002790:	2200      	movs	r2, #0
 8002792:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002794:	4b0f      	ldr	r3, [pc, #60]	; (80027d4 <MX_SPI2_Init+0x64>)
 8002796:	2200      	movs	r2, #0
 8002798:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <MX_SPI2_Init+0x64>)
 800279c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027a0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80027a2:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027a4:	2228      	movs	r2, #40	; 0x28
 80027a6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027a8:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ae:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027b4:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80027ba:	4b06      	ldr	r3, [pc, #24]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027bc:	220a      	movs	r2, #10
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027c0:	4804      	ldr	r0, [pc, #16]	; (80027d4 <MX_SPI2_Init+0x64>)
 80027c2:	f003 f839 	bl	8005838 <HAL_SPI_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80027cc:	f7ff ffac 	bl	8002728 <Error_Handler>
  }

}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	200003f8 	.word	0x200003f8
 80027d8:	40003800 	.word	0x40003800

080027dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	; 0x28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a19      	ldr	r2, [pc, #100]	; (8002860 <HAL_SPI_MspInit+0x84>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d12c      	bne.n	8002858 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	4a17      	ldr	r2, [pc, #92]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002808:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800280c:	6413      	str	r3, [r2, #64]	; 0x40
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	4a10      	ldr	r2, [pc, #64]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	6313      	str	r3, [r2, #48]	; 0x30
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <HAL_SPI_MspInit+0x88>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002836:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002844:	2303      	movs	r3, #3
 8002846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002848:	2305      	movs	r3, #5
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	4805      	ldr	r0, [pc, #20]	; (8002868 <HAL_SPI_MspInit+0x8c>)
 8002854:	f002 f8b2 	bl	80049bc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002858:	bf00      	nop
 800285a:	3728      	adds	r7, #40	; 0x28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40003800 	.word	0x40003800
 8002864:	40023800 	.word	0x40023800
 8002868:	40020400 	.word	0x40020400

0800286c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	607b      	str	r3, [r7, #4]
 8002876:	4b13      	ldr	r3, [pc, #76]	; (80028c4 <HAL_MspInit+0x58>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287a:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <HAL_MspInit+0x58>)
 800287c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002880:	6453      	str	r3, [r2, #68]	; 0x44
 8002882:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <HAL_MspInit+0x58>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800288a:	607b      	str	r3, [r7, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	603b      	str	r3, [r7, #0]
 8002892:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <HAL_MspInit+0x58>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	4a0b      	ldr	r2, [pc, #44]	; (80028c4 <HAL_MspInit+0x58>)
 8002898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800289c:	6413      	str	r3, [r2, #64]	; 0x40
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <HAL_MspInit+0x58>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2105      	movs	r1, #5
 80028ae:	2001      	movs	r0, #1
 80028b0:	f001 fb87 	bl	8003fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80028b4:	2001      	movs	r0, #1
 80028b6:	f001 fba0 	bl	8003ffa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800

080028c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028da:	e7fe      	b.n	80028da <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <MemManage_Handler+0x4>

080028e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e6:	e7fe      	b.n	80028e6 <BusFault_Handler+0x4>

080028e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028ec:	e7fe      	b.n	80028ec <UsageFault_Handler+0x4>

080028ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800291c:	f000 fba2 	bl	8003064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}

08002924 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8002928:	f002 fa58 	bl	8004ddc <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800292c:	bf00      	nop
 800292e:	bd80      	pop	{r7, pc}

08002930 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002934:	4802      	ldr	r0, [pc, #8]	; (8002940 <DMA1_Stream5_IRQHandler+0x10>)
 8002936:	f001 fdd9 	bl	80044ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000490 	.word	0x20000490

08002944 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002948:	4802      	ldr	r0, [pc, #8]	; (8002954 <DMA1_Stream6_IRQHandler+0x10>)
 800294a:	f001 fdcf 	bl	80044ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000530 	.word	0x20000530

08002958 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <CAN1_TX_IRQHandler+0x10>)
 800295e:	f001 f82b 	bl	80039b8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000214 	.word	0x20000214

0800296c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002970:	4802      	ldr	r0, [pc, #8]	; (800297c <CAN1_RX0_IRQHandler+0x10>)
 8002972:	f001 f821 	bl	80039b8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000214 	.word	0x20000214

08002980 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002984:	4802      	ldr	r0, [pc, #8]	; (8002990 <CAN1_RX1_IRQHandler+0x10>)
 8002986:	f001 f817 	bl	80039b8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000214 	.word	0x20000214

08002994 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002998:	4803      	ldr	r0, [pc, #12]	; (80029a8 <TIM6_DAC_IRQHandler+0x14>)
 800299a:	f001 fbd0 	bl	800413e <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800299e:	4803      	ldr	r0, [pc, #12]	; (80029ac <TIM6_DAC_IRQHandler+0x18>)
 80029a0:	f002 fffd 	bl	800599e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80029a4:	bf00      	nop
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20000398 	.word	0x20000398
 80029ac:	20000450 	.word	0x20000450

080029b0 <_read>:
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
 80029c0:	e00a      	b.n	80029d8 <_read+0x28>
 80029c2:	f3af 8000 	nop.w
 80029c6:	4601      	mov	r1, r0
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	60ba      	str	r2, [r7, #8]
 80029ce:	b2ca      	uxtb	r2, r1
 80029d0:	701a      	strb	r2, [r3, #0]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3301      	adds	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	429a      	cmp	r2, r3
 80029de:	dbf0      	blt.n	80029c2 <_read+0x12>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4618      	mov	r0, r3
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <_write>:
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	e009      	b.n	8002a10 <_write+0x26>
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	60ba      	str	r2, [r7, #8]
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fd1b 	bl	8001440 <__io_putchar>
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	dbf1      	blt.n	80029fc <_write+0x12>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <_close>:
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a2e:	4618      	mov	r0, r3
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <_fstat>:
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
 8002a42:	6039      	str	r1, [r7, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	4618      	mov	r0, r3
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <_lseek>:
 8002a5a:	b480      	push	{r7}
 8002a5c:	b085      	sub	sp, #20
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	607a      	str	r2, [r7, #4]
 8002a66:	2300      	movs	r3, #0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <_sbrk>:
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	4a14      	ldr	r2, [pc, #80]	; (8002ad0 <_sbrk+0x5c>)
 8002a7e:	4b15      	ldr	r3, [pc, #84]	; (8002ad4 <_sbrk+0x60>)
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	4b13      	ldr	r3, [pc, #76]	; (8002ad8 <_sbrk+0x64>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d102      	bne.n	8002a96 <_sbrk+0x22>
 8002a90:	4b11      	ldr	r3, [pc, #68]	; (8002ad8 <_sbrk+0x64>)
 8002a92:	4a12      	ldr	r2, [pc, #72]	; (8002adc <_sbrk+0x68>)
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	4b10      	ldr	r3, [pc, #64]	; (8002ad8 <_sbrk+0x64>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d207      	bcs.n	8002ab4 <_sbrk+0x40>
 8002aa4:	f003 ffdc 	bl	8006a60 <__errno>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	220c      	movs	r2, #12
 8002aac:	601a      	str	r2, [r3, #0]
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ab2:	e009      	b.n	8002ac8 <_sbrk+0x54>
 8002ab4:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <_sbrk+0x64>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4b07      	ldr	r3, [pc, #28]	; (8002ad8 <_sbrk+0x64>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	4a05      	ldr	r2, [pc, #20]	; (8002ad8 <_sbrk+0x64>)
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20020000 	.word	0x20020000
 8002ad4:	00000400 	.word	0x00000400
 8002ad8:	200001fc 	.word	0x200001fc
 8002adc:	20000618 	.word	0x20000618

08002ae0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ae4:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <SystemInit+0x28>)
 8002ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aea:	4a07      	ldr	r2, [pc, #28]	; (8002b08 <SystemInit+0x28>)
 8002aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002af0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <SystemInit+0x28>)
 8002af6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002afa:	609a      	str	r2, [r3, #8]
#endif
}
 8002afc:	bf00      	nop
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b12:	463b      	mov	r3, r7
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b1c:	4a15      	ldr	r2, [pc, #84]	; (8002b74 <MX_TIM6_Init+0x68>)
 8002b1e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64;
 8002b20:	4b13      	ldr	r3, [pc, #76]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b22:	2240      	movs	r2, #64	; 0x40
 8002b24:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b26:	4b12      	ldr	r3, [pc, #72]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2000;
 8002b2c:	4b10      	ldr	r3, [pc, #64]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b2e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b32:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b34:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002b3a:	480d      	ldr	r0, [pc, #52]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b3c:	f002 fee0 	bl	8005900 <HAL_TIM_Base_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002b46:	f7ff fdef 	bl	8002728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002b52:	463b      	mov	r3, r7
 8002b54:	4619      	mov	r1, r3
 8002b56:	4806      	ldr	r0, [pc, #24]	; (8002b70 <MX_TIM6_Init+0x64>)
 8002b58:	f003 f8f2 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002b62:	f7ff fde1 	bl	8002728 <Error_Handler>
  }

}
 8002b66:	bf00      	nop
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000450 	.word	0x20000450
 8002b74:	40001000 	.word	0x40001000

08002b78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a0e      	ldr	r2, [pc, #56]	; (8002bc0 <HAL_TIM_Base_MspInit+0x48>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d115      	bne.n	8002bb6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <HAL_TIM_Base_MspInit+0x4c>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <HAL_TIM_Base_MspInit+0x4c>)
 8002b94:	f043 0310 	orr.w	r3, r3, #16
 8002b98:	6413      	str	r3, [r2, #64]	; 0x40
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <HAL_TIM_Base_MspInit+0x4c>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	f003 0310 	and.w	r3, r3, #16
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2104      	movs	r1, #4
 8002baa:	2036      	movs	r0, #54	; 0x36
 8002bac:	f001 fa09 	bl	8003fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002bb0:	2036      	movs	r0, #54	; 0x36
 8002bb2:	f001 fa22 	bl	8003ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40001000 	.word	0x40001000
 8002bc4:	40023800 	.word	0x40023800

08002bc8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002bcc:	4b11      	ldr	r3, [pc, #68]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bce:	4a12      	ldr	r2, [pc, #72]	; (8002c18 <MX_USART1_UART_Init+0x50>)
 8002bd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bd2:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bda:	4b0e      	ldr	r3, [pc, #56]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002be6:	4b0b      	ldr	r3, [pc, #44]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002bec:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bee:	220c      	movs	r2, #12
 8002bf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bf2:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002bfe:	4805      	ldr	r0, [pc, #20]	; (8002c14 <MX_USART1_UART_Init+0x4c>)
 8002c00:	f003 f92e 	bl	8005e60 <HAL_UART_Init>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c0a:	f7ff fd8d 	bl	8002728 <Error_Handler>
  }

}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000590 	.word	0x20000590
 8002c18:	40011000 	.word	0x40011000

08002c1c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c22:	4a12      	ldr	r2, [pc, #72]	; (8002c6c <MX_USART2_UART_Init+0x50>)
 8002c24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c26:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c34:	4b0c      	ldr	r3, [pc, #48]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c3a:	4b0b      	ldr	r3, [pc, #44]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c42:	220c      	movs	r2, #12
 8002c44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c46:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c4c:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c52:	4805      	ldr	r0, [pc, #20]	; (8002c68 <MX_USART2_UART_Init+0x4c>)
 8002c54:	f003 f904 	bl	8005e60 <HAL_UART_Init>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c5e:	f7ff fd63 	bl	8002728 <Error_Handler>
  }

}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	200005d0 	.word	0x200005d0
 8002c6c:	40004400 	.word	0x40004400

08002c70 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c76:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <MX_USART3_UART_Init+0x50>)
 8002c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c82:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c88:	4b0c      	ldr	r3, [pc, #48]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c96:	220c      	movs	r2, #12
 8002c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9a:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ca6:	4805      	ldr	r0, [pc, #20]	; (8002cbc <MX_USART3_UART_Init+0x4c>)
 8002ca8:	f003 f8da 	bl	8005e60 <HAL_UART_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002cb2:	f7ff fd39 	bl	8002728 <Error_Handler>
  }

}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	200004f0 	.word	0x200004f0
 8002cc0:	40004800 	.word	0x40004800

08002cc4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08e      	sub	sp, #56	; 0x38
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ccc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	60da      	str	r2, [r3, #12]
 8002cda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a8a      	ldr	r2, [pc, #552]	; (8002f0c <HAL_UART_MspInit+0x248>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d12d      	bne.n	8002d42 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]
 8002cea:	4b89      	ldr	r3, [pc, #548]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cee:	4a88      	ldr	r2, [pc, #544]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002cf0:	f043 0310 	orr.w	r3, r3, #16
 8002cf4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cf6:	4b86      	ldr	r3, [pc, #536]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	623b      	str	r3, [r7, #32]
 8002d00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	4b82      	ldr	r3, [pc, #520]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	4a81      	ldr	r2, [pc, #516]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6313      	str	r3, [r2, #48]	; 0x30
 8002d12:	4b7f      	ldr	r3, [pc, #508]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	61fb      	str	r3, [r7, #28]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d1e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d24:	2302      	movs	r3, #2
 8002d26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d30:	2307      	movs	r3, #7
 8002d32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4876      	ldr	r0, [pc, #472]	; (8002f14 <HAL_UART_MspInit+0x250>)
 8002d3c:	f001 fe3e 	bl	80049bc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002d40:	e0e0      	b.n	8002f04 <HAL_UART_MspInit+0x240>
  else if(uartHandle->Instance==USART2)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a74      	ldr	r2, [pc, #464]	; (8002f18 <HAL_UART_MspInit+0x254>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	f040 808b 	bne.w	8002e64 <HAL_UART_MspInit+0x1a0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61bb      	str	r3, [r7, #24]
 8002d52:	4b6f      	ldr	r3, [pc, #444]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a6e      	ldr	r2, [pc, #440]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b6c      	ldr	r3, [pc, #432]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
 8002d6e:	4b68      	ldr	r3, [pc, #416]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	4a67      	ldr	r2, [pc, #412]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6313      	str	r3, [r2, #48]	; 0x30
 8002d7a:	4b65      	ldr	r3, [pc, #404]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	617b      	str	r3, [r7, #20]
 8002d84:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002d86:	230c      	movs	r3, #12
 8002d88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d92:	2303      	movs	r3, #3
 8002d94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d96:	2307      	movs	r3, #7
 8002d98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d9e:	4619      	mov	r1, r3
 8002da0:	485c      	ldr	r0, [pc, #368]	; (8002f14 <HAL_UART_MspInit+0x250>)
 8002da2:	f001 fe0b 	bl	80049bc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002da6:	4b5d      	ldr	r3, [pc, #372]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002da8:	4a5d      	ldr	r2, [pc, #372]	; (8002f20 <HAL_UART_MspInit+0x25c>)
 8002daa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002dac:	4b5b      	ldr	r3, [pc, #364]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002db2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002db4:	4b59      	ldr	r3, [pc, #356]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dba:	4b58      	ldr	r3, [pc, #352]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dc0:	4b56      	ldr	r3, [pc, #344]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dc6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dc8:	4b54      	ldr	r3, [pc, #336]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dce:	4b53      	ldr	r3, [pc, #332]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002dd4:	4b51      	ldr	r3, [pc, #324]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dda:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ddc:	4b4f      	ldr	r3, [pc, #316]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002de2:	4b4e      	ldr	r3, [pc, #312]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002de8:	484c      	ldr	r0, [pc, #304]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dea:	f001 fa79 	bl	80042e0 <HAL_DMA_Init>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8002df4:	f7ff fc98 	bl	8002728 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a48      	ldr	r2, [pc, #288]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002dfc:	635a      	str	r2, [r3, #52]	; 0x34
 8002dfe:	4a47      	ldr	r2, [pc, #284]	; (8002f1c <HAL_UART_MspInit+0x258>)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002e04:	4b47      	ldr	r3, [pc, #284]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e06:	4a48      	ldr	r2, [pc, #288]	; (8002f28 <HAL_UART_MspInit+0x264>)
 8002e08:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002e0a:	4b46      	ldr	r3, [pc, #280]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e10:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e12:	4b44      	ldr	r3, [pc, #272]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e14:	2240      	movs	r2, #64	; 0x40
 8002e16:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e18:	4b42      	ldr	r3, [pc, #264]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e1e:	4b41      	ldr	r3, [pc, #260]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e24:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e26:	4b3f      	ldr	r3, [pc, #252]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e2c:	4b3d      	ldr	r3, [pc, #244]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8002e32:	4b3c      	ldr	r3, [pc, #240]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e38:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e3a:	4b3a      	ldr	r3, [pc, #232]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e40:	4b38      	ldr	r3, [pc, #224]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e46:	4837      	ldr	r0, [pc, #220]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e48:	f001 fa4a 	bl	80042e0 <HAL_DMA_Init>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_UART_MspInit+0x192>
      Error_Handler();
 8002e52:	f7ff fc69 	bl	8002728 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a32      	ldr	r2, [pc, #200]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
 8002e5c:	4a31      	ldr	r2, [pc, #196]	; (8002f24 <HAL_UART_MspInit+0x260>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002e62:	e04f      	b.n	8002f04 <HAL_UART_MspInit+0x240>
  else if(uartHandle->Instance==USART3)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a30      	ldr	r2, [pc, #192]	; (8002f2c <HAL_UART_MspInit+0x268>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d14a      	bne.n	8002f04 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	4b27      	ldr	r3, [pc, #156]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	4a26      	ldr	r2, [pc, #152]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7e:	4b24      	ldr	r3, [pc, #144]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a1f      	ldr	r2, [pc, #124]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e94:	f043 0304 	orr.w	r3, r3, #4
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60bb      	str	r3, [r7, #8]
 8002eaa:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a18      	ldr	r2, [pc, #96]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002eb0:	f043 0302 	orr.w	r3, r3, #2
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b16      	ldr	r3, [pc, #88]	; (8002f10 <HAL_UART_MspInit+0x24c>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ec2:	2320      	movs	r3, #32
 8002ec4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ed2:	2307      	movs	r3, #7
 8002ed4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eda:	4619      	mov	r1, r3
 8002edc:	4814      	ldr	r0, [pc, #80]	; (8002f30 <HAL_UART_MspInit+0x26c>)
 8002ede:	f001 fd6d 	bl	80049bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ee2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ef4:	2307      	movs	r3, #7
 8002ef6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efc:	4619      	mov	r1, r3
 8002efe:	480d      	ldr	r0, [pc, #52]	; (8002f34 <HAL_UART_MspInit+0x270>)
 8002f00:	f001 fd5c 	bl	80049bc <HAL_GPIO_Init>
}
 8002f04:	bf00      	nop
 8002f06:	3738      	adds	r7, #56	; 0x38
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40011000 	.word	0x40011000
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40020000 	.word	0x40020000
 8002f18:	40004400 	.word	0x40004400
 8002f1c:	20000490 	.word	0x20000490
 8002f20:	40026088 	.word	0x40026088
 8002f24:	20000530 	.word	0x20000530
 8002f28:	400260a0 	.word	0x400260a0
 8002f2c:	40004800 	.word	0x40004800
 8002f30:	40020800 	.word	0x40020800
 8002f34:	40020400 	.word	0x40020400

08002f38 <uchar4_to_float>:
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	733b      	strb	r3, [r7, #12]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	785b      	ldrb	r3, [r3, #1]
 8002f4a:	737b      	strb	r3, [r7, #13]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	789b      	ldrb	r3, [r3, #2]
 8002f50:	73bb      	strb	r3, [r7, #14]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	78db      	ldrb	r3, [r3, #3]
 8002f56:	73fb      	strb	r3, [r7, #15]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	ee07 3a90 	vmov	s15, r3
 8002f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f62:	3714      	adds	r7, #20
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <Reset_Handler>:
 8002f6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fa4 <LoopFillZerobss+0x14>
 8002f70:	2100      	movs	r1, #0
 8002f72:	e003      	b.n	8002f7c <LoopCopyDataInit>

08002f74 <CopyDataInit>:
 8002f74:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <LoopFillZerobss+0x18>)
 8002f76:	585b      	ldr	r3, [r3, r1]
 8002f78:	5043      	str	r3, [r0, r1]
 8002f7a:	3104      	adds	r1, #4

08002f7c <LoopCopyDataInit>:
 8002f7c:	480b      	ldr	r0, [pc, #44]	; (8002fac <LoopFillZerobss+0x1c>)
 8002f7e:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <LoopFillZerobss+0x20>)
 8002f80:	1842      	adds	r2, r0, r1
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d3f6      	bcc.n	8002f74 <CopyDataInit>
 8002f86:	4a0b      	ldr	r2, [pc, #44]	; (8002fb4 <LoopFillZerobss+0x24>)
 8002f88:	e002      	b.n	8002f90 <LoopFillZerobss>

08002f8a <FillZerobss>:
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	f842 3b04 	str.w	r3, [r2], #4

08002f90 <LoopFillZerobss>:
 8002f90:	4b09      	ldr	r3, [pc, #36]	; (8002fb8 <LoopFillZerobss+0x28>)
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d3f9      	bcc.n	8002f8a <FillZerobss>
 8002f96:	f7ff fda3 	bl	8002ae0 <SystemInit>
 8002f9a:	f003 fd67 	bl	8006a6c <__libc_init_array>
 8002f9e:	f7fe fa8f 	bl	80014c0 <main>
 8002fa2:	4770      	bx	lr
 8002fa4:	20020000 	.word	0x20020000
 8002fa8:	08009894 	.word	0x08009894
 8002fac:	20000000 	.word	0x20000000
 8002fb0:	200001e0 	.word	0x200001e0
 8002fb4:	200001e0 	.word	0x200001e0
 8002fb8:	20000618 	.word	0x20000618

08002fbc <ADC_IRQHandler>:
 8002fbc:	e7fe      	b.n	8002fbc <ADC_IRQHandler>
	...

08002fc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	; (8003000 <HAL_Init+0x40>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a0d      	ldr	r2, [pc, #52]	; (8003000 <HAL_Init+0x40>)
 8002fca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	; (8003000 <HAL_Init+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0a      	ldr	r2, [pc, #40]	; (8003000 <HAL_Init+0x40>)
 8002fd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fdc:	4b08      	ldr	r3, [pc, #32]	; (8003000 <HAL_Init+0x40>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a07      	ldr	r2, [pc, #28]	; (8003000 <HAL_Init+0x40>)
 8002fe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fe8:	2003      	movs	r0, #3
 8002fea:	f000 ffdf 	bl	8003fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f000 f808 	bl	8003004 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ff4:	f7ff fc3a 	bl	800286c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023c00 	.word	0x40023c00

08003004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800300c:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_InitTick+0x54>)
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	4b12      	ldr	r3, [pc, #72]	; (800305c <HAL_InitTick+0x58>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	4619      	mov	r1, r3
 8003016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800301a:	fbb3 f3f1 	udiv	r3, r3, r1
 800301e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fff7 	bl	8004016 <HAL_SYSTICK_Config>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e00e      	b.n	8003050 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b0f      	cmp	r3, #15
 8003036:	d80a      	bhi.n	800304e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003038:	2200      	movs	r2, #0
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003040:	f000 ffbf 	bl	8003fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003044:	4a06      	ldr	r2, [pc, #24]	; (8003060 <HAL_InitTick+0x5c>)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	e000      	b.n	8003050 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20000000 	.word	0x20000000
 800305c:	20000008 	.word	0x20000008
 8003060:	20000004 	.word	0x20000004

08003064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003068:	4b06      	ldr	r3, [pc, #24]	; (8003084 <HAL_IncTick+0x20>)
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	461a      	mov	r2, r3
 800306e:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_IncTick+0x24>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4413      	add	r3, r2
 8003074:	4a04      	ldr	r2, [pc, #16]	; (8003088 <HAL_IncTick+0x24>)
 8003076:	6013      	str	r3, [r2, #0]
}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000008 	.word	0x20000008
 8003088:	20000610 	.word	0x20000610

0800308c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return uwTick;
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <HAL_GetTick+0x14>)
 8003092:	681b      	ldr	r3, [r3, #0]
}
 8003094:	4618      	mov	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	20000610 	.word	0x20000610

080030a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030ac:	f7ff ffee 	bl	800308c <HAL_GetTick>
 80030b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030bc:	d005      	beq.n	80030ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030be:	4b09      	ldr	r3, [pc, #36]	; (80030e4 <HAL_Delay+0x40>)
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	461a      	mov	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4413      	add	r3, r2
 80030c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030ca:	bf00      	nop
 80030cc:	f7ff ffde 	bl	800308c <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d8f7      	bhi.n	80030cc <HAL_Delay+0x28>
  {
  }
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000008 	.word	0x20000008

080030e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e0ed      	b.n	80032d6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d102      	bne.n	800310c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fd ff78 	bl	8000ffc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0202 	bic.w	r2, r2, #2
 800311a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800311c:	f7ff ffb6 	bl	800308c <HAL_GetTick>
 8003120:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003122:	e012      	b.n	800314a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003124:	f7ff ffb2 	bl	800308c <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b0a      	cmp	r3, #10
 8003130:	d90b      	bls.n	800314a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2205      	movs	r2, #5
 8003142:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e0c5      	b.n	80032d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1e5      	bne.n	8003124 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003168:	f7ff ff90 	bl	800308c <HAL_GetTick>
 800316c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800316e:	e012      	b.n	8003196 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003170:	f7ff ff8c 	bl	800308c <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b0a      	cmp	r3, #10
 800317c:	d90b      	bls.n	8003196 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2205      	movs	r2, #5
 800318e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e09f      	b.n	80032d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0e5      	beq.n	8003170 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	7e1b      	ldrb	r3, [r3, #24]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d108      	bne.n	80031be <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e007      	b.n	80031ce <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	7e5b      	ldrb	r3, [r3, #25]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d108      	bne.n	80031e8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	e007      	b.n	80031f8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	7e9b      	ldrb	r3, [r3, #26]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d108      	bne.n	8003212 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0220 	orr.w	r2, r2, #32
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e007      	b.n	8003222 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 0220 	bic.w	r2, r2, #32
 8003220:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	7edb      	ldrb	r3, [r3, #27]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d108      	bne.n	800323c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0210 	bic.w	r2, r2, #16
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e007      	b.n	800324c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0210 	orr.w	r2, r2, #16
 800324a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	7f1b      	ldrb	r3, [r3, #28]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d108      	bne.n	8003266 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f042 0208 	orr.w	r2, r2, #8
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	e007      	b.n	8003276 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0208 	bic.w	r2, r2, #8
 8003274:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	7f5b      	ldrb	r3, [r3, #29]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d108      	bne.n	8003290 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0204 	orr.w	r2, r2, #4
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e007      	b.n	80032a0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0204 	bic.w	r2, r2, #4
 800329e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	431a      	orrs	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	ea42 0103 	orr.w	r1, r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	1e5a      	subs	r2, r3, #1
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
	...

080032e0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80032f8:	7cfb      	ldrb	r3, [r7, #19]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d003      	beq.n	8003306 <HAL_CAN_ConfigFilter+0x26>
 80032fe:	7cfb      	ldrb	r3, [r7, #19]
 8003300:	2b02      	cmp	r3, #2
 8003302:	f040 80be 	bne.w	8003482 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003306:	4b65      	ldr	r3, [pc, #404]	; (800349c <HAL_CAN_ConfigFilter+0x1bc>)
 8003308:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003310:	f043 0201 	orr.w	r2, r3, #1
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003320:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	431a      	orrs	r2, r3
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	f003 031f 	and.w	r3, r3, #31
 8003346:	2201      	movs	r2, #1
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	43db      	mvns	r3, r3
 8003358:	401a      	ands	r2, r3
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d123      	bne.n	80033b0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800338a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	3248      	adds	r2, #72	; 0x48
 8003390:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033a6:	6979      	ldr	r1, [r7, #20]
 80033a8:	3348      	adds	r3, #72	; 0x48
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	440b      	add	r3, r1
 80033ae:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d122      	bne.n	80033fe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	431a      	orrs	r2, r3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80033d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	3248      	adds	r2, #72	; 0x48
 80033de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033f4:	6979      	ldr	r1, [r7, #20]
 80033f6:	3348      	adds	r3, #72	; 0x48
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	440b      	add	r3, r1
 80033fc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d109      	bne.n	800341a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	43db      	mvns	r3, r3
 8003410:	401a      	ands	r2, r3
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003418:	e007      	b.n	800342a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	431a      	orrs	r2, r3
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d109      	bne.n	8003446 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	43db      	mvns	r3, r3
 800343c:	401a      	ands	r2, r3
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003444:	e007      	b.n	8003456 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	431a      	orrs	r2, r3
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d107      	bne.n	800346e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	431a      	orrs	r2, r3
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003474:	f023 0201 	bic.w	r2, r3, #1
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	e006      	b.n	8003490 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003486:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
  }
}
 8003490:	4618      	mov	r0, r3
 8003492:	371c      	adds	r7, #28
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	40006400 	.word	0x40006400

080034a0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d12e      	bne.n	8003512 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2202      	movs	r2, #2
 80034b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0201 	bic.w	r2, r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034cc:	f7ff fdde 	bl	800308c <HAL_GetTick>
 80034d0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034d2:	e012      	b.n	80034fa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80034d4:	f7ff fdda 	bl	800308c <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b0a      	cmp	r3, #10
 80034e0:	d90b      	bls.n	80034fa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2205      	movs	r2, #5
 80034f2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e012      	b.n	8003520 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1e5      	bne.n	80034d4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e006      	b.n	8003520 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
  }
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	; 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800353c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003546:	7ffb      	ldrb	r3, [r7, #31]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d003      	beq.n	8003554 <HAL_CAN_AddTxMessage+0x2c>
 800354c:	7ffb      	ldrb	r3, [r7, #31]
 800354e:	2b02      	cmp	r3, #2
 8003550:	f040 80b8 	bne.w	80036c4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10a      	bne.n	8003574 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003564:	2b00      	cmp	r3, #0
 8003566:	d105      	bne.n	8003574 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 80a0 	beq.w	80036b4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	0e1b      	lsrs	r3, r3, #24
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d907      	bls.n	8003594 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e09e      	b.n	80036d2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003594:	2201      	movs	r2, #1
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	409a      	lsls	r2, r3
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10d      	bne.n	80035c2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035b0:	68f9      	ldr	r1, [r7, #12]
 80035b2:	6809      	ldr	r1, [r1, #0]
 80035b4:	431a      	orrs	r2, r3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3318      	adds	r3, #24
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	440b      	add	r3, r1
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	e00f      	b.n	80035e2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035cc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035d2:	68f9      	ldr	r1, [r7, #12]
 80035d4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80035d6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	3318      	adds	r3, #24
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	440b      	add	r3, r1
 80035e0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6819      	ldr	r1, [r3, #0]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	691a      	ldr	r2, [r3, #16]
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	3318      	adds	r3, #24
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	440b      	add	r3, r1
 80035f2:	3304      	adds	r3, #4
 80035f4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	7d1b      	ldrb	r3, [r3, #20]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d111      	bne.n	8003622 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	3318      	adds	r3, #24
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	4413      	add	r3, r2
 800360a:	3304      	adds	r3, #4
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	6811      	ldr	r1, [r2, #0]
 8003612:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	3318      	adds	r3, #24
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	440b      	add	r3, r1
 800361e:	3304      	adds	r3, #4
 8003620:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3307      	adds	r3, #7
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	061a      	lsls	r2, r3, #24
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3306      	adds	r3, #6
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3305      	adds	r3, #5
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	021b      	lsls	r3, r3, #8
 800363c:	4313      	orrs	r3, r2
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	3204      	adds	r2, #4
 8003642:	7812      	ldrb	r2, [r2, #0]
 8003644:	4610      	mov	r0, r2
 8003646:	68fa      	ldr	r2, [r7, #12]
 8003648:	6811      	ldr	r1, [r2, #0]
 800364a:	ea43 0200 	orr.w	r2, r3, r0
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	440b      	add	r3, r1
 8003654:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003658:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3303      	adds	r3, #3
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	061a      	lsls	r2, r3, #24
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3302      	adds	r3, #2
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	041b      	lsls	r3, r3, #16
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3301      	adds	r3, #1
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	4313      	orrs	r3, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	7812      	ldrb	r2, [r2, #0]
 800367a:	4610      	mov	r0, r2
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	6811      	ldr	r1, [r2, #0]
 8003680:	ea43 0200 	orr.w	r2, r3, r0
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	440b      	add	r3, r1
 800368a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800368e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	3318      	adds	r3, #24
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	4413      	add	r3, r2
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	6811      	ldr	r1, [r2, #0]
 80036a2:	f043 0201 	orr.w	r2, r3, #1
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	3318      	adds	r3, #24
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	440b      	add	r3, r1
 80036ae:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80036b0:	2300      	movs	r3, #0
 80036b2:	e00e      	b.n	80036d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e006      	b.n	80036d2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
  }
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3724      	adds	r7, #36	; 0x24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr

080036de <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80036de:	b480      	push	{r7}
 80036e0:	b085      	sub	sp, #20
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f0:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80036f2:	7afb      	ldrb	r3, [r7, #11]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d002      	beq.n	80036fe <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80036f8:	7afb      	ldrb	r3, [r7, #11]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d11d      	bne.n	800373a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	3301      	adds	r3, #1
 8003710:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	3301      	adds	r3, #1
 8003724:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	3301      	adds	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800373a:	68fb      	ldr	r3, [r7, #12]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 3020 	ldrb.w	r3, [r3, #32]
 800375c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800375e:	7dfb      	ldrb	r3, [r7, #23]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d003      	beq.n	800376c <HAL_CAN_GetRxMessage+0x24>
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b02      	cmp	r3, #2
 8003768:	f040 80f3 	bne.w	8003952 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10e      	bne.n	8003790 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f003 0303 	and.w	r3, r3, #3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d116      	bne.n	80037ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0e7      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0303 	and.w	r3, r3, #3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d107      	bne.n	80037ae <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e0d8      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	331b      	adds	r3, #27
 80037b6:	011b      	lsls	r3, r3, #4
 80037b8:	4413      	add	r3, r2
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0204 	and.w	r2, r3, #4
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10c      	bne.n	80037e6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	331b      	adds	r3, #27
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	4413      	add	r3, r2
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	0d5b      	lsrs	r3, r3, #21
 80037dc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	e00b      	b.n	80037fe <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	331b      	adds	r3, #27
 80037ee:	011b      	lsls	r3, r3, #4
 80037f0:	4413      	add	r3, r2
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	08db      	lsrs	r3, r3, #3
 80037f6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	331b      	adds	r3, #27
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	4413      	add	r3, r2
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0202 	and.w	r2, r3, #2
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	331b      	adds	r3, #27
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	4413      	add	r3, r2
 8003820:	3304      	adds	r3, #4
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 020f 	and.w	r2, r3, #15
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	331b      	adds	r3, #27
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	4413      	add	r3, r2
 8003838:	3304      	adds	r3, #4
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	0a1b      	lsrs	r3, r3, #8
 800383e:	b2da      	uxtb	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	331b      	adds	r3, #27
 800384c:	011b      	lsls	r3, r3, #4
 800384e:	4413      	add	r3, r2
 8003850:	3304      	adds	r3, #4
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	b29a      	uxth	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	4413      	add	r3, r2
 8003866:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	4413      	add	r3, r2
 800387c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	0a1a      	lsrs	r2, r3, #8
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	3301      	adds	r3, #1
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	011b      	lsls	r3, r3, #4
 8003894:	4413      	add	r3, r2
 8003896:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	0c1a      	lsrs	r2, r3, #16
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	3302      	adds	r3, #2
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	4413      	add	r3, r2
 80038b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	0e1a      	lsrs	r2, r3, #24
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	3303      	adds	r3, #3
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	3304      	adds	r3, #4
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	4413      	add	r3, r2
 80038e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	0a1a      	lsrs	r2, r3, #8
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	3305      	adds	r3, #5
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	4413      	add	r3, r2
 80038fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	0c1a      	lsrs	r2, r3, #16
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	3306      	adds	r3, #6
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	4413      	add	r3, r2
 8003916:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	0e1a      	lsrs	r2, r3, #24
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	3307      	adds	r3, #7
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d108      	bne.n	800393e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0220 	orr.w	r2, r2, #32
 800393a:	60da      	str	r2, [r3, #12]
 800393c:	e007      	b.n	800394e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	691a      	ldr	r2, [r3, #16]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f042 0220 	orr.w	r2, r2, #32
 800394c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800394e:	2300      	movs	r3, #0
 8003950:	e006      	b.n	8003960 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
  }
}
 8003960:	4618      	mov	r0, r3
 8003962:	371c      	adds	r7, #28
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3020 	ldrb.w	r3, [r3, #32]
 800397c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800397e:	7bfb      	ldrb	r3, [r7, #15]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d002      	beq.n	800398a <HAL_CAN_ActivateNotification+0x1e>
 8003984:	7bfb      	ldrb	r3, [r7, #15]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d109      	bne.n	800399e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6959      	ldr	r1, [r3, #20]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	e006      	b.n	80039ac <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
  }
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08a      	sub	sp, #40	; 0x28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80039c0:	2300      	movs	r3, #0
 80039c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d07c      	beq.n	8003af8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d023      	beq.n	8003a50 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f97d 	bl	8003d1a <HAL_CAN_TxMailbox0CompleteCallback>
 8003a20:	e016      	b.n	8003a50 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d004      	beq.n	8003a36 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a32:	627b      	str	r3, [r7, #36]	; 0x24
 8003a34:	e00c      	b.n	8003a50 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a42:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a46:	627b      	str	r3, [r7, #36]	; 0x24
 8003a48:	e002      	b.n	8003a50 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f983 	bl	8003d56 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d024      	beq.n	8003aa4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a62:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f95d 	bl	8003d2e <HAL_CAN_TxMailbox1CompleteCallback>
 8003a74:	e016      	b.n	8003aa4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d004      	beq.n	8003a8a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
 8003a88:	e00c      	b.n	8003aa4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d004      	beq.n	8003a9e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a9c:	e002      	b.n	8003aa4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 f963 	bl	8003d6a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d024      	beq.n	8003af8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ab6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f93d 	bl	8003d42 <HAL_CAN_TxMailbox2CompleteCallback>
 8003ac8:	e016      	b.n	8003af8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d004      	beq.n	8003ade <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ada:	627b      	str	r3, [r7, #36]	; 0x24
 8003adc:	e00c      	b.n	8003af8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d004      	beq.n	8003af2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aee:	627b      	str	r3, [r7, #36]	; 0x24
 8003af0:	e002      	b.n	8003af8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f943 	bl	8003d7e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	f003 0308 	and.w	r3, r3, #8
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00c      	beq.n	8003b1c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f003 0310 	and.w	r3, r3, #16
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d007      	beq.n	8003b1c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2210      	movs	r2, #16
 8003b1a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00b      	beq.n	8003b3e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d006      	beq.n	8003b3e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2208      	movs	r2, #8
 8003b36:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f92a 	bl	8003d92 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d009      	beq.n	8003b5c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7fd fdb4 	bl	80016c4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00c      	beq.n	8003b80 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	f003 0310 	and.w	r3, r3, #16
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b76:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2210      	movs	r2, #16
 8003b7e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00b      	beq.n	8003ba2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	f003 0308 	and.w	r3, r3, #8
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2208      	movs	r2, #8
 8003b9a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f90c 	bl	8003dba <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003ba2:	6a3b      	ldr	r3, [r7, #32]
 8003ba4:	f003 0310 	and.w	r3, r3, #16
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d009      	beq.n	8003bc0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 f8f3 	bl	8003da6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00b      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d006      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2210      	movs	r2, #16
 8003bda:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 f8f6 	bl	8003dce <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00b      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d006      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2208      	movs	r2, #8
 8003bfc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f8ef 	bl	8003de2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d075      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d06c      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d008      	beq.n	8003c34 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d003      	beq.n	8003c34 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c34:	6a3b      	ldr	r3, [r7, #32]
 8003c36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d008      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	f043 0302 	orr.w	r3, r3, #2
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	f043 0304 	orr.w	r3, r3, #4
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c6c:	6a3b      	ldr	r3, [r7, #32]
 8003c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d03d      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d038      	beq.n	8003cf2 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c86:	2b30      	cmp	r3, #48	; 0x30
 8003c88:	d017      	beq.n	8003cba <HAL_CAN_IRQHandler+0x302>
 8003c8a:	2b30      	cmp	r3, #48	; 0x30
 8003c8c:	d804      	bhi.n	8003c98 <HAL_CAN_IRQHandler+0x2e0>
 8003c8e:	2b10      	cmp	r3, #16
 8003c90:	d009      	beq.n	8003ca6 <HAL_CAN_IRQHandler+0x2ee>
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	d00c      	beq.n	8003cb0 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c96:	e024      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003c98:	2b50      	cmp	r3, #80	; 0x50
 8003c9a:	d018      	beq.n	8003cce <HAL_CAN_IRQHandler+0x316>
 8003c9c:	2b60      	cmp	r3, #96	; 0x60
 8003c9e:	d01b      	beq.n	8003cd8 <HAL_CAN_IRQHandler+0x320>
 8003ca0:	2b40      	cmp	r3, #64	; 0x40
 8003ca2:	d00f      	beq.n	8003cc4 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003ca4:	e01d      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	f043 0308 	orr.w	r3, r3, #8
 8003cac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cae:	e018      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	f043 0310 	orr.w	r3, r3, #16
 8003cb6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cb8:	e013      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbc:	f043 0320 	orr.w	r3, r3, #32
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cc2:	e00e      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ccc:	e009      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cd4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003cd6:	e004      	b.n	8003ce2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cde:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ce0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699a      	ldr	r2, [r3, #24]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cf0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2204      	movs	r2, #4
 8003cf8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	431a      	orrs	r2, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f872 	bl	8003df6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d12:	bf00      	nop
 8003d14:	3728      	adds	r7, #40	; 0x28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b083      	sub	sp, #12
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
	...

08003e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b085      	sub	sp, #20
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e1c:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <__NVIC_SetPriorityGrouping+0x44>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e22:	68ba      	ldr	r2, [r7, #8]
 8003e24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e28:	4013      	ands	r3, r2
 8003e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e3e:	4a04      	ldr	r2, [pc, #16]	; (8003e50 <__NVIC_SetPriorityGrouping+0x44>)
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	60d3      	str	r3, [r2, #12]
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e58:	4b04      	ldr	r3, [pc, #16]	; (8003e6c <__NVIC_GetPriorityGrouping+0x18>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	0a1b      	lsrs	r3, r3, #8
 8003e5e:	f003 0307 	and.w	r3, r3, #7
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr
 8003e6c:	e000ed00 	.word	0xe000ed00

08003e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	db0b      	blt.n	8003e9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	f003 021f 	and.w	r2, r3, #31
 8003e88:	4907      	ldr	r1, [pc, #28]	; (8003ea8 <__NVIC_EnableIRQ+0x38>)
 8003e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	2001      	movs	r0, #1
 8003e92:	fa00 f202 	lsl.w	r2, r0, r2
 8003e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	e000e100 	.word	0xe000e100

08003eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	6039      	str	r1, [r7, #0]
 8003eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	db0a      	blt.n	8003ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	490c      	ldr	r1, [pc, #48]	; (8003ef8 <__NVIC_SetPriority+0x4c>)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	0112      	lsls	r2, r2, #4
 8003ecc:	b2d2      	uxtb	r2, r2
 8003ece:	440b      	add	r3, r1
 8003ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ed4:	e00a      	b.n	8003eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	b2da      	uxtb	r2, r3
 8003eda:	4908      	ldr	r1, [pc, #32]	; (8003efc <__NVIC_SetPriority+0x50>)
 8003edc:	79fb      	ldrb	r3, [r7, #7]
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	3b04      	subs	r3, #4
 8003ee4:	0112      	lsls	r2, r2, #4
 8003ee6:	b2d2      	uxtb	r2, r2
 8003ee8:	440b      	add	r3, r1
 8003eea:	761a      	strb	r2, [r3, #24]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	e000e100 	.word	0xe000e100
 8003efc:	e000ed00 	.word	0xe000ed00

08003f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b089      	sub	sp, #36	; 0x24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	f1c3 0307 	rsb	r3, r3, #7
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	bf28      	it	cs
 8003f1e:	2304      	movcs	r3, #4
 8003f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	3304      	adds	r3, #4
 8003f26:	2b06      	cmp	r3, #6
 8003f28:	d902      	bls.n	8003f30 <NVIC_EncodePriority+0x30>
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3b03      	subs	r3, #3
 8003f2e:	e000      	b.n	8003f32 <NVIC_EncodePriority+0x32>
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	43da      	mvns	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	401a      	ands	r2, r3
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f52:	43d9      	mvns	r1, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f58:	4313      	orrs	r3, r2
         );
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3724      	adds	r7, #36	; 0x24
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
	...

08003f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f78:	d301      	bcc.n	8003f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e00f      	b.n	8003f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f7e:	4a0a      	ldr	r2, [pc, #40]	; (8003fa8 <SysTick_Config+0x40>)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f86:	210f      	movs	r1, #15
 8003f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f8c:	f7ff ff8e 	bl	8003eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f90:	4b05      	ldr	r3, [pc, #20]	; (8003fa8 <SysTick_Config+0x40>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f96:	4b04      	ldr	r3, [pc, #16]	; (8003fa8 <SysTick_Config+0x40>)
 8003f98:	2207      	movs	r2, #7
 8003f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	e000e010 	.word	0xe000e010

08003fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f7ff ff29 	bl	8003e0c <__NVIC_SetPriorityGrouping>
}
 8003fba:	bf00      	nop
 8003fbc:	3708      	adds	r7, #8
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b086      	sub	sp, #24
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	4603      	mov	r3, r0
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	607a      	str	r2, [r7, #4]
 8003fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fd4:	f7ff ff3e 	bl	8003e54 <__NVIC_GetPriorityGrouping>
 8003fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	68b9      	ldr	r1, [r7, #8]
 8003fde:	6978      	ldr	r0, [r7, #20]
 8003fe0:	f7ff ff8e 	bl	8003f00 <NVIC_EncodePriority>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fea:	4611      	mov	r1, r2
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff ff5d 	bl	8003eac <__NVIC_SetPriority>
}
 8003ff2:	bf00      	nop
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	4603      	mov	r3, r0
 8004002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004008:	4618      	mov	r0, r3
 800400a:	f7ff ff31 	bl	8003e70 <__NVIC_EnableIRQ>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b082      	sub	sp, #8
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7ff ffa2 	bl	8003f68 <SysTick_Config>
 8004024:	4603      	mov	r3, r0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}

0800402e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e014      	b.n	800406a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	791b      	ldrb	r3, [r3, #4]
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d105      	bne.n	8004056 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7fd f8e3 	bl	800121c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2202      	movs	r2, #2
 800405a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3708      	adds	r7, #8
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800407c:	2300      	movs	r3, #0
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	2300      	movs	r3, #0
 8004082:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	795b      	ldrb	r3, [r3, #5]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_DAC_Start+0x1e>
 800408c:	2302      	movs	r3, #2
 800408e:	e050      	b.n	8004132 <HAL_DAC_Start+0xc0>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6819      	ldr	r1, [r3, #0]
 80040a2:	2201      	movs	r2, #1
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	409a      	lsls	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	430a      	orrs	r2, r1
 80040ae:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d11a      	bne.n	80040ec <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040cc:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b04      	cmp	r3, #4
 80040d2:	d127      	bne.n	8004124 <HAL_DAC_Start+0xb2>
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b38      	cmp	r3, #56	; 0x38
 80040d8:	d124      	bne.n	8004124 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f042 0201 	orr.w	r2, r2, #1
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	e01b      	b.n	8004124 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040f6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8004102:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800410a:	d10b      	bne.n	8004124 <HAL_DAC_Start+0xb2>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8004112:	d107      	bne.n	8004124 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0202 	orr.w	r2, r2, #2
 8004122:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	4618      	mov	r0, r3
 8004134:	3714      	adds	r7, #20
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr

0800413e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004150:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004154:	d118      	bne.n	8004188 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2204      	movs	r2, #4
 800415a:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	f043 0201 	orr.w	r2, r3, #1
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004170:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004180:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 f825 	bl	80041d2 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800418e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004192:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004196:	d118      	bne.n	80041ca <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2204      	movs	r2, #4
 800419c:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f043 0202 	orr.w	r2, r3, #2
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80041b2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80041c2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 f880 	bl	80042ca <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80041ca:	bf00      	nop
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b087      	sub	sp, #28
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	2300      	movs	r3, #0
 80041f8:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	795b      	ldrb	r3, [r3, #5]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_DAC_ConfigChannel+0x20>
 8004202:	2302      	movs	r3, #2
 8004204:	e036      	b.n	8004274 <HAL_DAC_ConfigChannel+0x8e>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2202      	movs	r2, #2
 8004210:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800421a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4013      	ands	r3, r2
 800422a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6819      	ldr	r1, [r3, #0]
 8004254:	22c0      	movs	r2, #192	; 0xc0
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	43da      	mvns	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	400a      	ands	r2, r1
 8004264:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2201      	movs	r2, #1
 800426a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
}
 8004274:	4618      	mov	r0, r3
 8004276:	371c      	adds	r7, #28
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800428e:	2300      	movs	r3, #0
 8004290:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d105      	bne.n	80042aa <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4413      	add	r3, r2
 80042a4:	3308      	adds	r3, #8
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	e004      	b.n	80042b4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4413      	add	r3, r2
 80042b0:	3314      	adds	r3, #20
 80042b2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	461a      	mov	r2, r3
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	371c      	adds	r7, #28
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80042e8:	2300      	movs	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80042ec:	f7fe fece 	bl	800308c <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e099      	b.n	8004430 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0201 	bic.w	r2, r2, #1
 800431a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800431c:	e00f      	b.n	800433e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800431e:	f7fe feb5 	bl	800308c <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b05      	cmp	r3, #5
 800432a:	d908      	bls.n	800433e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2220      	movs	r2, #32
 8004330:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2203      	movs	r2, #3
 8004336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e078      	b.n	8004430 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0301 	and.w	r3, r3, #1
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e8      	bne.n	800431e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	4b38      	ldr	r3, [pc, #224]	; (8004438 <HAL_DMA_Init+0x158>)
 8004358:	4013      	ands	r3, r2
 800435a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800436a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004376:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004382:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4313      	orrs	r3, r2
 800438e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	2b04      	cmp	r3, #4
 8004396:	d107      	bne.n	80043a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a0:	4313      	orrs	r3, r2
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	f023 0307 	bic.w	r3, r3, #7
 80043be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	2b04      	cmp	r3, #4
 80043d0:	d117      	bne.n	8004402 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00e      	beq.n	8004402 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fa6f 	bl	80048c8 <DMA_CheckFifoParam>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d008      	beq.n	8004402 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2240      	movs	r2, #64	; 0x40
 80043f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80043fe:	2301      	movs	r3, #1
 8004400:	e016      	b.n	8004430 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fa26 	bl	800485c <DMA_CalcBaseAndBitshift>
 8004410:	4603      	mov	r3, r0
 8004412:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004418:	223f      	movs	r2, #63	; 0x3f
 800441a:	409a      	lsls	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	f010803f 	.word	0xf010803f

0800443c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800444a:	2300      	movs	r3, #0
 800444c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004452:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800445a:	2b01      	cmp	r3, #1
 800445c:	d101      	bne.n	8004462 <HAL_DMA_Start_IT+0x26>
 800445e:	2302      	movs	r3, #2
 8004460:	e040      	b.n	80044e4 <HAL_DMA_Start_IT+0xa8>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b01      	cmp	r3, #1
 8004474:	d12f      	bne.n	80044d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	68b9      	ldr	r1, [r7, #8]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 f9b8 	bl	8004800 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004494:	223f      	movs	r2, #63	; 0x3f
 8004496:	409a      	lsls	r2, r3
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0216 	orr.w	r2, r2, #22
 80044aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d007      	beq.n	80044c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f042 0208 	orr.w	r2, r2, #8
 80044c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	e005      	b.n	80044e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80044de:	2302      	movs	r3, #2
 80044e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80044e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044f8:	4b92      	ldr	r3, [pc, #584]	; (8004744 <HAL_DMA_IRQHandler+0x258>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a92      	ldr	r2, [pc, #584]	; (8004748 <HAL_DMA_IRQHandler+0x25c>)
 80044fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004502:	0a9b      	lsrs	r3, r3, #10
 8004504:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004516:	2208      	movs	r2, #8
 8004518:	409a      	lsls	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	4013      	ands	r3, r2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01a      	beq.n	8004558 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d013      	beq.n	8004558 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0204 	bic.w	r2, r2, #4
 800453e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004544:	2208      	movs	r2, #8
 8004546:	409a      	lsls	r2, r3
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004550:	f043 0201 	orr.w	r2, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800455c:	2201      	movs	r2, #1
 800455e:	409a      	lsls	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4013      	ands	r3, r2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d012      	beq.n	800458e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00b      	beq.n	800458e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457a:	2201      	movs	r2, #1
 800457c:	409a      	lsls	r2, r3
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004586:	f043 0202 	orr.w	r2, r3, #2
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004592:	2204      	movs	r2, #4
 8004594:	409a      	lsls	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	4013      	ands	r3, r2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d012      	beq.n	80045c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d00b      	beq.n	80045c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b0:	2204      	movs	r2, #4
 80045b2:	409a      	lsls	r2, r3
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045bc:	f043 0204 	orr.w	r2, r3, #4
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c8:	2210      	movs	r2, #16
 80045ca:	409a      	lsls	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4013      	ands	r3, r2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d043      	beq.n	800465c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d03c      	beq.n	800465c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e6:	2210      	movs	r2, #16
 80045e8:	409a      	lsls	r2, r3
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d018      	beq.n	800462e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d108      	bne.n	800461c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d024      	beq.n	800465c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	4798      	blx	r3
 800461a:	e01f      	b.n	800465c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004620:	2b00      	cmp	r3, #0
 8004622:	d01b      	beq.n	800465c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4798      	blx	r3
 800462c:	e016      	b.n	800465c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d107      	bne.n	800464c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0208 	bic.w	r2, r2, #8
 800464a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004660:	2220      	movs	r2, #32
 8004662:	409a      	lsls	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4013      	ands	r3, r2
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 808e 	beq.w	800478a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0310 	and.w	r3, r3, #16
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 8086 	beq.w	800478a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004682:	2220      	movs	r2, #32
 8004684:	409a      	lsls	r2, r3
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b05      	cmp	r3, #5
 8004694:	d136      	bne.n	8004704 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0216 	bic.w	r2, r2, #22
 80046a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695a      	ldr	r2, [r3, #20]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d103      	bne.n	80046c6 <HAL_DMA_IRQHandler+0x1da>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0208 	bic.w	r2, r2, #8
 80046d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	223f      	movs	r2, #63	; 0x3f
 80046dc:	409a      	lsls	r2, r3
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2201      	movs	r2, #1
 80046ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d07d      	beq.n	80047f6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
        }
        return;
 8004702:	e078      	b.n	80047f6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d01c      	beq.n	800474c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d108      	bne.n	8004732 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004724:	2b00      	cmp	r3, #0
 8004726:	d030      	beq.n	800478a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	4798      	blx	r3
 8004730:	e02b      	b.n	800478a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004736:	2b00      	cmp	r3, #0
 8004738:	d027      	beq.n	800478a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	4798      	blx	r3
 8004742:	e022      	b.n	800478a <HAL_DMA_IRQHandler+0x29e>
 8004744:	20000000 	.word	0x20000000
 8004748:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10f      	bne.n	800477a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0210 	bic.w	r2, r2, #16
 8004768:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478e:	2b00      	cmp	r3, #0
 8004790:	d032      	beq.n	80047f8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d022      	beq.n	80047e4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2205      	movs	r2, #5
 80047a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 0201 	bic.w	r2, r2, #1
 80047b4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	3301      	adds	r3, #1
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d307      	bcc.n	80047d2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1f2      	bne.n	80047b6 <HAL_DMA_IRQHandler+0x2ca>
 80047d0:	e000      	b.n	80047d4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80047d2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	4798      	blx	r3
 80047f4:	e000      	b.n	80047f8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80047f6:	bf00      	nop
    }
  }
}
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop

08004800 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800481c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	2b40      	cmp	r3, #64	; 0x40
 800482c:	d108      	bne.n	8004840 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800483e:	e007      	b.n	8004850 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	60da      	str	r2, [r3, #12]
}
 8004850:	bf00      	nop
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	b2db      	uxtb	r3, r3
 800486a:	3b10      	subs	r3, #16
 800486c:	4a14      	ldr	r2, [pc, #80]	; (80048c0 <DMA_CalcBaseAndBitshift+0x64>)
 800486e:	fba2 2303 	umull	r2, r3, r2, r3
 8004872:	091b      	lsrs	r3, r3, #4
 8004874:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004876:	4a13      	ldr	r2, [pc, #76]	; (80048c4 <DMA_CalcBaseAndBitshift+0x68>)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4413      	add	r3, r2
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2b03      	cmp	r3, #3
 8004888:	d909      	bls.n	800489e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004892:	f023 0303 	bic.w	r3, r3, #3
 8004896:	1d1a      	adds	r2, r3, #4
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	659a      	str	r2, [r3, #88]	; 0x58
 800489c:	e007      	b.n	80048ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80048a6:	f023 0303 	bic.w	r3, r3, #3
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3714      	adds	r7, #20
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	aaaaaaab 	.word	0xaaaaaaab
 80048c4:	080095c8 	.word	0x080095c8

080048c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d11f      	bne.n	8004922 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d855      	bhi.n	8004994 <DMA_CheckFifoParam+0xcc>
 80048e8:	a201      	add	r2, pc, #4	; (adr r2, 80048f0 <DMA_CheckFifoParam+0x28>)
 80048ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ee:	bf00      	nop
 80048f0:	08004901 	.word	0x08004901
 80048f4:	08004913 	.word	0x08004913
 80048f8:	08004901 	.word	0x08004901
 80048fc:	08004995 	.word	0x08004995
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d045      	beq.n	8004998 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004910:	e042      	b.n	8004998 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004916:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800491a:	d13f      	bne.n	800499c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004920:	e03c      	b.n	800499c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800492a:	d121      	bne.n	8004970 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b03      	cmp	r3, #3
 8004930:	d836      	bhi.n	80049a0 <DMA_CheckFifoParam+0xd8>
 8004932:	a201      	add	r2, pc, #4	; (adr r2, 8004938 <DMA_CheckFifoParam+0x70>)
 8004934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004938:	08004949 	.word	0x08004949
 800493c:	0800494f 	.word	0x0800494f
 8004940:	08004949 	.word	0x08004949
 8004944:	08004961 	.word	0x08004961
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	73fb      	strb	r3, [r7, #15]
      break;
 800494c:	e02f      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004952:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d024      	beq.n	80049a4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800495e:	e021      	b.n	80049a4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004964:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004968:	d11e      	bne.n	80049a8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800496e:	e01b      	b.n	80049a8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d902      	bls.n	800497c <DMA_CheckFifoParam+0xb4>
 8004976:	2b03      	cmp	r3, #3
 8004978:	d003      	beq.n	8004982 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800497a:	e018      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
      break;
 8004980:	e015      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004986:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00e      	beq.n	80049ac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	73fb      	strb	r3, [r7, #15]
      break;
 8004992:	e00b      	b.n	80049ac <DMA_CheckFifoParam+0xe4>
      break;
 8004994:	bf00      	nop
 8004996:	e00a      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;
 8004998:	bf00      	nop
 800499a:	e008      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;
 800499c:	bf00      	nop
 800499e:	e006      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;
 80049a0:	bf00      	nop
 80049a2:	e004      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;
 80049a4:	bf00      	nop
 80049a6:	e002      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;   
 80049a8:	bf00      	nop
 80049aa:	e000      	b.n	80049ae <DMA_CheckFifoParam+0xe6>
      break;
 80049ac:	bf00      	nop
    }
  } 
  
  return status; 
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049bc:	b480      	push	{r7}
 80049be:	b089      	sub	sp, #36	; 0x24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049c6:	2300      	movs	r3, #0
 80049c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049d2:	2300      	movs	r3, #0
 80049d4:	61fb      	str	r3, [r7, #28]
 80049d6:	e165      	b.n	8004ca4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049d8:	2201      	movs	r2, #1
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	697a      	ldr	r2, [r7, #20]
 80049e8:	4013      	ands	r3, r2
 80049ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	f040 8154 	bne.w	8004c9e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d00b      	beq.n	8004a16 <HAL_GPIO_Init+0x5a>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d007      	beq.n	8004a16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a0a:	2b11      	cmp	r3, #17
 8004a0c:	d003      	beq.n	8004a16 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b12      	cmp	r3, #18
 8004a14:	d130      	bne.n	8004a78 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	2203      	movs	r2, #3
 8004a22:	fa02 f303 	lsl.w	r3, r2, r3
 8004a26:	43db      	mvns	r3, r3
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	fa02 f303 	lsl.w	r3, r2, r3
 8004a54:	43db      	mvns	r3, r3
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	4013      	ands	r3, r2
 8004a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	091b      	lsrs	r3, r3, #4
 8004a62:	f003 0201 	and.w	r2, r3, #1
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	2203      	movs	r2, #3
 8004a84:	fa02 f303 	lsl.w	r3, r2, r3
 8004a88:	43db      	mvns	r3, r3
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	689a      	ldr	r2, [r3, #8]
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9c:	69ba      	ldr	r2, [r7, #24]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d003      	beq.n	8004ab8 <HAL_GPIO_Init+0xfc>
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2b12      	cmp	r3, #18
 8004ab6:	d123      	bne.n	8004b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	08da      	lsrs	r2, r3, #3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	3208      	adds	r2, #8
 8004ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f003 0307 	and.w	r3, r3, #7
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	220f      	movs	r2, #15
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	691a      	ldr	r2, [r3, #16]
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	08da      	lsrs	r2, r3, #3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3208      	adds	r2, #8
 8004afa:	69b9      	ldr	r1, [r7, #24]
 8004afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b10:	43db      	mvns	r3, r3
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	4013      	ands	r3, r2
 8004b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f003 0203 	and.w	r2, r3, #3
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	69ba      	ldr	r2, [r7, #24]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 80ae 	beq.w	8004c9e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	4b5c      	ldr	r3, [pc, #368]	; (8004cb8 <HAL_GPIO_Init+0x2fc>)
 8004b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4a:	4a5b      	ldr	r2, [pc, #364]	; (8004cb8 <HAL_GPIO_Init+0x2fc>)
 8004b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b50:	6453      	str	r3, [r2, #68]	; 0x44
 8004b52:	4b59      	ldr	r3, [pc, #356]	; (8004cb8 <HAL_GPIO_Init+0x2fc>)
 8004b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b5e:	4a57      	ldr	r2, [pc, #348]	; (8004cbc <HAL_GPIO_Init+0x300>)
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	089b      	lsrs	r3, r3, #2
 8004b64:	3302      	adds	r3, #2
 8004b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	220f      	movs	r2, #15
 8004b76:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7a:	43db      	mvns	r3, r3
 8004b7c:	69ba      	ldr	r2, [r7, #24]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a4e      	ldr	r2, [pc, #312]	; (8004cc0 <HAL_GPIO_Init+0x304>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d025      	beq.n	8004bd6 <HAL_GPIO_Init+0x21a>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a4d      	ldr	r2, [pc, #308]	; (8004cc4 <HAL_GPIO_Init+0x308>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d01f      	beq.n	8004bd2 <HAL_GPIO_Init+0x216>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a4c      	ldr	r2, [pc, #304]	; (8004cc8 <HAL_GPIO_Init+0x30c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d019      	beq.n	8004bce <HAL_GPIO_Init+0x212>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a4b      	ldr	r2, [pc, #300]	; (8004ccc <HAL_GPIO_Init+0x310>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d013      	beq.n	8004bca <HAL_GPIO_Init+0x20e>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a4a      	ldr	r2, [pc, #296]	; (8004cd0 <HAL_GPIO_Init+0x314>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d00d      	beq.n	8004bc6 <HAL_GPIO_Init+0x20a>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a49      	ldr	r2, [pc, #292]	; (8004cd4 <HAL_GPIO_Init+0x318>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d007      	beq.n	8004bc2 <HAL_GPIO_Init+0x206>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a48      	ldr	r2, [pc, #288]	; (8004cd8 <HAL_GPIO_Init+0x31c>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d101      	bne.n	8004bbe <HAL_GPIO_Init+0x202>
 8004bba:	2306      	movs	r3, #6
 8004bbc:	e00c      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bbe:	2307      	movs	r3, #7
 8004bc0:	e00a      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bc2:	2305      	movs	r3, #5
 8004bc4:	e008      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bc6:	2304      	movs	r3, #4
 8004bc8:	e006      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e004      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bce:	2302      	movs	r3, #2
 8004bd0:	e002      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <HAL_GPIO_Init+0x21c>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	69fa      	ldr	r2, [r7, #28]
 8004bda:	f002 0203 	and.w	r2, r2, #3
 8004bde:	0092      	lsls	r2, r2, #2
 8004be0:	4093      	lsls	r3, r2
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004be8:	4934      	ldr	r1, [pc, #208]	; (8004cbc <HAL_GPIO_Init+0x300>)
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	089b      	lsrs	r3, r3, #2
 8004bee:	3302      	adds	r3, #2
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bf6:	4b39      	ldr	r3, [pc, #228]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	43db      	mvns	r3, r3
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	4013      	ands	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d003      	beq.n	8004c1a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c1a:	4a30      	ldr	r2, [pc, #192]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004c20:	4b2e      	ldr	r3, [pc, #184]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	43db      	mvns	r3, r3
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c44:	4a25      	ldr	r2, [pc, #148]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c4a:	4b24      	ldr	r3, [pc, #144]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	43db      	mvns	r3, r3
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4013      	ands	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c6e:	4a1b      	ldr	r2, [pc, #108]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c74:	4b19      	ldr	r3, [pc, #100]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4013      	ands	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d003      	beq.n	8004c98 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c98:	4a10      	ldr	r2, [pc, #64]	; (8004cdc <HAL_GPIO_Init+0x320>)
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	61fb      	str	r3, [r7, #28]
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	2b0f      	cmp	r3, #15
 8004ca8:	f67f ae96 	bls.w	80049d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004cac:	bf00      	nop
 8004cae:	3724      	adds	r7, #36	; 0x24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	40023800 	.word	0x40023800
 8004cbc:	40013800 	.word	0x40013800
 8004cc0:	40020000 	.word	0x40020000
 8004cc4:	40020400 	.word	0x40020400
 8004cc8:	40020800 	.word	0x40020800
 8004ccc:	40020c00 	.word	0x40020c00
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	40021400 	.word	0x40021400
 8004cd8:	40021800 	.word	0x40021800
 8004cdc:	40013c00 	.word	0x40013c00

08004ce0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	807b      	strh	r3, [r7, #2]
 8004cec:	4613      	mov	r3, r2
 8004cee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cf0:	787b      	ldrb	r3, [r7, #1]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d003      	beq.n	8004cfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cf6:	887a      	ldrh	r2, [r7, #2]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cfc:	e003      	b.n	8004d06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cfe:	887b      	ldrh	r3, [r7, #2]
 8004d00:	041a      	lsls	r2, r3, #16
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	619a      	str	r2, [r3, #24]
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	887b      	ldrh	r3, [r7, #2]
 8004d24:	401a      	ands	r2, r3
 8004d26:	887b      	ldrh	r3, [r7, #2]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d104      	bne.n	8004d36 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004d2c:	887b      	ldrh	r3, [r7, #2]
 8004d2e:	041a      	lsls	r2, r3, #16
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004d34:	e002      	b.n	8004d3c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004d36:	887a      	ldrh	r2, [r7, #2]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	619a      	str	r2, [r3, #24]
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e02b      	b.n	8004db2 <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004d62:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f245 5255 	movw	r2, #21845	; 0x5555
 8004d6c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6852      	ldr	r2, [r2, #4]
 8004d76:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6892      	ldr	r2, [r2, #8]
 8004d80:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004d82:	f7fe f983 	bl	800308c <HAL_GetTick>
 8004d86:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8004d88:	e008      	b.n	8004d9c <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004d8a:	f7fe f97f 	bl	800308c <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d901      	bls.n	8004d9c <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e00a      	b.n	8004db2 <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1f1      	bne.n	8004d8a <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004dae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004dca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
	...

08004ddc <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <HAL_PWR_PVD_IRQHandler+0x20>)
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8004dec:	f000 f808 	bl	8004e00 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8004df0:	4b02      	ldr	r3, [pc, #8]	; (8004dfc <HAL_PWR_PVD_IRQHandler+0x20>)
 8004df2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004df6:	615a      	str	r2, [r3, #20]
  }
}
 8004df8:	bf00      	nop
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	40013c00 	.word	0x40013c00

08004e00 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8004e00:	b480      	push	{r7}
 8004e02:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8004e04:	bf00      	nop
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d101      	bne.n	8004e24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e0cc      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e24:	4b68      	ldr	r3, [pc, #416]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 030f 	and.w	r3, r3, #15
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d90c      	bls.n	8004e4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e32:	4b65      	ldr	r3, [pc, #404]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	b2d2      	uxtb	r2, r2
 8004e38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e3a:	4b63      	ldr	r3, [pc, #396]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d001      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0b8      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d020      	beq.n	8004e9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d005      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e64:	4b59      	ldr	r3, [pc, #356]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	4a58      	ldr	r2, [pc, #352]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d005      	beq.n	8004e88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e7c:	4b53      	ldr	r3, [pc, #332]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	4a52      	ldr	r2, [pc, #328]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e88:	4b50      	ldr	r3, [pc, #320]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	494d      	ldr	r1, [pc, #308]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d044      	beq.n	8004f30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d107      	bne.n	8004ebe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eae:	4b47      	ldr	r3, [pc, #284]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d119      	bne.n	8004eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e07f      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d003      	beq.n	8004ece <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d107      	bne.n	8004ede <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ece:	4b3f      	ldr	r3, [pc, #252]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d109      	bne.n	8004eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e06f      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ede:	4b3b      	ldr	r3, [pc, #236]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d101      	bne.n	8004eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e067      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004eee:	4b37      	ldr	r3, [pc, #220]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f023 0203 	bic.w	r2, r3, #3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	4934      	ldr	r1, [pc, #208]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f00:	f7fe f8c4 	bl	800308c <HAL_GetTick>
 8004f04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f06:	e00a      	b.n	8004f1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f08:	f7fe f8c0 	bl	800308c <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e04f      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f1e:	4b2b      	ldr	r3, [pc, #172]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f003 020c 	and.w	r2, r3, #12
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d1eb      	bne.n	8004f08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f30:	4b25      	ldr	r3, [pc, #148]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 030f 	and.w	r3, r3, #15
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d20c      	bcs.n	8004f58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f3e:	4b22      	ldr	r3, [pc, #136]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	b2d2      	uxtb	r2, r2
 8004f44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f46:	4b20      	ldr	r3, [pc, #128]	; (8004fc8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d001      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e032      	b.n	8004fbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d008      	beq.n	8004f76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f64:	4b19      	ldr	r3, [pc, #100]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	4916      	ldr	r1, [pc, #88]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f82:	4b12      	ldr	r3, [pc, #72]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	490e      	ldr	r1, [pc, #56]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f96:	f000 f855 	bl	8005044 <HAL_RCC_GetSysClockFreq>
 8004f9a:	4601      	mov	r1, r0
 8004f9c:	4b0b      	ldr	r3, [pc, #44]	; (8004fcc <HAL_RCC_ClockConfig+0x1bc>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	091b      	lsrs	r3, r3, #4
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	4a0a      	ldr	r2, [pc, #40]	; (8004fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa8:	5cd3      	ldrb	r3, [r2, r3]
 8004faa:	fa21 f303 	lsr.w	r3, r1, r3
 8004fae:	4a09      	ldr	r2, [pc, #36]	; (8004fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fb2:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7fe f824 	bl	8003004 <HAL_InitTick>

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	40023c00 	.word	0x40023c00
 8004fcc:	40023800 	.word	0x40023800
 8004fd0:	080095b0 	.word	0x080095b0
 8004fd4:	20000000 	.word	0x20000000
 8004fd8:	20000004 	.word	0x20000004

08004fdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fe0:	4b03      	ldr	r3, [pc, #12]	; (8004ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	20000000 	.word	0x20000000

08004ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ff8:	f7ff fff0 	bl	8004fdc <HAL_RCC_GetHCLKFreq>
 8004ffc:	4601      	mov	r1, r0
 8004ffe:	4b05      	ldr	r3, [pc, #20]	; (8005014 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	0a9b      	lsrs	r3, r3, #10
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	4a03      	ldr	r2, [pc, #12]	; (8005018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800500a:	5cd3      	ldrb	r3, [r2, r3]
 800500c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005010:	4618      	mov	r0, r3
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40023800 	.word	0x40023800
 8005018:	080095c0 	.word	0x080095c0

0800501c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005020:	f7ff ffdc 	bl	8004fdc <HAL_RCC_GetHCLKFreq>
 8005024:	4601      	mov	r1, r0
 8005026:	4b05      	ldr	r3, [pc, #20]	; (800503c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	0b5b      	lsrs	r3, r3, #13
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	4a03      	ldr	r2, [pc, #12]	; (8005040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005032:	5cd3      	ldrb	r3, [r2, r3]
 8005034:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005038:	4618      	mov	r0, r3
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40023800 	.word	0x40023800
 8005040:	080095c0 	.word	0x080095c0

08005044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8005052:	2300      	movs	r3, #0
 8005054:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800505e:	4bc6      	ldr	r3, [pc, #792]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	2b0c      	cmp	r3, #12
 8005068:	f200 817e 	bhi.w	8005368 <HAL_RCC_GetSysClockFreq+0x324>
 800506c:	a201      	add	r2, pc, #4	; (adr r2, 8005074 <HAL_RCC_GetSysClockFreq+0x30>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	080050a9 	.word	0x080050a9
 8005078:	08005369 	.word	0x08005369
 800507c:	08005369 	.word	0x08005369
 8005080:	08005369 	.word	0x08005369
 8005084:	080050af 	.word	0x080050af
 8005088:	08005369 	.word	0x08005369
 800508c:	08005369 	.word	0x08005369
 8005090:	08005369 	.word	0x08005369
 8005094:	080050b5 	.word	0x080050b5
 8005098:	08005369 	.word	0x08005369
 800509c:	08005369 	.word	0x08005369
 80050a0:	08005369 	.word	0x08005369
 80050a4:	08005211 	.word	0x08005211
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050a8:	4bb4      	ldr	r3, [pc, #720]	; (800537c <HAL_RCC_GetSysClockFreq+0x338>)
 80050aa:	613b      	str	r3, [r7, #16]
       break;
 80050ac:	e15f      	b.n	800536e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ae:	4bb4      	ldr	r3, [pc, #720]	; (8005380 <HAL_RCC_GetSysClockFreq+0x33c>)
 80050b0:	613b      	str	r3, [r7, #16]
      break;
 80050b2:	e15c      	b.n	800536e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050b4:	4bb0      	ldr	r3, [pc, #704]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050bc:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050be:	4bae      	ldr	r3, [pc, #696]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d04a      	beq.n	8005160 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ca:	4bab      	ldr	r3, [pc, #684]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	099b      	lsrs	r3, r3, #6
 80050d0:	f04f 0400 	mov.w	r4, #0
 80050d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80050d8:	f04f 0200 	mov.w	r2, #0
 80050dc:	ea03 0501 	and.w	r5, r3, r1
 80050e0:	ea04 0602 	and.w	r6, r4, r2
 80050e4:	4629      	mov	r1, r5
 80050e6:	4632      	mov	r2, r6
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	f04f 0400 	mov.w	r4, #0
 80050f0:	0154      	lsls	r4, r2, #5
 80050f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80050f6:	014b      	lsls	r3, r1, #5
 80050f8:	4619      	mov	r1, r3
 80050fa:	4622      	mov	r2, r4
 80050fc:	1b49      	subs	r1, r1, r5
 80050fe:	eb62 0206 	sbc.w	r2, r2, r6
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	f04f 0400 	mov.w	r4, #0
 800510a:	0194      	lsls	r4, r2, #6
 800510c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005110:	018b      	lsls	r3, r1, #6
 8005112:	1a5b      	subs	r3, r3, r1
 8005114:	eb64 0402 	sbc.w	r4, r4, r2
 8005118:	f04f 0100 	mov.w	r1, #0
 800511c:	f04f 0200 	mov.w	r2, #0
 8005120:	00e2      	lsls	r2, r4, #3
 8005122:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005126:	00d9      	lsls	r1, r3, #3
 8005128:	460b      	mov	r3, r1
 800512a:	4614      	mov	r4, r2
 800512c:	195b      	adds	r3, r3, r5
 800512e:	eb44 0406 	adc.w	r4, r4, r6
 8005132:	f04f 0100 	mov.w	r1, #0
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	0262      	lsls	r2, r4, #9
 800513c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005140:	0259      	lsls	r1, r3, #9
 8005142:	460b      	mov	r3, r1
 8005144:	4614      	mov	r4, r2
 8005146:	4618      	mov	r0, r3
 8005148:	4621      	mov	r1, r4
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f04f 0400 	mov.w	r4, #0
 8005150:	461a      	mov	r2, r3
 8005152:	4623      	mov	r3, r4
 8005154:	f7fb fd44 	bl	8000be0 <__aeabi_uldivmod>
 8005158:	4603      	mov	r3, r0
 800515a:	460c      	mov	r4, r1
 800515c:	617b      	str	r3, [r7, #20]
 800515e:	e049      	b.n	80051f4 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005160:	4b85      	ldr	r3, [pc, #532]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	099b      	lsrs	r3, r3, #6
 8005166:	f04f 0400 	mov.w	r4, #0
 800516a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	ea03 0501 	and.w	r5, r3, r1
 8005176:	ea04 0602 	and.w	r6, r4, r2
 800517a:	4629      	mov	r1, r5
 800517c:	4632      	mov	r2, r6
 800517e:	f04f 0300 	mov.w	r3, #0
 8005182:	f04f 0400 	mov.w	r4, #0
 8005186:	0154      	lsls	r4, r2, #5
 8005188:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800518c:	014b      	lsls	r3, r1, #5
 800518e:	4619      	mov	r1, r3
 8005190:	4622      	mov	r2, r4
 8005192:	1b49      	subs	r1, r1, r5
 8005194:	eb62 0206 	sbc.w	r2, r2, r6
 8005198:	f04f 0300 	mov.w	r3, #0
 800519c:	f04f 0400 	mov.w	r4, #0
 80051a0:	0194      	lsls	r4, r2, #6
 80051a2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80051a6:	018b      	lsls	r3, r1, #6
 80051a8:	1a5b      	subs	r3, r3, r1
 80051aa:	eb64 0402 	sbc.w	r4, r4, r2
 80051ae:	f04f 0100 	mov.w	r1, #0
 80051b2:	f04f 0200 	mov.w	r2, #0
 80051b6:	00e2      	lsls	r2, r4, #3
 80051b8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80051bc:	00d9      	lsls	r1, r3, #3
 80051be:	460b      	mov	r3, r1
 80051c0:	4614      	mov	r4, r2
 80051c2:	195b      	adds	r3, r3, r5
 80051c4:	eb44 0406 	adc.w	r4, r4, r6
 80051c8:	f04f 0100 	mov.w	r1, #0
 80051cc:	f04f 0200 	mov.w	r2, #0
 80051d0:	02a2      	lsls	r2, r4, #10
 80051d2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80051d6:	0299      	lsls	r1, r3, #10
 80051d8:	460b      	mov	r3, r1
 80051da:	4614      	mov	r4, r2
 80051dc:	4618      	mov	r0, r3
 80051de:	4621      	mov	r1, r4
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f04f 0400 	mov.w	r4, #0
 80051e6:	461a      	mov	r2, r3
 80051e8:	4623      	mov	r3, r4
 80051ea:	f7fb fcf9 	bl	8000be0 <__aeabi_uldivmod>
 80051ee:	4603      	mov	r3, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051f4:	4b60      	ldr	r3, [pc, #384]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	0c1b      	lsrs	r3, r3, #16
 80051fa:	f003 0303 	and.w	r3, r3, #3
 80051fe:	3301      	adds	r3, #1
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	fbb2 f3f3 	udiv	r3, r2, r3
 800520c:	613b      	str	r3, [r7, #16]
      break;
 800520e:	e0ae      	b.n	800536e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005210:	4b59      	ldr	r3, [pc, #356]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005218:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800521a:	4b57      	ldr	r3, [pc, #348]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d04a      	beq.n	80052bc <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005226:	4b54      	ldr	r3, [pc, #336]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	099b      	lsrs	r3, r3, #6
 800522c:	f04f 0400 	mov.w	r4, #0
 8005230:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	ea03 0501 	and.w	r5, r3, r1
 800523c:	ea04 0602 	and.w	r6, r4, r2
 8005240:	4629      	mov	r1, r5
 8005242:	4632      	mov	r2, r6
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	f04f 0400 	mov.w	r4, #0
 800524c:	0154      	lsls	r4, r2, #5
 800524e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005252:	014b      	lsls	r3, r1, #5
 8005254:	4619      	mov	r1, r3
 8005256:	4622      	mov	r2, r4
 8005258:	1b49      	subs	r1, r1, r5
 800525a:	eb62 0206 	sbc.w	r2, r2, r6
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	f04f 0400 	mov.w	r4, #0
 8005266:	0194      	lsls	r4, r2, #6
 8005268:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800526c:	018b      	lsls	r3, r1, #6
 800526e:	1a5b      	subs	r3, r3, r1
 8005270:	eb64 0402 	sbc.w	r4, r4, r2
 8005274:	f04f 0100 	mov.w	r1, #0
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	00e2      	lsls	r2, r4, #3
 800527e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005282:	00d9      	lsls	r1, r3, #3
 8005284:	460b      	mov	r3, r1
 8005286:	4614      	mov	r4, r2
 8005288:	195b      	adds	r3, r3, r5
 800528a:	eb44 0406 	adc.w	r4, r4, r6
 800528e:	f04f 0100 	mov.w	r1, #0
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	0262      	lsls	r2, r4, #9
 8005298:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800529c:	0259      	lsls	r1, r3, #9
 800529e:	460b      	mov	r3, r1
 80052a0:	4614      	mov	r4, r2
 80052a2:	4618      	mov	r0, r3
 80052a4:	4621      	mov	r1, r4
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f04f 0400 	mov.w	r4, #0
 80052ac:	461a      	mov	r2, r3
 80052ae:	4623      	mov	r3, r4
 80052b0:	f7fb fc96 	bl	8000be0 <__aeabi_uldivmod>
 80052b4:	4603      	mov	r3, r0
 80052b6:	460c      	mov	r4, r1
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	e049      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052bc:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	099b      	lsrs	r3, r3, #6
 80052c2:	f04f 0400 	mov.w	r4, #0
 80052c6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80052ca:	f04f 0200 	mov.w	r2, #0
 80052ce:	ea03 0501 	and.w	r5, r3, r1
 80052d2:	ea04 0602 	and.w	r6, r4, r2
 80052d6:	4629      	mov	r1, r5
 80052d8:	4632      	mov	r2, r6
 80052da:	f04f 0300 	mov.w	r3, #0
 80052de:	f04f 0400 	mov.w	r4, #0
 80052e2:	0154      	lsls	r4, r2, #5
 80052e4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80052e8:	014b      	lsls	r3, r1, #5
 80052ea:	4619      	mov	r1, r3
 80052ec:	4622      	mov	r2, r4
 80052ee:	1b49      	subs	r1, r1, r5
 80052f0:	eb62 0206 	sbc.w	r2, r2, r6
 80052f4:	f04f 0300 	mov.w	r3, #0
 80052f8:	f04f 0400 	mov.w	r4, #0
 80052fc:	0194      	lsls	r4, r2, #6
 80052fe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005302:	018b      	lsls	r3, r1, #6
 8005304:	1a5b      	subs	r3, r3, r1
 8005306:	eb64 0402 	sbc.w	r4, r4, r2
 800530a:	f04f 0100 	mov.w	r1, #0
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	00e2      	lsls	r2, r4, #3
 8005314:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005318:	00d9      	lsls	r1, r3, #3
 800531a:	460b      	mov	r3, r1
 800531c:	4614      	mov	r4, r2
 800531e:	195b      	adds	r3, r3, r5
 8005320:	eb44 0406 	adc.w	r4, r4, r6
 8005324:	f04f 0100 	mov.w	r1, #0
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	02a2      	lsls	r2, r4, #10
 800532e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005332:	0299      	lsls	r1, r3, #10
 8005334:	460b      	mov	r3, r1
 8005336:	4614      	mov	r4, r2
 8005338:	4618      	mov	r0, r3
 800533a:	4621      	mov	r1, r4
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f04f 0400 	mov.w	r4, #0
 8005342:	461a      	mov	r2, r3
 8005344:	4623      	mov	r3, r4
 8005346:	f7fb fc4b 	bl	8000be0 <__aeabi_uldivmod>
 800534a:	4603      	mov	r3, r0
 800534c:	460c      	mov	r4, r1
 800534e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005350:	4b09      	ldr	r3, [pc, #36]	; (8005378 <HAL_RCC_GetSysClockFreq+0x334>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	0f1b      	lsrs	r3, r3, #28
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	fbb2 f3f3 	udiv	r3, r2, r3
 8005364:	613b      	str	r3, [r7, #16]
      break;
 8005366:	e002      	b.n	800536e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005368:	4b04      	ldr	r3, [pc, #16]	; (800537c <HAL_RCC_GetSysClockFreq+0x338>)
 800536a:	613b      	str	r3, [r7, #16]
      break;
 800536c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800536e:	693b      	ldr	r3, [r7, #16]
}
 8005370:	4618      	mov	r0, r3
 8005372:	371c      	adds	r7, #28
 8005374:	46bd      	mov	sp, r7
 8005376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005378:	40023800 	.word	0x40023800
 800537c:	00f42400 	.word	0x00f42400
 8005380:	007a1200 	.word	0x007a1200

08005384 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0301 	and.w	r3, r3, #1
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 8083 	beq.w	80054a4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800539e:	4b95      	ldr	r3, [pc, #596]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f003 030c 	and.w	r3, r3, #12
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	d019      	beq.n	80053de <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053aa:	4b92      	ldr	r3, [pc, #584]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80053b2:	2b08      	cmp	r3, #8
 80053b4:	d106      	bne.n	80053c4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053b6:	4b8f      	ldr	r3, [pc, #572]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053c2:	d00c      	beq.n	80053de <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053c4:	4b8b      	ldr	r3, [pc, #556]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80053cc:	2b0c      	cmp	r3, #12
 80053ce:	d112      	bne.n	80053f6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053d0:	4b88      	ldr	r3, [pc, #544]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053dc:	d10b      	bne.n	80053f6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053de:	4b85      	ldr	r3, [pc, #532]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d05b      	beq.n	80054a2 <HAL_RCC_OscConfig+0x11e>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d157      	bne.n	80054a2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e216      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fe:	d106      	bne.n	800540e <HAL_RCC_OscConfig+0x8a>
 8005400:	4b7c      	ldr	r3, [pc, #496]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a7b      	ldr	r2, [pc, #492]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	e01d      	b.n	800544a <HAL_RCC_OscConfig+0xc6>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005416:	d10c      	bne.n	8005432 <HAL_RCC_OscConfig+0xae>
 8005418:	4b76      	ldr	r3, [pc, #472]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a75      	ldr	r2, [pc, #468]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 800541e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005422:	6013      	str	r3, [r2, #0]
 8005424:	4b73      	ldr	r3, [pc, #460]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a72      	ldr	r2, [pc, #456]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 800542a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	e00b      	b.n	800544a <HAL_RCC_OscConfig+0xc6>
 8005432:	4b70      	ldr	r3, [pc, #448]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a6f      	ldr	r2, [pc, #444]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	4b6d      	ldr	r3, [pc, #436]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a6c      	ldr	r2, [pc, #432]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005444:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005448:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d013      	beq.n	800547a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005452:	f7fd fe1b 	bl	800308c <HAL_GetTick>
 8005456:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005458:	e008      	b.n	800546c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800545a:	f7fd fe17 	bl	800308c <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b64      	cmp	r3, #100	; 0x64
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e1db      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546c:	4b61      	ldr	r3, [pc, #388]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d0f0      	beq.n	800545a <HAL_RCC_OscConfig+0xd6>
 8005478:	e014      	b.n	80054a4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800547a:	f7fd fe07 	bl	800308c <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005482:	f7fd fe03 	bl	800308c <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b64      	cmp	r3, #100	; 0x64
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e1c7      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005494:	4b57      	ldr	r3, [pc, #348]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1f0      	bne.n	8005482 <HAL_RCC_OscConfig+0xfe>
 80054a0:	e000      	b.n	80054a4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054a2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d06f      	beq.n	8005590 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80054b0:	4b50      	ldr	r3, [pc, #320]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 030c 	and.w	r3, r3, #12
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d017      	beq.n	80054ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054bc:	4b4d      	ldr	r3, [pc, #308]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80054c4:	2b08      	cmp	r3, #8
 80054c6:	d105      	bne.n	80054d4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054c8:	4b4a      	ldr	r3, [pc, #296]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00b      	beq.n	80054ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054d4:	4b47      	ldr	r3, [pc, #284]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80054dc:	2b0c      	cmp	r3, #12
 80054de:	d11c      	bne.n	800551a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054e0:	4b44      	ldr	r3, [pc, #272]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d116      	bne.n	800551a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054ec:	4b41      	ldr	r3, [pc, #260]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d005      	beq.n	8005504 <HAL_RCC_OscConfig+0x180>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d001      	beq.n	8005504 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e18f      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005504:	4b3b      	ldr	r3, [pc, #236]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	00db      	lsls	r3, r3, #3
 8005512:	4938      	ldr	r1, [pc, #224]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005514:	4313      	orrs	r3, r2
 8005516:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005518:	e03a      	b.n	8005590 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d020      	beq.n	8005564 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005522:	4b35      	ldr	r3, [pc, #212]	; (80055f8 <HAL_RCC_OscConfig+0x274>)
 8005524:	2201      	movs	r2, #1
 8005526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005528:	f7fd fdb0 	bl	800308c <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005530:	f7fd fdac 	bl	800308c <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b02      	cmp	r3, #2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e170      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005542:	4b2c      	ldr	r3, [pc, #176]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0f0      	beq.n	8005530 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800554e:	4b29      	ldr	r3, [pc, #164]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	00db      	lsls	r3, r3, #3
 800555c:	4925      	ldr	r1, [pc, #148]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 800555e:	4313      	orrs	r3, r2
 8005560:	600b      	str	r3, [r1, #0]
 8005562:	e015      	b.n	8005590 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005564:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <HAL_RCC_OscConfig+0x274>)
 8005566:	2200      	movs	r2, #0
 8005568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556a:	f7fd fd8f 	bl	800308c <HAL_GetTick>
 800556e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005570:	e008      	b.n	8005584 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005572:	f7fd fd8b 	bl	800308c <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d901      	bls.n	8005584 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e14f      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005584:	4b1b      	ldr	r3, [pc, #108]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0302 	and.w	r3, r3, #2
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1f0      	bne.n	8005572 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0308 	and.w	r3, r3, #8
 8005598:	2b00      	cmp	r3, #0
 800559a:	d037      	beq.n	800560c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d016      	beq.n	80055d2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055a4:	4b15      	ldr	r3, [pc, #84]	; (80055fc <HAL_RCC_OscConfig+0x278>)
 80055a6:	2201      	movs	r2, #1
 80055a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055aa:	f7fd fd6f 	bl	800308c <HAL_GetTick>
 80055ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055b0:	e008      	b.n	80055c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055b2:	f7fd fd6b 	bl	800308c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d901      	bls.n	80055c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e12f      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055c4:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <HAL_RCC_OscConfig+0x270>)
 80055c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d0f0      	beq.n	80055b2 <HAL_RCC_OscConfig+0x22e>
 80055d0:	e01c      	b.n	800560c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055d2:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <HAL_RCC_OscConfig+0x278>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d8:	f7fd fd58 	bl	800308c <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055de:	e00f      	b.n	8005600 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055e0:	f7fd fd54 	bl	800308c <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d908      	bls.n	8005600 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e118      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
 80055f2:	bf00      	nop
 80055f4:	40023800 	.word	0x40023800
 80055f8:	42470000 	.word	0x42470000
 80055fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005600:	4b8a      	ldr	r3, [pc, #552]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005602:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e9      	bne.n	80055e0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 8097 	beq.w	8005748 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800561a:	2300      	movs	r3, #0
 800561c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800561e:	4b83      	ldr	r3, [pc, #524]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10f      	bne.n	800564a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800562a:	2300      	movs	r3, #0
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	4b7f      	ldr	r3, [pc, #508]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	4a7e      	ldr	r2, [pc, #504]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005638:	6413      	str	r3, [r2, #64]	; 0x40
 800563a:	4b7c      	ldr	r3, [pc, #496]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005646:	2301      	movs	r3, #1
 8005648:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800564a:	4b79      	ldr	r3, [pc, #484]	; (8005830 <HAL_RCC_OscConfig+0x4ac>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005652:	2b00      	cmp	r3, #0
 8005654:	d118      	bne.n	8005688 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005656:	4b76      	ldr	r3, [pc, #472]	; (8005830 <HAL_RCC_OscConfig+0x4ac>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a75      	ldr	r2, [pc, #468]	; (8005830 <HAL_RCC_OscConfig+0x4ac>)
 800565c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005662:	f7fd fd13 	bl	800308c <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800566a:	f7fd fd0f 	bl	800308c <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e0d3      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800567c:	4b6c      	ldr	r3, [pc, #432]	; (8005830 <HAL_RCC_OscConfig+0x4ac>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0f0      	beq.n	800566a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d106      	bne.n	800569e <HAL_RCC_OscConfig+0x31a>
 8005690:	4b66      	ldr	r3, [pc, #408]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005694:	4a65      	ldr	r2, [pc, #404]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6713      	str	r3, [r2, #112]	; 0x70
 800569c:	e01c      	b.n	80056d8 <HAL_RCC_OscConfig+0x354>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	2b05      	cmp	r3, #5
 80056a4:	d10c      	bne.n	80056c0 <HAL_RCC_OscConfig+0x33c>
 80056a6:	4b61      	ldr	r3, [pc, #388]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056aa:	4a60      	ldr	r2, [pc, #384]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056ac:	f043 0304 	orr.w	r3, r3, #4
 80056b0:	6713      	str	r3, [r2, #112]	; 0x70
 80056b2:	4b5e      	ldr	r3, [pc, #376]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b6:	4a5d      	ldr	r2, [pc, #372]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056b8:	f043 0301 	orr.w	r3, r3, #1
 80056bc:	6713      	str	r3, [r2, #112]	; 0x70
 80056be:	e00b      	b.n	80056d8 <HAL_RCC_OscConfig+0x354>
 80056c0:	4b5a      	ldr	r3, [pc, #360]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c4:	4a59      	ldr	r2, [pc, #356]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056c6:	f023 0301 	bic.w	r3, r3, #1
 80056ca:	6713      	str	r3, [r2, #112]	; 0x70
 80056cc:	4b57      	ldr	r3, [pc, #348]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d0:	4a56      	ldr	r2, [pc, #344]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80056d2:	f023 0304 	bic.w	r3, r3, #4
 80056d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d015      	beq.n	800570c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e0:	f7fd fcd4 	bl	800308c <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e6:	e00a      	b.n	80056fe <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e8:	f7fd fcd0 	bl	800308c <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e092      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056fe:	4b4b      	ldr	r3, [pc, #300]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d0ee      	beq.n	80056e8 <HAL_RCC_OscConfig+0x364>
 800570a:	e014      	b.n	8005736 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800570c:	f7fd fcbe 	bl	800308c <HAL_GetTick>
 8005710:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005712:	e00a      	b.n	800572a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005714:	f7fd fcba 	bl	800308c <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005722:	4293      	cmp	r3, r2
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e07c      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800572a:	4b40      	ldr	r3, [pc, #256]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 800572c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1ee      	bne.n	8005714 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005736:	7dfb      	ldrb	r3, [r7, #23]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d105      	bne.n	8005748 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800573c:	4b3b      	ldr	r3, [pc, #236]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 800573e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005740:	4a3a      	ldr	r2, [pc, #232]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005742:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005746:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d068      	beq.n	8005822 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005750:	4b36      	ldr	r3, [pc, #216]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b08      	cmp	r3, #8
 800575a:	d060      	beq.n	800581e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	2b02      	cmp	r3, #2
 8005762:	d145      	bne.n	80057f0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005764:	4b33      	ldr	r3, [pc, #204]	; (8005834 <HAL_RCC_OscConfig+0x4b0>)
 8005766:	2200      	movs	r2, #0
 8005768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800576a:	f7fd fc8f 	bl	800308c <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005772:	f7fd fc8b 	bl	800308c <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e04f      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005784:	4b29      	ldr	r3, [pc, #164]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1f0      	bne.n	8005772 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69da      	ldr	r2, [r3, #28]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579e:	019b      	lsls	r3, r3, #6
 80057a0:	431a      	orrs	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	3b01      	subs	r3, #1
 80057aa:	041b      	lsls	r3, r3, #16
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b2:	061b      	lsls	r3, r3, #24
 80057b4:	431a      	orrs	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	071b      	lsls	r3, r3, #28
 80057bc:	491b      	ldr	r1, [pc, #108]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057c2:	4b1c      	ldr	r3, [pc, #112]	; (8005834 <HAL_RCC_OscConfig+0x4b0>)
 80057c4:	2201      	movs	r2, #1
 80057c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c8:	f7fd fc60 	bl	800308c <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d0:	f7fd fc5c 	bl	800308c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e020      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057e2:	4b12      	ldr	r3, [pc, #72]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0f0      	beq.n	80057d0 <HAL_RCC_OscConfig+0x44c>
 80057ee:	e018      	b.n	8005822 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057f0:	4b10      	ldr	r3, [pc, #64]	; (8005834 <HAL_RCC_OscConfig+0x4b0>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f6:	f7fd fc49 	bl	800308c <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057fe:	f7fd fc45 	bl	800308c <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e009      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005810:	4b06      	ldr	r3, [pc, #24]	; (800582c <HAL_RCC_OscConfig+0x4a8>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1f0      	bne.n	80057fe <HAL_RCC_OscConfig+0x47a>
 800581c:	e001      	b.n	8005822 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e000      	b.n	8005824 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	40023800 	.word	0x40023800
 8005830:	40007000 	.word	0x40007000
 8005834:	42470060 	.word	0x42470060

08005838 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e056      	b.n	80058f8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b00      	cmp	r3, #0
 800585a:	d106      	bne.n	800586a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7fc ffb9 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2202      	movs	r2, #2
 800586e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005880:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	431a      	orrs	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	431a      	orrs	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	431a      	orrs	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69db      	ldr	r3, [r3, #28]
 80058ac:	431a      	orrs	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	ea42 0103 	orr.w	r1, r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	f003 0104 	and.w	r1, r3, #4
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	69da      	ldr	r2, [r3, #28]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3708      	adds	r7, #8
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d101      	bne.n	8005912 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e01d      	b.n	800594e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b00      	cmp	r3, #0
 800591c:	d106      	bne.n	800592c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7fd f926 	bl	8002b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2202      	movs	r2, #2
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	3304      	adds	r3, #4
 800593c:	4619      	mov	r1, r3
 800593e:	4610      	mov	r0, r2
 8005940:	f000 f95e 	bl	8005c00 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b085      	sub	sp, #20
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68da      	ldr	r2, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0201 	orr.w	r2, r2, #1
 800596c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 0307 	and.w	r3, r3, #7
 8005978:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b06      	cmp	r3, #6
 800597e:	d007      	beq.n	8005990 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 0201 	orr.w	r2, r2, #1
 800598e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b082      	sub	sp, #8
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d122      	bne.n	80059fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d11b      	bne.n	80059fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f06f 0202 	mvn.w	r2, #2
 80059ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	f003 0303 	and.w	r3, r3, #3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f8ee 	bl	8005bc2 <HAL_TIM_IC_CaptureCallback>
 80059e6:	e005      	b.n	80059f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f8e0 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f8f1 	bl	8005bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	f003 0304 	and.w	r3, r3, #4
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d122      	bne.n	8005a4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d11b      	bne.n	8005a4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f06f 0204 	mvn.w	r2, #4
 8005a1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d003      	beq.n	8005a3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f8c4 	bl	8005bc2 <HAL_TIM_IC_CaptureCallback>
 8005a3a:	e005      	b.n	8005a48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 f8b6 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f8c7 	bl	8005bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b08      	cmp	r3, #8
 8005a5a:	d122      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d11b      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f06f 0208 	mvn.w	r2, #8
 8005a72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2204      	movs	r2, #4
 8005a78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f89a 	bl	8005bc2 <HAL_TIM_IC_CaptureCallback>
 8005a8e:	e005      	b.n	8005a9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 f88c 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f89d 	bl	8005bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	2b10      	cmp	r3, #16
 8005aae:	d122      	bne.n	8005af6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f003 0310 	and.w	r3, r3, #16
 8005aba:	2b10      	cmp	r3, #16
 8005abc:	d11b      	bne.n	8005af6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f06f 0210 	mvn.w	r2, #16
 8005ac6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2208      	movs	r2, #8
 8005acc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d003      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f870 	bl	8005bc2 <HAL_TIM_IC_CaptureCallback>
 8005ae2:	e005      	b.n	8005af0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f862 	bl	8005bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f873 	bl	8005bd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d10e      	bne.n	8005b22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d107      	bne.n	8005b22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f06f 0201 	mvn.w	r2, #1
 8005b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f7fb fe87 	bl	8001830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b2c:	2b80      	cmp	r3, #128	; 0x80
 8005b2e:	d10e      	bne.n	8005b4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b3a:	2b80      	cmp	r3, #128	; 0x80
 8005b3c:	d107      	bne.n	8005b4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f97f 	bl	8005e4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b58:	2b40      	cmp	r3, #64	; 0x40
 8005b5a:	d10e      	bne.n	8005b7a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b66:	2b40      	cmp	r3, #64	; 0x40
 8005b68:	d107      	bne.n	8005b7a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f838 	bl	8005bea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b20      	cmp	r3, #32
 8005b86:	d10e      	bne.n	8005ba6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d107      	bne.n	8005ba6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f06f 0220 	mvn.w	r2, #32
 8005b9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f949 	bl	8005e38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ba6:	bf00      	nop
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr

08005bc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bca:	bf00      	nop
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	b083      	sub	sp, #12
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bde:	bf00      	nop
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b083      	sub	sp, #12
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
	...

08005c00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b085      	sub	sp, #20
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a40      	ldr	r2, [pc, #256]	; (8005d14 <TIM_Base_SetConfig+0x114>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d013      	beq.n	8005c40 <TIM_Base_SetConfig+0x40>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c1e:	d00f      	beq.n	8005c40 <TIM_Base_SetConfig+0x40>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a3d      	ldr	r2, [pc, #244]	; (8005d18 <TIM_Base_SetConfig+0x118>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00b      	beq.n	8005c40 <TIM_Base_SetConfig+0x40>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a3c      	ldr	r2, [pc, #240]	; (8005d1c <TIM_Base_SetConfig+0x11c>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d007      	beq.n	8005c40 <TIM_Base_SetConfig+0x40>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a3b      	ldr	r2, [pc, #236]	; (8005d20 <TIM_Base_SetConfig+0x120>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d003      	beq.n	8005c40 <TIM_Base_SetConfig+0x40>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a3a      	ldr	r2, [pc, #232]	; (8005d24 <TIM_Base_SetConfig+0x124>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d108      	bne.n	8005c52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a2f      	ldr	r2, [pc, #188]	; (8005d14 <TIM_Base_SetConfig+0x114>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d02b      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c60:	d027      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a2c      	ldr	r2, [pc, #176]	; (8005d18 <TIM_Base_SetConfig+0x118>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d023      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a2b      	ldr	r2, [pc, #172]	; (8005d1c <TIM_Base_SetConfig+0x11c>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d01f      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a2a      	ldr	r2, [pc, #168]	; (8005d20 <TIM_Base_SetConfig+0x120>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d01b      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a29      	ldr	r2, [pc, #164]	; (8005d24 <TIM_Base_SetConfig+0x124>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d017      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a28      	ldr	r2, [pc, #160]	; (8005d28 <TIM_Base_SetConfig+0x128>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d013      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a27      	ldr	r2, [pc, #156]	; (8005d2c <TIM_Base_SetConfig+0x12c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00f      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a26      	ldr	r2, [pc, #152]	; (8005d30 <TIM_Base_SetConfig+0x130>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d00b      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a25      	ldr	r2, [pc, #148]	; (8005d34 <TIM_Base_SetConfig+0x134>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d007      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a24      	ldr	r2, [pc, #144]	; (8005d38 <TIM_Base_SetConfig+0x138>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d003      	beq.n	8005cb2 <TIM_Base_SetConfig+0xb2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a23      	ldr	r2, [pc, #140]	; (8005d3c <TIM_Base_SetConfig+0x13c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d108      	bne.n	8005cc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	689a      	ldr	r2, [r3, #8]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a0a      	ldr	r2, [pc, #40]	; (8005d14 <TIM_Base_SetConfig+0x114>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d003      	beq.n	8005cf8 <TIM_Base_SetConfig+0xf8>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a0c      	ldr	r2, [pc, #48]	; (8005d24 <TIM_Base_SetConfig+0x124>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d103      	bne.n	8005d00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	615a      	str	r2, [r3, #20]
}
 8005d06:	bf00      	nop
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40010000 	.word	0x40010000
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40000c00 	.word	0x40000c00
 8005d24:	40010400 	.word	0x40010400
 8005d28:	40014000 	.word	0x40014000
 8005d2c:	40014400 	.word	0x40014400
 8005d30:	40014800 	.word	0x40014800
 8005d34:	40001800 	.word	0x40001800
 8005d38:	40001c00 	.word	0x40001c00
 8005d3c:	40002000 	.word	0x40002000

08005d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d101      	bne.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d54:	2302      	movs	r3, #2
 8005d56:	e05a      	b.n	8005e0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a21      	ldr	r2, [pc, #132]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d022      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005da4:	d01d      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a1d      	ldr	r2, [pc, #116]	; (8005e20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d018      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a1b      	ldr	r2, [pc, #108]	; (8005e24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d013      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a1a      	ldr	r2, [pc, #104]	; (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d00e      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a18      	ldr	r2, [pc, #96]	; (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d009      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a17      	ldr	r2, [pc, #92]	; (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d004      	beq.n	8005de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a15      	ldr	r2, [pc, #84]	; (8005e34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d10c      	bne.n	8005dfc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005de8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68ba      	ldr	r2, [r7, #8]
 8005dfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
 8005e1a:	bf00      	nop
 8005e1c:	40010000 	.word	0x40010000
 8005e20:	40000400 	.word	0x40000400
 8005e24:	40000800 	.word	0x40000800
 8005e28:	40000c00 	.word	0x40000c00
 8005e2c:	40010400 	.word	0x40010400
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40001800 	.word	0x40001800

08005e38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b082      	sub	sp, #8
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e03f      	b.n	8005ef2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d106      	bne.n	8005e8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fc ff1c 	bl	8002cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2224      	movs	r2, #36	; 0x24
 8005e90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68da      	ldr	r2, [r3, #12]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ea2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fa5f 	bl	8006368 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	695a      	ldr	r2, [r3, #20]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ec8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ed8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b088      	sub	sp, #32
 8005efe:	af02      	add	r7, sp, #8
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	603b      	str	r3, [r7, #0]
 8005f06:	4613      	mov	r3, r2
 8005f08:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	f040 8083 	bne.w	8006022 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d002      	beq.n	8005f28 <HAL_UART_Transmit+0x2e>
 8005f22:	88fb      	ldrh	r3, [r7, #6]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e07b      	b.n	8006024 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d101      	bne.n	8005f3a <HAL_UART_Transmit+0x40>
 8005f36:	2302      	movs	r3, #2
 8005f38:	e074      	b.n	8006024 <HAL_UART_Transmit+0x12a>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2221      	movs	r2, #33	; 0x21
 8005f4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005f50:	f7fd f89c 	bl	800308c <HAL_GetTick>
 8005f54:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	88fa      	ldrh	r2, [r7, #6]
 8005f5a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	88fa      	ldrh	r2, [r7, #6]
 8005f60:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005f6a:	e042      	b.n	8005ff2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b01      	subs	r3, #1
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f82:	d122      	bne.n	8005fca <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	2180      	movs	r1, #128	; 0x80
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f96c 	bl	800626c <UART_WaitOnFlagUntilTimeout>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e042      	b.n	8006024 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	881b      	ldrh	r3, [r3, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fb0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d103      	bne.n	8005fc2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	3302      	adds	r3, #2
 8005fbe:	60bb      	str	r3, [r7, #8]
 8005fc0:	e017      	b.n	8005ff2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	60bb      	str	r3, [r7, #8]
 8005fc8:	e013      	b.n	8005ff2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2180      	movs	r1, #128	; 0x80
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f000 f949 	bl	800626c <UART_WaitOnFlagUntilTimeout>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	e01f      	b.n	8006024 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	60ba      	str	r2, [r7, #8]
 8005fea:	781a      	ldrb	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1b7      	bne.n	8005f6c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2200      	movs	r2, #0
 8006004:	2140      	movs	r1, #64	; 0x40
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 f930 	bl	800626c <UART_WaitOnFlagUntilTimeout>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e006      	b.n	8006024 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2220      	movs	r2, #32
 800601a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	e000      	b.n	8006024 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3718      	adds	r7, #24
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b086      	sub	sp, #24
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	4613      	mov	r3, r2
 8006038:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b20      	cmp	r3, #32
 8006044:	d166      	bne.n	8006114 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <HAL_UART_Receive_DMA+0x26>
 800604c:	88fb      	ldrh	r3, [r7, #6]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e05f      	b.n	8006116 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800605c:	2b01      	cmp	r3, #1
 800605e:	d101      	bne.n	8006064 <HAL_UART_Receive_DMA+0x38>
 8006060:	2302      	movs	r3, #2
 8006062:	e058      	b.n	8006116 <HAL_UART_Receive_DMA+0xea>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	88fa      	ldrh	r2, [r7, #6]
 8006076:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2222      	movs	r2, #34	; 0x22
 8006082:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800608a:	4a25      	ldr	r2, [pc, #148]	; (8006120 <HAL_UART_Receive_DMA+0xf4>)
 800608c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006092:	4a24      	ldr	r2, [pc, #144]	; (8006124 <HAL_UART_Receive_DMA+0xf8>)
 8006094:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800609a:	4a23      	ldr	r2, [pc, #140]	; (8006128 <HAL_UART_Receive_DMA+0xfc>)
 800609c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a2:	2200      	movs	r2, #0
 80060a4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80060a6:	f107 0308 	add.w	r3, r7, #8
 80060aa:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	3304      	adds	r3, #4
 80060b6:	4619      	mov	r1, r3
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	88fb      	ldrh	r3, [r7, #6]
 80060be:	f7fe f9bd 	bl	800443c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80060c2:	2300      	movs	r3, #0
 80060c4:	613b      	str	r3, [r7, #16]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	613b      	str	r3, [r7, #16]
 80060d6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68da      	ldr	r2, [r3, #12]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060ee:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	695a      	ldr	r2, [r3, #20]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f042 0201 	orr.w	r2, r2, #1
 80060fe:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	695a      	ldr	r2, [r3, #20]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800610e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	e000      	b.n	8006116 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006114:	2302      	movs	r3, #2
  }
}
 8006116:	4618      	mov	r0, r3
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	08006155 	.word	0x08006155
 8006124:	080061bd 	.word	0x080061bd
 8006128:	080061d9 	.word	0x080061d9

0800612c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006160:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800616c:	2b00      	cmp	r3, #0
 800616e:	d11e      	bne.n	80061ae <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006184:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	695a      	ldr	r2, [r3, #20]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695a      	ldr	r2, [r3, #20]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061a4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7fc fa42 	bl	8002638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061b4:	bf00      	nop
 80061b6:	3710      	adds	r7, #16
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f7ff ffae 	bl	800612c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061d0:	bf00      	nop
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f4:	2b80      	cmp	r3, #128	; 0x80
 80061f6:	bf0c      	ite	eq
 80061f8:	2301      	moveq	r3, #1
 80061fa:	2300      	movne	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b21      	cmp	r3, #33	; 0x21
 800620a:	d108      	bne.n	800621e <UART_DMAError+0x46>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d005      	beq.n	800621e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2200      	movs	r2, #0
 8006216:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006218:	68b8      	ldr	r0, [r7, #8]
 800621a:	f000 f871 	bl	8006300 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006228:	2b40      	cmp	r3, #64	; 0x40
 800622a:	bf0c      	ite	eq
 800622c:	2301      	moveq	r3, #1
 800622e:	2300      	movne	r3, #0
 8006230:	b2db      	uxtb	r3, r3
 8006232:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800623a:	b2db      	uxtb	r3, r3
 800623c:	2b22      	cmp	r3, #34	; 0x22
 800623e:	d108      	bne.n	8006252 <UART_DMAError+0x7a>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d005      	beq.n	8006252 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	2200      	movs	r2, #0
 800624a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800624c:	68b8      	ldr	r0, [r7, #8]
 800624e:	f000 f86d 	bl	800632c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006256:	f043 0210 	orr.w	r2, r3, #16
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800625e:	68b8      	ldr	r0, [r7, #8]
 8006260:	f7ff ff6e 	bl	8006140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006264:	bf00      	nop
 8006266:	3710      	adds	r7, #16
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	603b      	str	r3, [r7, #0]
 8006278:	4613      	mov	r3, r2
 800627a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800627c:	e02c      	b.n	80062d8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006284:	d028      	beq.n	80062d8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d007      	beq.n	800629c <UART_WaitOnFlagUntilTimeout+0x30>
 800628c:	f7fc fefe 	bl	800308c <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	429a      	cmp	r2, r3
 800629a:	d21d      	bcs.n	80062d8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80062aa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	695a      	ldr	r2, [r3, #20]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2220      	movs	r2, #32
 80062c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2220      	movs	r2, #32
 80062c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e00f      	b.n	80062f8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	4013      	ands	r3, r2
 80062e2:	68ba      	ldr	r2, [r7, #8]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	bf0c      	ite	eq
 80062e8:	2301      	moveq	r3, #1
 80062ea:	2300      	movne	r3, #0
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	461a      	mov	r2, r3
 80062f0:	79fb      	ldrb	r3, [r7, #7]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d0c3      	beq.n	800627e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3710      	adds	r7, #16
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006316:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2220      	movs	r2, #32
 800631c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006342:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695a      	ldr	r2, [r3, #20]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 0201 	bic.w	r2, r2, #1
 8006352:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2220      	movs	r2, #32
 8006358:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800636c:	b085      	sub	sp, #20
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	68da      	ldr	r2, [r3, #12]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689a      	ldr	r2, [r3, #8]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	69db      	ldr	r3, [r3, #28]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80063aa:	f023 030c 	bic.w	r3, r3, #12
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	68f9      	ldr	r1, [r7, #12]
 80063b4:	430b      	orrs	r3, r1
 80063b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699a      	ldr	r2, [r3, #24]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063d6:	f040 818b 	bne.w	80066f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4ac1      	ldr	r2, [pc, #772]	; (80066e4 <UART_SetConfig+0x37c>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d005      	beq.n	80063f0 <UART_SetConfig+0x88>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4abf      	ldr	r2, [pc, #764]	; (80066e8 <UART_SetConfig+0x380>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	f040 80bd 	bne.w	800656a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063f0:	f7fe fe14 	bl	800501c <HAL_RCC_GetPCLK2Freq>
 80063f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	461d      	mov	r5, r3
 80063fa:	f04f 0600 	mov.w	r6, #0
 80063fe:	46a8      	mov	r8, r5
 8006400:	46b1      	mov	r9, r6
 8006402:	eb18 0308 	adds.w	r3, r8, r8
 8006406:	eb49 0409 	adc.w	r4, r9, r9
 800640a:	4698      	mov	r8, r3
 800640c:	46a1      	mov	r9, r4
 800640e:	eb18 0805 	adds.w	r8, r8, r5
 8006412:	eb49 0906 	adc.w	r9, r9, r6
 8006416:	f04f 0100 	mov.w	r1, #0
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006422:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006426:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800642a:	4688      	mov	r8, r1
 800642c:	4691      	mov	r9, r2
 800642e:	eb18 0005 	adds.w	r0, r8, r5
 8006432:	eb49 0106 	adc.w	r1, r9, r6
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	461d      	mov	r5, r3
 800643c:	f04f 0600 	mov.w	r6, #0
 8006440:	196b      	adds	r3, r5, r5
 8006442:	eb46 0406 	adc.w	r4, r6, r6
 8006446:	461a      	mov	r2, r3
 8006448:	4623      	mov	r3, r4
 800644a:	f7fa fbc9 	bl	8000be0 <__aeabi_uldivmod>
 800644e:	4603      	mov	r3, r0
 8006450:	460c      	mov	r4, r1
 8006452:	461a      	mov	r2, r3
 8006454:	4ba5      	ldr	r3, [pc, #660]	; (80066ec <UART_SetConfig+0x384>)
 8006456:	fba3 2302 	umull	r2, r3, r3, r2
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	461d      	mov	r5, r3
 8006464:	f04f 0600 	mov.w	r6, #0
 8006468:	46a9      	mov	r9, r5
 800646a:	46b2      	mov	sl, r6
 800646c:	eb19 0309 	adds.w	r3, r9, r9
 8006470:	eb4a 040a 	adc.w	r4, sl, sl
 8006474:	4699      	mov	r9, r3
 8006476:	46a2      	mov	sl, r4
 8006478:	eb19 0905 	adds.w	r9, r9, r5
 800647c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006480:	f04f 0100 	mov.w	r1, #0
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800648c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006490:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006494:	4689      	mov	r9, r1
 8006496:	4692      	mov	sl, r2
 8006498:	eb19 0005 	adds.w	r0, r9, r5
 800649c:	eb4a 0106 	adc.w	r1, sl, r6
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	461d      	mov	r5, r3
 80064a6:	f04f 0600 	mov.w	r6, #0
 80064aa:	196b      	adds	r3, r5, r5
 80064ac:	eb46 0406 	adc.w	r4, r6, r6
 80064b0:	461a      	mov	r2, r3
 80064b2:	4623      	mov	r3, r4
 80064b4:	f7fa fb94 	bl	8000be0 <__aeabi_uldivmod>
 80064b8:	4603      	mov	r3, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	461a      	mov	r2, r3
 80064be:	4b8b      	ldr	r3, [pc, #556]	; (80066ec <UART_SetConfig+0x384>)
 80064c0:	fba3 1302 	umull	r1, r3, r3, r2
 80064c4:	095b      	lsrs	r3, r3, #5
 80064c6:	2164      	movs	r1, #100	; 0x64
 80064c8:	fb01 f303 	mul.w	r3, r1, r3
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	3332      	adds	r3, #50	; 0x32
 80064d2:	4a86      	ldr	r2, [pc, #536]	; (80066ec <UART_SetConfig+0x384>)
 80064d4:	fba2 2303 	umull	r2, r3, r2, r3
 80064d8:	095b      	lsrs	r3, r3, #5
 80064da:	005b      	lsls	r3, r3, #1
 80064dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80064e0:	4498      	add	r8, r3
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	461d      	mov	r5, r3
 80064e6:	f04f 0600 	mov.w	r6, #0
 80064ea:	46a9      	mov	r9, r5
 80064ec:	46b2      	mov	sl, r6
 80064ee:	eb19 0309 	adds.w	r3, r9, r9
 80064f2:	eb4a 040a 	adc.w	r4, sl, sl
 80064f6:	4699      	mov	r9, r3
 80064f8:	46a2      	mov	sl, r4
 80064fa:	eb19 0905 	adds.w	r9, r9, r5
 80064fe:	eb4a 0a06 	adc.w	sl, sl, r6
 8006502:	f04f 0100 	mov.w	r1, #0
 8006506:	f04f 0200 	mov.w	r2, #0
 800650a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800650e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006512:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006516:	4689      	mov	r9, r1
 8006518:	4692      	mov	sl, r2
 800651a:	eb19 0005 	adds.w	r0, r9, r5
 800651e:	eb4a 0106 	adc.w	r1, sl, r6
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	461d      	mov	r5, r3
 8006528:	f04f 0600 	mov.w	r6, #0
 800652c:	196b      	adds	r3, r5, r5
 800652e:	eb46 0406 	adc.w	r4, r6, r6
 8006532:	461a      	mov	r2, r3
 8006534:	4623      	mov	r3, r4
 8006536:	f7fa fb53 	bl	8000be0 <__aeabi_uldivmod>
 800653a:	4603      	mov	r3, r0
 800653c:	460c      	mov	r4, r1
 800653e:	461a      	mov	r2, r3
 8006540:	4b6a      	ldr	r3, [pc, #424]	; (80066ec <UART_SetConfig+0x384>)
 8006542:	fba3 1302 	umull	r1, r3, r3, r2
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	2164      	movs	r1, #100	; 0x64
 800654a:	fb01 f303 	mul.w	r3, r1, r3
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	3332      	adds	r3, #50	; 0x32
 8006554:	4a65      	ldr	r2, [pc, #404]	; (80066ec <UART_SetConfig+0x384>)
 8006556:	fba2 2303 	umull	r2, r3, r2, r3
 800655a:	095b      	lsrs	r3, r3, #5
 800655c:	f003 0207 	and.w	r2, r3, #7
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4442      	add	r2, r8
 8006566:	609a      	str	r2, [r3, #8]
 8006568:	e26f      	b.n	8006a4a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800656a:	f7fe fd43 	bl	8004ff4 <HAL_RCC_GetPCLK1Freq>
 800656e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	461d      	mov	r5, r3
 8006574:	f04f 0600 	mov.w	r6, #0
 8006578:	46a8      	mov	r8, r5
 800657a:	46b1      	mov	r9, r6
 800657c:	eb18 0308 	adds.w	r3, r8, r8
 8006580:	eb49 0409 	adc.w	r4, r9, r9
 8006584:	4698      	mov	r8, r3
 8006586:	46a1      	mov	r9, r4
 8006588:	eb18 0805 	adds.w	r8, r8, r5
 800658c:	eb49 0906 	adc.w	r9, r9, r6
 8006590:	f04f 0100 	mov.w	r1, #0
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800659c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80065a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80065a4:	4688      	mov	r8, r1
 80065a6:	4691      	mov	r9, r2
 80065a8:	eb18 0005 	adds.w	r0, r8, r5
 80065ac:	eb49 0106 	adc.w	r1, r9, r6
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	461d      	mov	r5, r3
 80065b6:	f04f 0600 	mov.w	r6, #0
 80065ba:	196b      	adds	r3, r5, r5
 80065bc:	eb46 0406 	adc.w	r4, r6, r6
 80065c0:	461a      	mov	r2, r3
 80065c2:	4623      	mov	r3, r4
 80065c4:	f7fa fb0c 	bl	8000be0 <__aeabi_uldivmod>
 80065c8:	4603      	mov	r3, r0
 80065ca:	460c      	mov	r4, r1
 80065cc:	461a      	mov	r2, r3
 80065ce:	4b47      	ldr	r3, [pc, #284]	; (80066ec <UART_SetConfig+0x384>)
 80065d0:	fba3 2302 	umull	r2, r3, r3, r2
 80065d4:	095b      	lsrs	r3, r3, #5
 80065d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	461d      	mov	r5, r3
 80065de:	f04f 0600 	mov.w	r6, #0
 80065e2:	46a9      	mov	r9, r5
 80065e4:	46b2      	mov	sl, r6
 80065e6:	eb19 0309 	adds.w	r3, r9, r9
 80065ea:	eb4a 040a 	adc.w	r4, sl, sl
 80065ee:	4699      	mov	r9, r3
 80065f0:	46a2      	mov	sl, r4
 80065f2:	eb19 0905 	adds.w	r9, r9, r5
 80065f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80065fa:	f04f 0100 	mov.w	r1, #0
 80065fe:	f04f 0200 	mov.w	r2, #0
 8006602:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006606:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800660a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800660e:	4689      	mov	r9, r1
 8006610:	4692      	mov	sl, r2
 8006612:	eb19 0005 	adds.w	r0, r9, r5
 8006616:	eb4a 0106 	adc.w	r1, sl, r6
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	461d      	mov	r5, r3
 8006620:	f04f 0600 	mov.w	r6, #0
 8006624:	196b      	adds	r3, r5, r5
 8006626:	eb46 0406 	adc.w	r4, r6, r6
 800662a:	461a      	mov	r2, r3
 800662c:	4623      	mov	r3, r4
 800662e:	f7fa fad7 	bl	8000be0 <__aeabi_uldivmod>
 8006632:	4603      	mov	r3, r0
 8006634:	460c      	mov	r4, r1
 8006636:	461a      	mov	r2, r3
 8006638:	4b2c      	ldr	r3, [pc, #176]	; (80066ec <UART_SetConfig+0x384>)
 800663a:	fba3 1302 	umull	r1, r3, r3, r2
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	2164      	movs	r1, #100	; 0x64
 8006642:	fb01 f303 	mul.w	r3, r1, r3
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	00db      	lsls	r3, r3, #3
 800664a:	3332      	adds	r3, #50	; 0x32
 800664c:	4a27      	ldr	r2, [pc, #156]	; (80066ec <UART_SetConfig+0x384>)
 800664e:	fba2 2303 	umull	r2, r3, r2, r3
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	005b      	lsls	r3, r3, #1
 8006656:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800665a:	4498      	add	r8, r3
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	461d      	mov	r5, r3
 8006660:	f04f 0600 	mov.w	r6, #0
 8006664:	46a9      	mov	r9, r5
 8006666:	46b2      	mov	sl, r6
 8006668:	eb19 0309 	adds.w	r3, r9, r9
 800666c:	eb4a 040a 	adc.w	r4, sl, sl
 8006670:	4699      	mov	r9, r3
 8006672:	46a2      	mov	sl, r4
 8006674:	eb19 0905 	adds.w	r9, r9, r5
 8006678:	eb4a 0a06 	adc.w	sl, sl, r6
 800667c:	f04f 0100 	mov.w	r1, #0
 8006680:	f04f 0200 	mov.w	r2, #0
 8006684:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006688:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800668c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006690:	4689      	mov	r9, r1
 8006692:	4692      	mov	sl, r2
 8006694:	eb19 0005 	adds.w	r0, r9, r5
 8006698:	eb4a 0106 	adc.w	r1, sl, r6
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	461d      	mov	r5, r3
 80066a2:	f04f 0600 	mov.w	r6, #0
 80066a6:	196b      	adds	r3, r5, r5
 80066a8:	eb46 0406 	adc.w	r4, r6, r6
 80066ac:	461a      	mov	r2, r3
 80066ae:	4623      	mov	r3, r4
 80066b0:	f7fa fa96 	bl	8000be0 <__aeabi_uldivmod>
 80066b4:	4603      	mov	r3, r0
 80066b6:	460c      	mov	r4, r1
 80066b8:	461a      	mov	r2, r3
 80066ba:	4b0c      	ldr	r3, [pc, #48]	; (80066ec <UART_SetConfig+0x384>)
 80066bc:	fba3 1302 	umull	r1, r3, r3, r2
 80066c0:	095b      	lsrs	r3, r3, #5
 80066c2:	2164      	movs	r1, #100	; 0x64
 80066c4:	fb01 f303 	mul.w	r3, r1, r3
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	3332      	adds	r3, #50	; 0x32
 80066ce:	4a07      	ldr	r2, [pc, #28]	; (80066ec <UART_SetConfig+0x384>)
 80066d0:	fba2 2303 	umull	r2, r3, r2, r3
 80066d4:	095b      	lsrs	r3, r3, #5
 80066d6:	f003 0207 	and.w	r2, r3, #7
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4442      	add	r2, r8
 80066e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80066e2:	e1b2      	b.n	8006a4a <UART_SetConfig+0x6e2>
 80066e4:	40011000 	.word	0x40011000
 80066e8:	40011400 	.word	0x40011400
 80066ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4ad7      	ldr	r2, [pc, #860]	; (8006a54 <UART_SetConfig+0x6ec>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d005      	beq.n	8006706 <UART_SetConfig+0x39e>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4ad6      	ldr	r2, [pc, #856]	; (8006a58 <UART_SetConfig+0x6f0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	f040 80d1 	bne.w	80068a8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006706:	f7fe fc89 	bl	800501c <HAL_RCC_GetPCLK2Freq>
 800670a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	469a      	mov	sl, r3
 8006710:	f04f 0b00 	mov.w	fp, #0
 8006714:	46d0      	mov	r8, sl
 8006716:	46d9      	mov	r9, fp
 8006718:	eb18 0308 	adds.w	r3, r8, r8
 800671c:	eb49 0409 	adc.w	r4, r9, r9
 8006720:	4698      	mov	r8, r3
 8006722:	46a1      	mov	r9, r4
 8006724:	eb18 080a 	adds.w	r8, r8, sl
 8006728:	eb49 090b 	adc.w	r9, r9, fp
 800672c:	f04f 0100 	mov.w	r1, #0
 8006730:	f04f 0200 	mov.w	r2, #0
 8006734:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006738:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800673c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006740:	4688      	mov	r8, r1
 8006742:	4691      	mov	r9, r2
 8006744:	eb1a 0508 	adds.w	r5, sl, r8
 8006748:	eb4b 0609 	adc.w	r6, fp, r9
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	4619      	mov	r1, r3
 8006752:	f04f 0200 	mov.w	r2, #0
 8006756:	f04f 0300 	mov.w	r3, #0
 800675a:	f04f 0400 	mov.w	r4, #0
 800675e:	0094      	lsls	r4, r2, #2
 8006760:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006764:	008b      	lsls	r3, r1, #2
 8006766:	461a      	mov	r2, r3
 8006768:	4623      	mov	r3, r4
 800676a:	4628      	mov	r0, r5
 800676c:	4631      	mov	r1, r6
 800676e:	f7fa fa37 	bl	8000be0 <__aeabi_uldivmod>
 8006772:	4603      	mov	r3, r0
 8006774:	460c      	mov	r4, r1
 8006776:	461a      	mov	r2, r3
 8006778:	4bb8      	ldr	r3, [pc, #736]	; (8006a5c <UART_SetConfig+0x6f4>)
 800677a:	fba3 2302 	umull	r2, r3, r3, r2
 800677e:	095b      	lsrs	r3, r3, #5
 8006780:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	469b      	mov	fp, r3
 8006788:	f04f 0c00 	mov.w	ip, #0
 800678c:	46d9      	mov	r9, fp
 800678e:	46e2      	mov	sl, ip
 8006790:	eb19 0309 	adds.w	r3, r9, r9
 8006794:	eb4a 040a 	adc.w	r4, sl, sl
 8006798:	4699      	mov	r9, r3
 800679a:	46a2      	mov	sl, r4
 800679c:	eb19 090b 	adds.w	r9, r9, fp
 80067a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80067a4:	f04f 0100 	mov.w	r1, #0
 80067a8:	f04f 0200 	mov.w	r2, #0
 80067ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067b8:	4689      	mov	r9, r1
 80067ba:	4692      	mov	sl, r2
 80067bc:	eb1b 0509 	adds.w	r5, fp, r9
 80067c0:	eb4c 060a 	adc.w	r6, ip, sl
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	4619      	mov	r1, r3
 80067ca:	f04f 0200 	mov.w	r2, #0
 80067ce:	f04f 0300 	mov.w	r3, #0
 80067d2:	f04f 0400 	mov.w	r4, #0
 80067d6:	0094      	lsls	r4, r2, #2
 80067d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067dc:	008b      	lsls	r3, r1, #2
 80067de:	461a      	mov	r2, r3
 80067e0:	4623      	mov	r3, r4
 80067e2:	4628      	mov	r0, r5
 80067e4:	4631      	mov	r1, r6
 80067e6:	f7fa f9fb 	bl	8000be0 <__aeabi_uldivmod>
 80067ea:	4603      	mov	r3, r0
 80067ec:	460c      	mov	r4, r1
 80067ee:	461a      	mov	r2, r3
 80067f0:	4b9a      	ldr	r3, [pc, #616]	; (8006a5c <UART_SetConfig+0x6f4>)
 80067f2:	fba3 1302 	umull	r1, r3, r3, r2
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	2164      	movs	r1, #100	; 0x64
 80067fa:	fb01 f303 	mul.w	r3, r1, r3
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	011b      	lsls	r3, r3, #4
 8006802:	3332      	adds	r3, #50	; 0x32
 8006804:	4a95      	ldr	r2, [pc, #596]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006806:	fba2 2303 	umull	r2, r3, r2, r3
 800680a:	095b      	lsrs	r3, r3, #5
 800680c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006810:	4498      	add	r8, r3
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	469b      	mov	fp, r3
 8006816:	f04f 0c00 	mov.w	ip, #0
 800681a:	46d9      	mov	r9, fp
 800681c:	46e2      	mov	sl, ip
 800681e:	eb19 0309 	adds.w	r3, r9, r9
 8006822:	eb4a 040a 	adc.w	r4, sl, sl
 8006826:	4699      	mov	r9, r3
 8006828:	46a2      	mov	sl, r4
 800682a:	eb19 090b 	adds.w	r9, r9, fp
 800682e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006832:	f04f 0100 	mov.w	r1, #0
 8006836:	f04f 0200 	mov.w	r2, #0
 800683a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800683e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006842:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006846:	4689      	mov	r9, r1
 8006848:	4692      	mov	sl, r2
 800684a:	eb1b 0509 	adds.w	r5, fp, r9
 800684e:	eb4c 060a 	adc.w	r6, ip, sl
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	4619      	mov	r1, r3
 8006858:	f04f 0200 	mov.w	r2, #0
 800685c:	f04f 0300 	mov.w	r3, #0
 8006860:	f04f 0400 	mov.w	r4, #0
 8006864:	0094      	lsls	r4, r2, #2
 8006866:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800686a:	008b      	lsls	r3, r1, #2
 800686c:	461a      	mov	r2, r3
 800686e:	4623      	mov	r3, r4
 8006870:	4628      	mov	r0, r5
 8006872:	4631      	mov	r1, r6
 8006874:	f7fa f9b4 	bl	8000be0 <__aeabi_uldivmod>
 8006878:	4603      	mov	r3, r0
 800687a:	460c      	mov	r4, r1
 800687c:	461a      	mov	r2, r3
 800687e:	4b77      	ldr	r3, [pc, #476]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006880:	fba3 1302 	umull	r1, r3, r3, r2
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	2164      	movs	r1, #100	; 0x64
 8006888:	fb01 f303 	mul.w	r3, r1, r3
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	011b      	lsls	r3, r3, #4
 8006890:	3332      	adds	r3, #50	; 0x32
 8006892:	4a72      	ldr	r2, [pc, #456]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006894:	fba2 2303 	umull	r2, r3, r2, r3
 8006898:	095b      	lsrs	r3, r3, #5
 800689a:	f003 020f 	and.w	r2, r3, #15
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4442      	add	r2, r8
 80068a4:	609a      	str	r2, [r3, #8]
 80068a6:	e0d0      	b.n	8006a4a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80068a8:	f7fe fba4 	bl	8004ff4 <HAL_RCC_GetPCLK1Freq>
 80068ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	469a      	mov	sl, r3
 80068b2:	f04f 0b00 	mov.w	fp, #0
 80068b6:	46d0      	mov	r8, sl
 80068b8:	46d9      	mov	r9, fp
 80068ba:	eb18 0308 	adds.w	r3, r8, r8
 80068be:	eb49 0409 	adc.w	r4, r9, r9
 80068c2:	4698      	mov	r8, r3
 80068c4:	46a1      	mov	r9, r4
 80068c6:	eb18 080a 	adds.w	r8, r8, sl
 80068ca:	eb49 090b 	adc.w	r9, r9, fp
 80068ce:	f04f 0100 	mov.w	r1, #0
 80068d2:	f04f 0200 	mov.w	r2, #0
 80068d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80068da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80068de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80068e2:	4688      	mov	r8, r1
 80068e4:	4691      	mov	r9, r2
 80068e6:	eb1a 0508 	adds.w	r5, sl, r8
 80068ea:	eb4b 0609 	adc.w	r6, fp, r9
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	4619      	mov	r1, r3
 80068f4:	f04f 0200 	mov.w	r2, #0
 80068f8:	f04f 0300 	mov.w	r3, #0
 80068fc:	f04f 0400 	mov.w	r4, #0
 8006900:	0094      	lsls	r4, r2, #2
 8006902:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006906:	008b      	lsls	r3, r1, #2
 8006908:	461a      	mov	r2, r3
 800690a:	4623      	mov	r3, r4
 800690c:	4628      	mov	r0, r5
 800690e:	4631      	mov	r1, r6
 8006910:	f7fa f966 	bl	8000be0 <__aeabi_uldivmod>
 8006914:	4603      	mov	r3, r0
 8006916:	460c      	mov	r4, r1
 8006918:	461a      	mov	r2, r3
 800691a:	4b50      	ldr	r3, [pc, #320]	; (8006a5c <UART_SetConfig+0x6f4>)
 800691c:	fba3 2302 	umull	r2, r3, r3, r2
 8006920:	095b      	lsrs	r3, r3, #5
 8006922:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	469b      	mov	fp, r3
 800692a:	f04f 0c00 	mov.w	ip, #0
 800692e:	46d9      	mov	r9, fp
 8006930:	46e2      	mov	sl, ip
 8006932:	eb19 0309 	adds.w	r3, r9, r9
 8006936:	eb4a 040a 	adc.w	r4, sl, sl
 800693a:	4699      	mov	r9, r3
 800693c:	46a2      	mov	sl, r4
 800693e:	eb19 090b 	adds.w	r9, r9, fp
 8006942:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006946:	f04f 0100 	mov.w	r1, #0
 800694a:	f04f 0200 	mov.w	r2, #0
 800694e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006952:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006956:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800695a:	4689      	mov	r9, r1
 800695c:	4692      	mov	sl, r2
 800695e:	eb1b 0509 	adds.w	r5, fp, r9
 8006962:	eb4c 060a 	adc.w	r6, ip, sl
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	4619      	mov	r1, r3
 800696c:	f04f 0200 	mov.w	r2, #0
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	f04f 0400 	mov.w	r4, #0
 8006978:	0094      	lsls	r4, r2, #2
 800697a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800697e:	008b      	lsls	r3, r1, #2
 8006980:	461a      	mov	r2, r3
 8006982:	4623      	mov	r3, r4
 8006984:	4628      	mov	r0, r5
 8006986:	4631      	mov	r1, r6
 8006988:	f7fa f92a 	bl	8000be0 <__aeabi_uldivmod>
 800698c:	4603      	mov	r3, r0
 800698e:	460c      	mov	r4, r1
 8006990:	461a      	mov	r2, r3
 8006992:	4b32      	ldr	r3, [pc, #200]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006994:	fba3 1302 	umull	r1, r3, r3, r2
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	2164      	movs	r1, #100	; 0x64
 800699c:	fb01 f303 	mul.w	r3, r1, r3
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	011b      	lsls	r3, r3, #4
 80069a4:	3332      	adds	r3, #50	; 0x32
 80069a6:	4a2d      	ldr	r2, [pc, #180]	; (8006a5c <UART_SetConfig+0x6f4>)
 80069a8:	fba2 2303 	umull	r2, r3, r2, r3
 80069ac:	095b      	lsrs	r3, r3, #5
 80069ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069b2:	4498      	add	r8, r3
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	469b      	mov	fp, r3
 80069b8:	f04f 0c00 	mov.w	ip, #0
 80069bc:	46d9      	mov	r9, fp
 80069be:	46e2      	mov	sl, ip
 80069c0:	eb19 0309 	adds.w	r3, r9, r9
 80069c4:	eb4a 040a 	adc.w	r4, sl, sl
 80069c8:	4699      	mov	r9, r3
 80069ca:	46a2      	mov	sl, r4
 80069cc:	eb19 090b 	adds.w	r9, r9, fp
 80069d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80069d4:	f04f 0100 	mov.w	r1, #0
 80069d8:	f04f 0200 	mov.w	r2, #0
 80069dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80069e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80069e8:	4689      	mov	r9, r1
 80069ea:	4692      	mov	sl, r2
 80069ec:	eb1b 0509 	adds.w	r5, fp, r9
 80069f0:	eb4c 060a 	adc.w	r6, ip, sl
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	4619      	mov	r1, r3
 80069fa:	f04f 0200 	mov.w	r2, #0
 80069fe:	f04f 0300 	mov.w	r3, #0
 8006a02:	f04f 0400 	mov.w	r4, #0
 8006a06:	0094      	lsls	r4, r2, #2
 8006a08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a0c:	008b      	lsls	r3, r1, #2
 8006a0e:	461a      	mov	r2, r3
 8006a10:	4623      	mov	r3, r4
 8006a12:	4628      	mov	r0, r5
 8006a14:	4631      	mov	r1, r6
 8006a16:	f7fa f8e3 	bl	8000be0 <__aeabi_uldivmod>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	461a      	mov	r2, r3
 8006a20:	4b0e      	ldr	r3, [pc, #56]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006a22:	fba3 1302 	umull	r1, r3, r3, r2
 8006a26:	095b      	lsrs	r3, r3, #5
 8006a28:	2164      	movs	r1, #100	; 0x64
 8006a2a:	fb01 f303 	mul.w	r3, r1, r3
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	3332      	adds	r3, #50	; 0x32
 8006a34:	4a09      	ldr	r2, [pc, #36]	; (8006a5c <UART_SetConfig+0x6f4>)
 8006a36:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3a:	095b      	lsrs	r3, r3, #5
 8006a3c:	f003 020f 	and.w	r2, r3, #15
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4442      	add	r2, r8
 8006a46:	609a      	str	r2, [r3, #8]
}
 8006a48:	e7ff      	b.n	8006a4a <UART_SetConfig+0x6e2>
 8006a4a:	bf00      	nop
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a54:	40011000 	.word	0x40011000
 8006a58:	40011400 	.word	0x40011400
 8006a5c:	51eb851f 	.word	0x51eb851f

08006a60 <__errno>:
 8006a60:	4b01      	ldr	r3, [pc, #4]	; (8006a68 <__errno+0x8>)
 8006a62:	6818      	ldr	r0, [r3, #0]
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	2000000c 	.word	0x2000000c

08006a6c <__libc_init_array>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	4e0d      	ldr	r6, [pc, #52]	; (8006aa4 <__libc_init_array+0x38>)
 8006a70:	4c0d      	ldr	r4, [pc, #52]	; (8006aa8 <__libc_init_array+0x3c>)
 8006a72:	1ba4      	subs	r4, r4, r6
 8006a74:	10a4      	asrs	r4, r4, #2
 8006a76:	2500      	movs	r5, #0
 8006a78:	42a5      	cmp	r5, r4
 8006a7a:	d109      	bne.n	8006a90 <__libc_init_array+0x24>
 8006a7c:	4e0b      	ldr	r6, [pc, #44]	; (8006aac <__libc_init_array+0x40>)
 8006a7e:	4c0c      	ldr	r4, [pc, #48]	; (8006ab0 <__libc_init_array+0x44>)
 8006a80:	f002 fd8a 	bl	8009598 <_init>
 8006a84:	1ba4      	subs	r4, r4, r6
 8006a86:	10a4      	asrs	r4, r4, #2
 8006a88:	2500      	movs	r5, #0
 8006a8a:	42a5      	cmp	r5, r4
 8006a8c:	d105      	bne.n	8006a9a <__libc_init_array+0x2e>
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a94:	4798      	blx	r3
 8006a96:	3501      	adds	r5, #1
 8006a98:	e7ee      	b.n	8006a78 <__libc_init_array+0xc>
 8006a9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a9e:	4798      	blx	r3
 8006aa0:	3501      	adds	r5, #1
 8006aa2:	e7f2      	b.n	8006a8a <__libc_init_array+0x1e>
 8006aa4:	0800988c 	.word	0x0800988c
 8006aa8:	0800988c 	.word	0x0800988c
 8006aac:	0800988c 	.word	0x0800988c
 8006ab0:	08009890 	.word	0x08009890

08006ab4 <memset>:
 8006ab4:	4402      	add	r2, r0
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d100      	bne.n	8006abe <memset+0xa>
 8006abc:	4770      	bx	lr
 8006abe:	f803 1b01 	strb.w	r1, [r3], #1
 8006ac2:	e7f9      	b.n	8006ab8 <memset+0x4>

08006ac4 <__cvt>:
 8006ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac8:	ec55 4b10 	vmov	r4, r5, d0
 8006acc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006ace:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ad2:	2d00      	cmp	r5, #0
 8006ad4:	460e      	mov	r6, r1
 8006ad6:	4691      	mov	r9, r2
 8006ad8:	4619      	mov	r1, r3
 8006ada:	bfb8      	it	lt
 8006adc:	4622      	movlt	r2, r4
 8006ade:	462b      	mov	r3, r5
 8006ae0:	f027 0720 	bic.w	r7, r7, #32
 8006ae4:	bfbb      	ittet	lt
 8006ae6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006aea:	461d      	movlt	r5, r3
 8006aec:	2300      	movge	r3, #0
 8006aee:	232d      	movlt	r3, #45	; 0x2d
 8006af0:	bfb8      	it	lt
 8006af2:	4614      	movlt	r4, r2
 8006af4:	2f46      	cmp	r7, #70	; 0x46
 8006af6:	700b      	strb	r3, [r1, #0]
 8006af8:	d004      	beq.n	8006b04 <__cvt+0x40>
 8006afa:	2f45      	cmp	r7, #69	; 0x45
 8006afc:	d100      	bne.n	8006b00 <__cvt+0x3c>
 8006afe:	3601      	adds	r6, #1
 8006b00:	2102      	movs	r1, #2
 8006b02:	e000      	b.n	8006b06 <__cvt+0x42>
 8006b04:	2103      	movs	r1, #3
 8006b06:	ab03      	add	r3, sp, #12
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	ab02      	add	r3, sp, #8
 8006b0c:	9300      	str	r3, [sp, #0]
 8006b0e:	4632      	mov	r2, r6
 8006b10:	4653      	mov	r3, sl
 8006b12:	ec45 4b10 	vmov	d0, r4, r5
 8006b16:	f000 fc63 	bl	80073e0 <_dtoa_r>
 8006b1a:	2f47      	cmp	r7, #71	; 0x47
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	d102      	bne.n	8006b26 <__cvt+0x62>
 8006b20:	f019 0f01 	tst.w	r9, #1
 8006b24:	d026      	beq.n	8006b74 <__cvt+0xb0>
 8006b26:	2f46      	cmp	r7, #70	; 0x46
 8006b28:	eb08 0906 	add.w	r9, r8, r6
 8006b2c:	d111      	bne.n	8006b52 <__cvt+0x8e>
 8006b2e:	f898 3000 	ldrb.w	r3, [r8]
 8006b32:	2b30      	cmp	r3, #48	; 0x30
 8006b34:	d10a      	bne.n	8006b4c <__cvt+0x88>
 8006b36:	2200      	movs	r2, #0
 8006b38:	2300      	movs	r3, #0
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	f7f9 ff8f 	bl	8000a60 <__aeabi_dcmpeq>
 8006b42:	b918      	cbnz	r0, 8006b4c <__cvt+0x88>
 8006b44:	f1c6 0601 	rsb	r6, r6, #1
 8006b48:	f8ca 6000 	str.w	r6, [sl]
 8006b4c:	f8da 3000 	ldr.w	r3, [sl]
 8006b50:	4499      	add	r9, r3
 8006b52:	2200      	movs	r2, #0
 8006b54:	2300      	movs	r3, #0
 8006b56:	4620      	mov	r0, r4
 8006b58:	4629      	mov	r1, r5
 8006b5a:	f7f9 ff81 	bl	8000a60 <__aeabi_dcmpeq>
 8006b5e:	b938      	cbnz	r0, 8006b70 <__cvt+0xac>
 8006b60:	2230      	movs	r2, #48	; 0x30
 8006b62:	9b03      	ldr	r3, [sp, #12]
 8006b64:	454b      	cmp	r3, r9
 8006b66:	d205      	bcs.n	8006b74 <__cvt+0xb0>
 8006b68:	1c59      	adds	r1, r3, #1
 8006b6a:	9103      	str	r1, [sp, #12]
 8006b6c:	701a      	strb	r2, [r3, #0]
 8006b6e:	e7f8      	b.n	8006b62 <__cvt+0x9e>
 8006b70:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b74:	9b03      	ldr	r3, [sp, #12]
 8006b76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b78:	eba3 0308 	sub.w	r3, r3, r8
 8006b7c:	4640      	mov	r0, r8
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	b004      	add	sp, #16
 8006b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006b86 <__exponent>:
 8006b86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b88:	2900      	cmp	r1, #0
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	bfba      	itte	lt
 8006b8e:	4249      	neglt	r1, r1
 8006b90:	232d      	movlt	r3, #45	; 0x2d
 8006b92:	232b      	movge	r3, #43	; 0x2b
 8006b94:	2909      	cmp	r1, #9
 8006b96:	f804 2b02 	strb.w	r2, [r4], #2
 8006b9a:	7043      	strb	r3, [r0, #1]
 8006b9c:	dd20      	ble.n	8006be0 <__exponent+0x5a>
 8006b9e:	f10d 0307 	add.w	r3, sp, #7
 8006ba2:	461f      	mov	r7, r3
 8006ba4:	260a      	movs	r6, #10
 8006ba6:	fb91 f5f6 	sdiv	r5, r1, r6
 8006baa:	fb06 1115 	mls	r1, r6, r5, r1
 8006bae:	3130      	adds	r1, #48	; 0x30
 8006bb0:	2d09      	cmp	r5, #9
 8006bb2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bb6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006bba:	4629      	mov	r1, r5
 8006bbc:	dc09      	bgt.n	8006bd2 <__exponent+0x4c>
 8006bbe:	3130      	adds	r1, #48	; 0x30
 8006bc0:	3b02      	subs	r3, #2
 8006bc2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006bc6:	42bb      	cmp	r3, r7
 8006bc8:	4622      	mov	r2, r4
 8006bca:	d304      	bcc.n	8006bd6 <__exponent+0x50>
 8006bcc:	1a10      	subs	r0, r2, r0
 8006bce:	b003      	add	sp, #12
 8006bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	e7e7      	b.n	8006ba6 <__exponent+0x20>
 8006bd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bda:	f804 2b01 	strb.w	r2, [r4], #1
 8006bde:	e7f2      	b.n	8006bc6 <__exponent+0x40>
 8006be0:	2330      	movs	r3, #48	; 0x30
 8006be2:	4419      	add	r1, r3
 8006be4:	7083      	strb	r3, [r0, #2]
 8006be6:	1d02      	adds	r2, r0, #4
 8006be8:	70c1      	strb	r1, [r0, #3]
 8006bea:	e7ef      	b.n	8006bcc <__exponent+0x46>

08006bec <_printf_float>:
 8006bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf0:	b08d      	sub	sp, #52	; 0x34
 8006bf2:	460c      	mov	r4, r1
 8006bf4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006bf8:	4616      	mov	r6, r2
 8006bfa:	461f      	mov	r7, r3
 8006bfc:	4605      	mov	r5, r0
 8006bfe:	f001 fb21 	bl	8008244 <_localeconv_r>
 8006c02:	6803      	ldr	r3, [r0, #0]
 8006c04:	9304      	str	r3, [sp, #16]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7f9 fafe 	bl	8000208 <strlen>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006c10:	f8d8 3000 	ldr.w	r3, [r8]
 8006c14:	9005      	str	r0, [sp, #20]
 8006c16:	3307      	adds	r3, #7
 8006c18:	f023 0307 	bic.w	r3, r3, #7
 8006c1c:	f103 0208 	add.w	r2, r3, #8
 8006c20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c24:	f8d4 b000 	ldr.w	fp, [r4]
 8006c28:	f8c8 2000 	str.w	r2, [r8]
 8006c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c34:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c3c:	9307      	str	r3, [sp, #28]
 8006c3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c46:	4ba7      	ldr	r3, [pc, #668]	; (8006ee4 <_printf_float+0x2f8>)
 8006c48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c4c:	f7f9 ff3a 	bl	8000ac4 <__aeabi_dcmpun>
 8006c50:	bb70      	cbnz	r0, 8006cb0 <_printf_float+0xc4>
 8006c52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c56:	4ba3      	ldr	r3, [pc, #652]	; (8006ee4 <_printf_float+0x2f8>)
 8006c58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c5c:	f7f9 ff14 	bl	8000a88 <__aeabi_dcmple>
 8006c60:	bb30      	cbnz	r0, 8006cb0 <_printf_float+0xc4>
 8006c62:	2200      	movs	r2, #0
 8006c64:	2300      	movs	r3, #0
 8006c66:	4640      	mov	r0, r8
 8006c68:	4649      	mov	r1, r9
 8006c6a:	f7f9 ff03 	bl	8000a74 <__aeabi_dcmplt>
 8006c6e:	b110      	cbz	r0, 8006c76 <_printf_float+0x8a>
 8006c70:	232d      	movs	r3, #45	; 0x2d
 8006c72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c76:	4a9c      	ldr	r2, [pc, #624]	; (8006ee8 <_printf_float+0x2fc>)
 8006c78:	4b9c      	ldr	r3, [pc, #624]	; (8006eec <_printf_float+0x300>)
 8006c7a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006c7e:	bf8c      	ite	hi
 8006c80:	4690      	movhi	r8, r2
 8006c82:	4698      	movls	r8, r3
 8006c84:	2303      	movs	r3, #3
 8006c86:	f02b 0204 	bic.w	r2, fp, #4
 8006c8a:	6123      	str	r3, [r4, #16]
 8006c8c:	6022      	str	r2, [r4, #0]
 8006c8e:	f04f 0900 	mov.w	r9, #0
 8006c92:	9700      	str	r7, [sp, #0]
 8006c94:	4633      	mov	r3, r6
 8006c96:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c98:	4621      	mov	r1, r4
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 f9e6 	bl	800706c <_printf_common>
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	f040 808d 	bne.w	8006dc0 <_printf_float+0x1d4>
 8006ca6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006caa:	b00d      	add	sp, #52	; 0x34
 8006cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb0:	4642      	mov	r2, r8
 8006cb2:	464b      	mov	r3, r9
 8006cb4:	4640      	mov	r0, r8
 8006cb6:	4649      	mov	r1, r9
 8006cb8:	f7f9 ff04 	bl	8000ac4 <__aeabi_dcmpun>
 8006cbc:	b110      	cbz	r0, 8006cc4 <_printf_float+0xd8>
 8006cbe:	4a8c      	ldr	r2, [pc, #560]	; (8006ef0 <_printf_float+0x304>)
 8006cc0:	4b8c      	ldr	r3, [pc, #560]	; (8006ef4 <_printf_float+0x308>)
 8006cc2:	e7da      	b.n	8006c7a <_printf_float+0x8e>
 8006cc4:	6861      	ldr	r1, [r4, #4]
 8006cc6:	1c4b      	adds	r3, r1, #1
 8006cc8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006ccc:	a80a      	add	r0, sp, #40	; 0x28
 8006cce:	d13e      	bne.n	8006d4e <_printf_float+0x162>
 8006cd0:	2306      	movs	r3, #6
 8006cd2:	6063      	str	r3, [r4, #4]
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006cda:	ab09      	add	r3, sp, #36	; 0x24
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	ec49 8b10 	vmov	d0, r8, r9
 8006ce2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ce6:	6022      	str	r2, [r4, #0]
 8006ce8:	f8cd a004 	str.w	sl, [sp, #4]
 8006cec:	6861      	ldr	r1, [r4, #4]
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7ff fee8 	bl	8006ac4 <__cvt>
 8006cf4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006cf8:	2b47      	cmp	r3, #71	; 0x47
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	d109      	bne.n	8006d12 <_printf_float+0x126>
 8006cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d00:	1cd8      	adds	r0, r3, #3
 8006d02:	db02      	blt.n	8006d0a <_printf_float+0x11e>
 8006d04:	6862      	ldr	r2, [r4, #4]
 8006d06:	4293      	cmp	r3, r2
 8006d08:	dd47      	ble.n	8006d9a <_printf_float+0x1ae>
 8006d0a:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d0e:	fa5f fa8a 	uxtb.w	sl, sl
 8006d12:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006d16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d18:	d824      	bhi.n	8006d64 <_printf_float+0x178>
 8006d1a:	3901      	subs	r1, #1
 8006d1c:	4652      	mov	r2, sl
 8006d1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d22:	9109      	str	r1, [sp, #36]	; 0x24
 8006d24:	f7ff ff2f 	bl	8006b86 <__exponent>
 8006d28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d2a:	1813      	adds	r3, r2, r0
 8006d2c:	2a01      	cmp	r2, #1
 8006d2e:	4681      	mov	r9, r0
 8006d30:	6123      	str	r3, [r4, #16]
 8006d32:	dc02      	bgt.n	8006d3a <_printf_float+0x14e>
 8006d34:	6822      	ldr	r2, [r4, #0]
 8006d36:	07d1      	lsls	r1, r2, #31
 8006d38:	d501      	bpl.n	8006d3e <_printf_float+0x152>
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	6123      	str	r3, [r4, #16]
 8006d3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0a5      	beq.n	8006c92 <_printf_float+0xa6>
 8006d46:	232d      	movs	r3, #45	; 0x2d
 8006d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d4c:	e7a1      	b.n	8006c92 <_printf_float+0xa6>
 8006d4e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006d52:	f000 8177 	beq.w	8007044 <_printf_float+0x458>
 8006d56:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006d5a:	d1bb      	bne.n	8006cd4 <_printf_float+0xe8>
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	d1b9      	bne.n	8006cd4 <_printf_float+0xe8>
 8006d60:	2301      	movs	r3, #1
 8006d62:	e7b6      	b.n	8006cd2 <_printf_float+0xe6>
 8006d64:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006d68:	d119      	bne.n	8006d9e <_printf_float+0x1b2>
 8006d6a:	2900      	cmp	r1, #0
 8006d6c:	6863      	ldr	r3, [r4, #4]
 8006d6e:	dd0c      	ble.n	8006d8a <_printf_float+0x19e>
 8006d70:	6121      	str	r1, [r4, #16]
 8006d72:	b913      	cbnz	r3, 8006d7a <_printf_float+0x18e>
 8006d74:	6822      	ldr	r2, [r4, #0]
 8006d76:	07d2      	lsls	r2, r2, #31
 8006d78:	d502      	bpl.n	8006d80 <_printf_float+0x194>
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	440b      	add	r3, r1
 8006d7e:	6123      	str	r3, [r4, #16]
 8006d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d82:	65a3      	str	r3, [r4, #88]	; 0x58
 8006d84:	f04f 0900 	mov.w	r9, #0
 8006d88:	e7d9      	b.n	8006d3e <_printf_float+0x152>
 8006d8a:	b913      	cbnz	r3, 8006d92 <_printf_float+0x1a6>
 8006d8c:	6822      	ldr	r2, [r4, #0]
 8006d8e:	07d0      	lsls	r0, r2, #31
 8006d90:	d501      	bpl.n	8006d96 <_printf_float+0x1aa>
 8006d92:	3302      	adds	r3, #2
 8006d94:	e7f3      	b.n	8006d7e <_printf_float+0x192>
 8006d96:	2301      	movs	r3, #1
 8006d98:	e7f1      	b.n	8006d7e <_printf_float+0x192>
 8006d9a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006d9e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006da2:	4293      	cmp	r3, r2
 8006da4:	db05      	blt.n	8006db2 <_printf_float+0x1c6>
 8006da6:	6822      	ldr	r2, [r4, #0]
 8006da8:	6123      	str	r3, [r4, #16]
 8006daa:	07d1      	lsls	r1, r2, #31
 8006dac:	d5e8      	bpl.n	8006d80 <_printf_float+0x194>
 8006dae:	3301      	adds	r3, #1
 8006db0:	e7e5      	b.n	8006d7e <_printf_float+0x192>
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	bfd4      	ite	le
 8006db6:	f1c3 0302 	rsble	r3, r3, #2
 8006dba:	2301      	movgt	r3, #1
 8006dbc:	4413      	add	r3, r2
 8006dbe:	e7de      	b.n	8006d7e <_printf_float+0x192>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	055a      	lsls	r2, r3, #21
 8006dc4:	d407      	bmi.n	8006dd6 <_printf_float+0x1ea>
 8006dc6:	6923      	ldr	r3, [r4, #16]
 8006dc8:	4642      	mov	r2, r8
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	d12b      	bne.n	8006e2c <_printf_float+0x240>
 8006dd4:	e767      	b.n	8006ca6 <_printf_float+0xba>
 8006dd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006dda:	f240 80dc 	bls.w	8006f96 <_printf_float+0x3aa>
 8006dde:	2200      	movs	r2, #0
 8006de0:	2300      	movs	r3, #0
 8006de2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006de6:	f7f9 fe3b 	bl	8000a60 <__aeabi_dcmpeq>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	d033      	beq.n	8006e56 <_printf_float+0x26a>
 8006dee:	2301      	movs	r3, #1
 8006df0:	4a41      	ldr	r2, [pc, #260]	; (8006ef8 <_printf_float+0x30c>)
 8006df2:	4631      	mov	r1, r6
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b8      	blx	r7
 8006df8:	3001      	adds	r0, #1
 8006dfa:	f43f af54 	beq.w	8006ca6 <_printf_float+0xba>
 8006dfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e02:	429a      	cmp	r2, r3
 8006e04:	db02      	blt.n	8006e0c <_printf_float+0x220>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	07d8      	lsls	r0, r3, #31
 8006e0a:	d50f      	bpl.n	8006e2c <_printf_float+0x240>
 8006e0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b8      	blx	r7
 8006e16:	3001      	adds	r0, #1
 8006e18:	f43f af45 	beq.w	8006ca6 <_printf_float+0xba>
 8006e1c:	f04f 0800 	mov.w	r8, #0
 8006e20:	f104 091a 	add.w	r9, r4, #26
 8006e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e26:	3b01      	subs	r3, #1
 8006e28:	4543      	cmp	r3, r8
 8006e2a:	dc09      	bgt.n	8006e40 <_printf_float+0x254>
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	079b      	lsls	r3, r3, #30
 8006e30:	f100 8103 	bmi.w	800703a <_printf_float+0x44e>
 8006e34:	68e0      	ldr	r0, [r4, #12]
 8006e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e38:	4298      	cmp	r0, r3
 8006e3a:	bfb8      	it	lt
 8006e3c:	4618      	movlt	r0, r3
 8006e3e:	e734      	b.n	8006caa <_printf_float+0xbe>
 8006e40:	2301      	movs	r3, #1
 8006e42:	464a      	mov	r2, r9
 8006e44:	4631      	mov	r1, r6
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b8      	blx	r7
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	f43f af2b 	beq.w	8006ca6 <_printf_float+0xba>
 8006e50:	f108 0801 	add.w	r8, r8, #1
 8006e54:	e7e6      	b.n	8006e24 <_printf_float+0x238>
 8006e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	dc2b      	bgt.n	8006eb4 <_printf_float+0x2c8>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	4a26      	ldr	r2, [pc, #152]	; (8006ef8 <_printf_float+0x30c>)
 8006e60:	4631      	mov	r1, r6
 8006e62:	4628      	mov	r0, r5
 8006e64:	47b8      	blx	r7
 8006e66:	3001      	adds	r0, #1
 8006e68:	f43f af1d 	beq.w	8006ca6 <_printf_float+0xba>
 8006e6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e6e:	b923      	cbnz	r3, 8006e7a <_printf_float+0x28e>
 8006e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e72:	b913      	cbnz	r3, 8006e7a <_printf_float+0x28e>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	07d9      	lsls	r1, r3, #31
 8006e78:	d5d8      	bpl.n	8006e2c <_printf_float+0x240>
 8006e7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	47b8      	blx	r7
 8006e84:	3001      	adds	r0, #1
 8006e86:	f43f af0e 	beq.w	8006ca6 <_printf_float+0xba>
 8006e8a:	f04f 0900 	mov.w	r9, #0
 8006e8e:	f104 0a1a 	add.w	sl, r4, #26
 8006e92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e94:	425b      	negs	r3, r3
 8006e96:	454b      	cmp	r3, r9
 8006e98:	dc01      	bgt.n	8006e9e <_printf_float+0x2b2>
 8006e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e9c:	e794      	b.n	8006dc8 <_printf_float+0x1dc>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	4652      	mov	r2, sl
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f43f aefc 	beq.w	8006ca6 <_printf_float+0xba>
 8006eae:	f109 0901 	add.w	r9, r9, #1
 8006eb2:	e7ee      	b.n	8006e92 <_printf_float+0x2a6>
 8006eb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	bfa8      	it	ge
 8006ebc:	461a      	movge	r2, r3
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	4691      	mov	r9, r2
 8006ec2:	dd07      	ble.n	8006ed4 <_printf_float+0x2e8>
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4642      	mov	r2, r8
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	f43f aee9 	beq.w	8006ca6 <_printf_float+0xba>
 8006ed4:	f104 031a 	add.w	r3, r4, #26
 8006ed8:	f04f 0b00 	mov.w	fp, #0
 8006edc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ee0:	9306      	str	r3, [sp, #24]
 8006ee2:	e015      	b.n	8006f10 <_printf_float+0x324>
 8006ee4:	7fefffff 	.word	0x7fefffff
 8006ee8:	080095d8 	.word	0x080095d8
 8006eec:	080095d4 	.word	0x080095d4
 8006ef0:	080095e0 	.word	0x080095e0
 8006ef4:	080095dc 	.word	0x080095dc
 8006ef8:	080095e4 	.word	0x080095e4
 8006efc:	2301      	movs	r3, #1
 8006efe:	9a06      	ldr	r2, [sp, #24]
 8006f00:	4631      	mov	r1, r6
 8006f02:	4628      	mov	r0, r5
 8006f04:	47b8      	blx	r7
 8006f06:	3001      	adds	r0, #1
 8006f08:	f43f aecd 	beq.w	8006ca6 <_printf_float+0xba>
 8006f0c:	f10b 0b01 	add.w	fp, fp, #1
 8006f10:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006f14:	ebaa 0309 	sub.w	r3, sl, r9
 8006f18:	455b      	cmp	r3, fp
 8006f1a:	dcef      	bgt.n	8006efc <_printf_float+0x310>
 8006f1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f20:	429a      	cmp	r2, r3
 8006f22:	44d0      	add	r8, sl
 8006f24:	db15      	blt.n	8006f52 <_printf_float+0x366>
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	07da      	lsls	r2, r3, #31
 8006f2a:	d412      	bmi.n	8006f52 <_printf_float+0x366>
 8006f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f30:	eba3 020a 	sub.w	r2, r3, sl
 8006f34:	eba3 0a01 	sub.w	sl, r3, r1
 8006f38:	4592      	cmp	sl, r2
 8006f3a:	bfa8      	it	ge
 8006f3c:	4692      	movge	sl, r2
 8006f3e:	f1ba 0f00 	cmp.w	sl, #0
 8006f42:	dc0e      	bgt.n	8006f62 <_printf_float+0x376>
 8006f44:	f04f 0800 	mov.w	r8, #0
 8006f48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006f4c:	f104 091a 	add.w	r9, r4, #26
 8006f50:	e019      	b.n	8006f86 <_printf_float+0x39a>
 8006f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f56:	4631      	mov	r1, r6
 8006f58:	4628      	mov	r0, r5
 8006f5a:	47b8      	blx	r7
 8006f5c:	3001      	adds	r0, #1
 8006f5e:	d1e5      	bne.n	8006f2c <_printf_float+0x340>
 8006f60:	e6a1      	b.n	8006ca6 <_printf_float+0xba>
 8006f62:	4653      	mov	r3, sl
 8006f64:	4642      	mov	r2, r8
 8006f66:	4631      	mov	r1, r6
 8006f68:	4628      	mov	r0, r5
 8006f6a:	47b8      	blx	r7
 8006f6c:	3001      	adds	r0, #1
 8006f6e:	d1e9      	bne.n	8006f44 <_printf_float+0x358>
 8006f70:	e699      	b.n	8006ca6 <_printf_float+0xba>
 8006f72:	2301      	movs	r3, #1
 8006f74:	464a      	mov	r2, r9
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f43f ae92 	beq.w	8006ca6 <_printf_float+0xba>
 8006f82:	f108 0801 	add.w	r8, r8, #1
 8006f86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	eba3 030a 	sub.w	r3, r3, sl
 8006f90:	4543      	cmp	r3, r8
 8006f92:	dcee      	bgt.n	8006f72 <_printf_float+0x386>
 8006f94:	e74a      	b.n	8006e2c <_printf_float+0x240>
 8006f96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f98:	2a01      	cmp	r2, #1
 8006f9a:	dc01      	bgt.n	8006fa0 <_printf_float+0x3b4>
 8006f9c:	07db      	lsls	r3, r3, #31
 8006f9e:	d53a      	bpl.n	8007016 <_printf_float+0x42a>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4642      	mov	r2, r8
 8006fa4:	4631      	mov	r1, r6
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	47b8      	blx	r7
 8006faa:	3001      	adds	r0, #1
 8006fac:	f43f ae7b 	beq.w	8006ca6 <_printf_float+0xba>
 8006fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f108 0801 	add.w	r8, r8, #1
 8006fc0:	f43f ae71 	beq.w	8006ca6 <_printf_float+0xba>
 8006fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8006fcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	f7f9 fd45 	bl	8000a60 <__aeabi_dcmpeq>
 8006fd6:	b9c8      	cbnz	r0, 800700c <_printf_float+0x420>
 8006fd8:	4653      	mov	r3, sl
 8006fda:	4642      	mov	r2, r8
 8006fdc:	4631      	mov	r1, r6
 8006fde:	4628      	mov	r0, r5
 8006fe0:	47b8      	blx	r7
 8006fe2:	3001      	adds	r0, #1
 8006fe4:	d10e      	bne.n	8007004 <_printf_float+0x418>
 8006fe6:	e65e      	b.n	8006ca6 <_printf_float+0xba>
 8006fe8:	2301      	movs	r3, #1
 8006fea:	4652      	mov	r2, sl
 8006fec:	4631      	mov	r1, r6
 8006fee:	4628      	mov	r0, r5
 8006ff0:	47b8      	blx	r7
 8006ff2:	3001      	adds	r0, #1
 8006ff4:	f43f ae57 	beq.w	8006ca6 <_printf_float+0xba>
 8006ff8:	f108 0801 	add.w	r8, r8, #1
 8006ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffe:	3b01      	subs	r3, #1
 8007000:	4543      	cmp	r3, r8
 8007002:	dcf1      	bgt.n	8006fe8 <_printf_float+0x3fc>
 8007004:	464b      	mov	r3, r9
 8007006:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800700a:	e6de      	b.n	8006dca <_printf_float+0x1de>
 800700c:	f04f 0800 	mov.w	r8, #0
 8007010:	f104 0a1a 	add.w	sl, r4, #26
 8007014:	e7f2      	b.n	8006ffc <_printf_float+0x410>
 8007016:	2301      	movs	r3, #1
 8007018:	e7df      	b.n	8006fda <_printf_float+0x3ee>
 800701a:	2301      	movs	r3, #1
 800701c:	464a      	mov	r2, r9
 800701e:	4631      	mov	r1, r6
 8007020:	4628      	mov	r0, r5
 8007022:	47b8      	blx	r7
 8007024:	3001      	adds	r0, #1
 8007026:	f43f ae3e 	beq.w	8006ca6 <_printf_float+0xba>
 800702a:	f108 0801 	add.w	r8, r8, #1
 800702e:	68e3      	ldr	r3, [r4, #12]
 8007030:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007032:	1a9b      	subs	r3, r3, r2
 8007034:	4543      	cmp	r3, r8
 8007036:	dcf0      	bgt.n	800701a <_printf_float+0x42e>
 8007038:	e6fc      	b.n	8006e34 <_printf_float+0x248>
 800703a:	f04f 0800 	mov.w	r8, #0
 800703e:	f104 0919 	add.w	r9, r4, #25
 8007042:	e7f4      	b.n	800702e <_printf_float+0x442>
 8007044:	2900      	cmp	r1, #0
 8007046:	f43f ae8b 	beq.w	8006d60 <_printf_float+0x174>
 800704a:	2300      	movs	r3, #0
 800704c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007050:	ab09      	add	r3, sp, #36	; 0x24
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	ec49 8b10 	vmov	d0, r8, r9
 8007058:	6022      	str	r2, [r4, #0]
 800705a:	f8cd a004 	str.w	sl, [sp, #4]
 800705e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007062:	4628      	mov	r0, r5
 8007064:	f7ff fd2e 	bl	8006ac4 <__cvt>
 8007068:	4680      	mov	r8, r0
 800706a:	e648      	b.n	8006cfe <_printf_float+0x112>

0800706c <_printf_common>:
 800706c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007070:	4691      	mov	r9, r2
 8007072:	461f      	mov	r7, r3
 8007074:	688a      	ldr	r2, [r1, #8]
 8007076:	690b      	ldr	r3, [r1, #16]
 8007078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800707c:	4293      	cmp	r3, r2
 800707e:	bfb8      	it	lt
 8007080:	4613      	movlt	r3, r2
 8007082:	f8c9 3000 	str.w	r3, [r9]
 8007086:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800708a:	4606      	mov	r6, r0
 800708c:	460c      	mov	r4, r1
 800708e:	b112      	cbz	r2, 8007096 <_printf_common+0x2a>
 8007090:	3301      	adds	r3, #1
 8007092:	f8c9 3000 	str.w	r3, [r9]
 8007096:	6823      	ldr	r3, [r4, #0]
 8007098:	0699      	lsls	r1, r3, #26
 800709a:	bf42      	ittt	mi
 800709c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80070a0:	3302      	addmi	r3, #2
 80070a2:	f8c9 3000 	strmi.w	r3, [r9]
 80070a6:	6825      	ldr	r5, [r4, #0]
 80070a8:	f015 0506 	ands.w	r5, r5, #6
 80070ac:	d107      	bne.n	80070be <_printf_common+0x52>
 80070ae:	f104 0a19 	add.w	sl, r4, #25
 80070b2:	68e3      	ldr	r3, [r4, #12]
 80070b4:	f8d9 2000 	ldr.w	r2, [r9]
 80070b8:	1a9b      	subs	r3, r3, r2
 80070ba:	42ab      	cmp	r3, r5
 80070bc:	dc28      	bgt.n	8007110 <_printf_common+0xa4>
 80070be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80070c2:	6822      	ldr	r2, [r4, #0]
 80070c4:	3300      	adds	r3, #0
 80070c6:	bf18      	it	ne
 80070c8:	2301      	movne	r3, #1
 80070ca:	0692      	lsls	r2, r2, #26
 80070cc:	d42d      	bmi.n	800712a <_printf_common+0xbe>
 80070ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070d2:	4639      	mov	r1, r7
 80070d4:	4630      	mov	r0, r6
 80070d6:	47c0      	blx	r8
 80070d8:	3001      	adds	r0, #1
 80070da:	d020      	beq.n	800711e <_printf_common+0xb2>
 80070dc:	6823      	ldr	r3, [r4, #0]
 80070de:	68e5      	ldr	r5, [r4, #12]
 80070e0:	f8d9 2000 	ldr.w	r2, [r9]
 80070e4:	f003 0306 	and.w	r3, r3, #6
 80070e8:	2b04      	cmp	r3, #4
 80070ea:	bf08      	it	eq
 80070ec:	1aad      	subeq	r5, r5, r2
 80070ee:	68a3      	ldr	r3, [r4, #8]
 80070f0:	6922      	ldr	r2, [r4, #16]
 80070f2:	bf0c      	ite	eq
 80070f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070f8:	2500      	movne	r5, #0
 80070fa:	4293      	cmp	r3, r2
 80070fc:	bfc4      	itt	gt
 80070fe:	1a9b      	subgt	r3, r3, r2
 8007100:	18ed      	addgt	r5, r5, r3
 8007102:	f04f 0900 	mov.w	r9, #0
 8007106:	341a      	adds	r4, #26
 8007108:	454d      	cmp	r5, r9
 800710a:	d11a      	bne.n	8007142 <_printf_common+0xd6>
 800710c:	2000      	movs	r0, #0
 800710e:	e008      	b.n	8007122 <_printf_common+0xb6>
 8007110:	2301      	movs	r3, #1
 8007112:	4652      	mov	r2, sl
 8007114:	4639      	mov	r1, r7
 8007116:	4630      	mov	r0, r6
 8007118:	47c0      	blx	r8
 800711a:	3001      	adds	r0, #1
 800711c:	d103      	bne.n	8007126 <_printf_common+0xba>
 800711e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007126:	3501      	adds	r5, #1
 8007128:	e7c3      	b.n	80070b2 <_printf_common+0x46>
 800712a:	18e1      	adds	r1, r4, r3
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	2030      	movs	r0, #48	; 0x30
 8007130:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007134:	4422      	add	r2, r4
 8007136:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800713a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800713e:	3302      	adds	r3, #2
 8007140:	e7c5      	b.n	80070ce <_printf_common+0x62>
 8007142:	2301      	movs	r3, #1
 8007144:	4622      	mov	r2, r4
 8007146:	4639      	mov	r1, r7
 8007148:	4630      	mov	r0, r6
 800714a:	47c0      	blx	r8
 800714c:	3001      	adds	r0, #1
 800714e:	d0e6      	beq.n	800711e <_printf_common+0xb2>
 8007150:	f109 0901 	add.w	r9, r9, #1
 8007154:	e7d8      	b.n	8007108 <_printf_common+0x9c>

08007156 <setbuf>:
 8007156:	2900      	cmp	r1, #0
 8007158:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800715c:	bf0c      	ite	eq
 800715e:	2202      	moveq	r2, #2
 8007160:	2200      	movne	r2, #0
 8007162:	f000 b801 	b.w	8007168 <setvbuf>
	...

08007168 <setvbuf>:
 8007168:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800716c:	461d      	mov	r5, r3
 800716e:	4b51      	ldr	r3, [pc, #324]	; (80072b4 <setvbuf+0x14c>)
 8007170:	681e      	ldr	r6, [r3, #0]
 8007172:	4604      	mov	r4, r0
 8007174:	460f      	mov	r7, r1
 8007176:	4690      	mov	r8, r2
 8007178:	b126      	cbz	r6, 8007184 <setvbuf+0x1c>
 800717a:	69b3      	ldr	r3, [r6, #24]
 800717c:	b913      	cbnz	r3, 8007184 <setvbuf+0x1c>
 800717e:	4630      	mov	r0, r6
 8007180:	f000 ffd6 	bl	8008130 <__sinit>
 8007184:	4b4c      	ldr	r3, [pc, #304]	; (80072b8 <setvbuf+0x150>)
 8007186:	429c      	cmp	r4, r3
 8007188:	d152      	bne.n	8007230 <setvbuf+0xc8>
 800718a:	6874      	ldr	r4, [r6, #4]
 800718c:	f1b8 0f02 	cmp.w	r8, #2
 8007190:	d006      	beq.n	80071a0 <setvbuf+0x38>
 8007192:	f1b8 0f01 	cmp.w	r8, #1
 8007196:	f200 8089 	bhi.w	80072ac <setvbuf+0x144>
 800719a:	2d00      	cmp	r5, #0
 800719c:	f2c0 8086 	blt.w	80072ac <setvbuf+0x144>
 80071a0:	4621      	mov	r1, r4
 80071a2:	4630      	mov	r0, r6
 80071a4:	f000 ff5a 	bl	800805c <_fflush_r>
 80071a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071aa:	b141      	cbz	r1, 80071be <setvbuf+0x56>
 80071ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071b0:	4299      	cmp	r1, r3
 80071b2:	d002      	beq.n	80071ba <setvbuf+0x52>
 80071b4:	4630      	mov	r0, r6
 80071b6:	f001 fb73 	bl	80088a0 <_free_r>
 80071ba:	2300      	movs	r3, #0
 80071bc:	6363      	str	r3, [r4, #52]	; 0x34
 80071be:	2300      	movs	r3, #0
 80071c0:	61a3      	str	r3, [r4, #24]
 80071c2:	6063      	str	r3, [r4, #4]
 80071c4:	89a3      	ldrh	r3, [r4, #12]
 80071c6:	061b      	lsls	r3, r3, #24
 80071c8:	d503      	bpl.n	80071d2 <setvbuf+0x6a>
 80071ca:	6921      	ldr	r1, [r4, #16]
 80071cc:	4630      	mov	r0, r6
 80071ce:	f001 fb67 	bl	80088a0 <_free_r>
 80071d2:	89a3      	ldrh	r3, [r4, #12]
 80071d4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80071d8:	f023 0303 	bic.w	r3, r3, #3
 80071dc:	f1b8 0f02 	cmp.w	r8, #2
 80071e0:	81a3      	strh	r3, [r4, #12]
 80071e2:	d05d      	beq.n	80072a0 <setvbuf+0x138>
 80071e4:	ab01      	add	r3, sp, #4
 80071e6:	466a      	mov	r2, sp
 80071e8:	4621      	mov	r1, r4
 80071ea:	4630      	mov	r0, r6
 80071ec:	f001 f838 	bl	8008260 <__swhatbuf_r>
 80071f0:	89a3      	ldrh	r3, [r4, #12]
 80071f2:	4318      	orrs	r0, r3
 80071f4:	81a0      	strh	r0, [r4, #12]
 80071f6:	bb2d      	cbnz	r5, 8007244 <setvbuf+0xdc>
 80071f8:	9d00      	ldr	r5, [sp, #0]
 80071fa:	4628      	mov	r0, r5
 80071fc:	f001 f854 	bl	80082a8 <malloc>
 8007200:	4607      	mov	r7, r0
 8007202:	2800      	cmp	r0, #0
 8007204:	d14e      	bne.n	80072a4 <setvbuf+0x13c>
 8007206:	f8dd 9000 	ldr.w	r9, [sp]
 800720a:	45a9      	cmp	r9, r5
 800720c:	d13c      	bne.n	8007288 <setvbuf+0x120>
 800720e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	f043 0302 	orr.w	r3, r3, #2
 8007218:	81a3      	strh	r3, [r4, #12]
 800721a:	2300      	movs	r3, #0
 800721c:	60a3      	str	r3, [r4, #8]
 800721e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007222:	6023      	str	r3, [r4, #0]
 8007224:	6123      	str	r3, [r4, #16]
 8007226:	2301      	movs	r3, #1
 8007228:	6163      	str	r3, [r4, #20]
 800722a:	b003      	add	sp, #12
 800722c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007230:	4b22      	ldr	r3, [pc, #136]	; (80072bc <setvbuf+0x154>)
 8007232:	429c      	cmp	r4, r3
 8007234:	d101      	bne.n	800723a <setvbuf+0xd2>
 8007236:	68b4      	ldr	r4, [r6, #8]
 8007238:	e7a8      	b.n	800718c <setvbuf+0x24>
 800723a:	4b21      	ldr	r3, [pc, #132]	; (80072c0 <setvbuf+0x158>)
 800723c:	429c      	cmp	r4, r3
 800723e:	bf08      	it	eq
 8007240:	68f4      	ldreq	r4, [r6, #12]
 8007242:	e7a3      	b.n	800718c <setvbuf+0x24>
 8007244:	2f00      	cmp	r7, #0
 8007246:	d0d8      	beq.n	80071fa <setvbuf+0x92>
 8007248:	69b3      	ldr	r3, [r6, #24]
 800724a:	b913      	cbnz	r3, 8007252 <setvbuf+0xea>
 800724c:	4630      	mov	r0, r6
 800724e:	f000 ff6f 	bl	8008130 <__sinit>
 8007252:	f1b8 0f01 	cmp.w	r8, #1
 8007256:	bf08      	it	eq
 8007258:	89a3      	ldrheq	r3, [r4, #12]
 800725a:	6027      	str	r7, [r4, #0]
 800725c:	bf04      	itt	eq
 800725e:	f043 0301 	orreq.w	r3, r3, #1
 8007262:	81a3      	strheq	r3, [r4, #12]
 8007264:	89a3      	ldrh	r3, [r4, #12]
 8007266:	f013 0008 	ands.w	r0, r3, #8
 800726a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800726e:	d01b      	beq.n	80072a8 <setvbuf+0x140>
 8007270:	f013 0001 	ands.w	r0, r3, #1
 8007274:	bf18      	it	ne
 8007276:	426d      	negne	r5, r5
 8007278:	f04f 0300 	mov.w	r3, #0
 800727c:	bf1d      	ittte	ne
 800727e:	60a3      	strne	r3, [r4, #8]
 8007280:	61a5      	strne	r5, [r4, #24]
 8007282:	4618      	movne	r0, r3
 8007284:	60a5      	streq	r5, [r4, #8]
 8007286:	e7d0      	b.n	800722a <setvbuf+0xc2>
 8007288:	4648      	mov	r0, r9
 800728a:	f001 f80d 	bl	80082a8 <malloc>
 800728e:	4607      	mov	r7, r0
 8007290:	2800      	cmp	r0, #0
 8007292:	d0bc      	beq.n	800720e <setvbuf+0xa6>
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800729a:	81a3      	strh	r3, [r4, #12]
 800729c:	464d      	mov	r5, r9
 800729e:	e7d3      	b.n	8007248 <setvbuf+0xe0>
 80072a0:	2000      	movs	r0, #0
 80072a2:	e7b6      	b.n	8007212 <setvbuf+0xaa>
 80072a4:	46a9      	mov	r9, r5
 80072a6:	e7f5      	b.n	8007294 <setvbuf+0x12c>
 80072a8:	60a0      	str	r0, [r4, #8]
 80072aa:	e7be      	b.n	800722a <setvbuf+0xc2>
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072b0:	e7bb      	b.n	800722a <setvbuf+0xc2>
 80072b2:	bf00      	nop
 80072b4:	2000000c 	.word	0x2000000c
 80072b8:	08009614 	.word	0x08009614
 80072bc:	08009634 	.word	0x08009634
 80072c0:	080095f4 	.word	0x080095f4

080072c4 <quorem>:
 80072c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c8:	6903      	ldr	r3, [r0, #16]
 80072ca:	690c      	ldr	r4, [r1, #16]
 80072cc:	42a3      	cmp	r3, r4
 80072ce:	4680      	mov	r8, r0
 80072d0:	f2c0 8082 	blt.w	80073d8 <quorem+0x114>
 80072d4:	3c01      	subs	r4, #1
 80072d6:	f101 0714 	add.w	r7, r1, #20
 80072da:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80072de:	f100 0614 	add.w	r6, r0, #20
 80072e2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80072e6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80072ea:	eb06 030c 	add.w	r3, r6, ip
 80072ee:	3501      	adds	r5, #1
 80072f0:	eb07 090c 	add.w	r9, r7, ip
 80072f4:	9301      	str	r3, [sp, #4]
 80072f6:	fbb0 f5f5 	udiv	r5, r0, r5
 80072fa:	b395      	cbz	r5, 8007362 <quorem+0x9e>
 80072fc:	f04f 0a00 	mov.w	sl, #0
 8007300:	4638      	mov	r0, r7
 8007302:	46b6      	mov	lr, r6
 8007304:	46d3      	mov	fp, sl
 8007306:	f850 2b04 	ldr.w	r2, [r0], #4
 800730a:	b293      	uxth	r3, r2
 800730c:	fb05 a303 	mla	r3, r5, r3, sl
 8007310:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007314:	b29b      	uxth	r3, r3
 8007316:	ebab 0303 	sub.w	r3, fp, r3
 800731a:	0c12      	lsrs	r2, r2, #16
 800731c:	f8de b000 	ldr.w	fp, [lr]
 8007320:	fb05 a202 	mla	r2, r5, r2, sl
 8007324:	fa13 f38b 	uxtah	r3, r3, fp
 8007328:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800732c:	fa1f fb82 	uxth.w	fp, r2
 8007330:	f8de 2000 	ldr.w	r2, [lr]
 8007334:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007338:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800733c:	b29b      	uxth	r3, r3
 800733e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007342:	4581      	cmp	r9, r0
 8007344:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007348:	f84e 3b04 	str.w	r3, [lr], #4
 800734c:	d2db      	bcs.n	8007306 <quorem+0x42>
 800734e:	f856 300c 	ldr.w	r3, [r6, ip]
 8007352:	b933      	cbnz	r3, 8007362 <quorem+0x9e>
 8007354:	9b01      	ldr	r3, [sp, #4]
 8007356:	3b04      	subs	r3, #4
 8007358:	429e      	cmp	r6, r3
 800735a:	461a      	mov	r2, r3
 800735c:	d330      	bcc.n	80073c0 <quorem+0xfc>
 800735e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007362:	4640      	mov	r0, r8
 8007364:	f001 f9c8 	bl	80086f8 <__mcmp>
 8007368:	2800      	cmp	r0, #0
 800736a:	db25      	blt.n	80073b8 <quorem+0xf4>
 800736c:	3501      	adds	r5, #1
 800736e:	4630      	mov	r0, r6
 8007370:	f04f 0c00 	mov.w	ip, #0
 8007374:	f857 2b04 	ldr.w	r2, [r7], #4
 8007378:	f8d0 e000 	ldr.w	lr, [r0]
 800737c:	b293      	uxth	r3, r2
 800737e:	ebac 0303 	sub.w	r3, ip, r3
 8007382:	0c12      	lsrs	r2, r2, #16
 8007384:	fa13 f38e 	uxtah	r3, r3, lr
 8007388:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800738c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007390:	b29b      	uxth	r3, r3
 8007392:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007396:	45b9      	cmp	r9, r7
 8007398:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800739c:	f840 3b04 	str.w	r3, [r0], #4
 80073a0:	d2e8      	bcs.n	8007374 <quorem+0xb0>
 80073a2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80073a6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80073aa:	b92a      	cbnz	r2, 80073b8 <quorem+0xf4>
 80073ac:	3b04      	subs	r3, #4
 80073ae:	429e      	cmp	r6, r3
 80073b0:	461a      	mov	r2, r3
 80073b2:	d30b      	bcc.n	80073cc <quorem+0x108>
 80073b4:	f8c8 4010 	str.w	r4, [r8, #16]
 80073b8:	4628      	mov	r0, r5
 80073ba:	b003      	add	sp, #12
 80073bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c0:	6812      	ldr	r2, [r2, #0]
 80073c2:	3b04      	subs	r3, #4
 80073c4:	2a00      	cmp	r2, #0
 80073c6:	d1ca      	bne.n	800735e <quorem+0x9a>
 80073c8:	3c01      	subs	r4, #1
 80073ca:	e7c5      	b.n	8007358 <quorem+0x94>
 80073cc:	6812      	ldr	r2, [r2, #0]
 80073ce:	3b04      	subs	r3, #4
 80073d0:	2a00      	cmp	r2, #0
 80073d2:	d1ef      	bne.n	80073b4 <quorem+0xf0>
 80073d4:	3c01      	subs	r4, #1
 80073d6:	e7ea      	b.n	80073ae <quorem+0xea>
 80073d8:	2000      	movs	r0, #0
 80073da:	e7ee      	b.n	80073ba <quorem+0xf6>
 80073dc:	0000      	movs	r0, r0
	...

080073e0 <_dtoa_r>:
 80073e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	ec57 6b10 	vmov	r6, r7, d0
 80073e8:	b097      	sub	sp, #92	; 0x5c
 80073ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80073ec:	9106      	str	r1, [sp, #24]
 80073ee:	4604      	mov	r4, r0
 80073f0:	920b      	str	r2, [sp, #44]	; 0x2c
 80073f2:	9312      	str	r3, [sp, #72]	; 0x48
 80073f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80073f8:	e9cd 6700 	strd	r6, r7, [sp]
 80073fc:	b93d      	cbnz	r5, 800740e <_dtoa_r+0x2e>
 80073fe:	2010      	movs	r0, #16
 8007400:	f000 ff52 	bl	80082a8 <malloc>
 8007404:	6260      	str	r0, [r4, #36]	; 0x24
 8007406:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800740a:	6005      	str	r5, [r0, #0]
 800740c:	60c5      	str	r5, [r0, #12]
 800740e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007410:	6819      	ldr	r1, [r3, #0]
 8007412:	b151      	cbz	r1, 800742a <_dtoa_r+0x4a>
 8007414:	685a      	ldr	r2, [r3, #4]
 8007416:	604a      	str	r2, [r1, #4]
 8007418:	2301      	movs	r3, #1
 800741a:	4093      	lsls	r3, r2
 800741c:	608b      	str	r3, [r1, #8]
 800741e:	4620      	mov	r0, r4
 8007420:	f000 ff89 	bl	8008336 <_Bfree>
 8007424:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]
 800742a:	1e3b      	subs	r3, r7, #0
 800742c:	bfbb      	ittet	lt
 800742e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007432:	9301      	strlt	r3, [sp, #4]
 8007434:	2300      	movge	r3, #0
 8007436:	2201      	movlt	r2, #1
 8007438:	bfac      	ite	ge
 800743a:	f8c8 3000 	strge.w	r3, [r8]
 800743e:	f8c8 2000 	strlt.w	r2, [r8]
 8007442:	4baf      	ldr	r3, [pc, #700]	; (8007700 <_dtoa_r+0x320>)
 8007444:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007448:	ea33 0308 	bics.w	r3, r3, r8
 800744c:	d114      	bne.n	8007478 <_dtoa_r+0x98>
 800744e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007450:	f242 730f 	movw	r3, #9999	; 0x270f
 8007454:	6013      	str	r3, [r2, #0]
 8007456:	9b00      	ldr	r3, [sp, #0]
 8007458:	b923      	cbnz	r3, 8007464 <_dtoa_r+0x84>
 800745a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800745e:	2800      	cmp	r0, #0
 8007460:	f000 8542 	beq.w	8007ee8 <_dtoa_r+0xb08>
 8007464:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007466:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007714 <_dtoa_r+0x334>
 800746a:	2b00      	cmp	r3, #0
 800746c:	f000 8544 	beq.w	8007ef8 <_dtoa_r+0xb18>
 8007470:	f10b 0303 	add.w	r3, fp, #3
 8007474:	f000 bd3e 	b.w	8007ef4 <_dtoa_r+0xb14>
 8007478:	e9dd 6700 	ldrd	r6, r7, [sp]
 800747c:	2200      	movs	r2, #0
 800747e:	2300      	movs	r3, #0
 8007480:	4630      	mov	r0, r6
 8007482:	4639      	mov	r1, r7
 8007484:	f7f9 faec 	bl	8000a60 <__aeabi_dcmpeq>
 8007488:	4681      	mov	r9, r0
 800748a:	b168      	cbz	r0, 80074a8 <_dtoa_r+0xc8>
 800748c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800748e:	2301      	movs	r3, #1
 8007490:	6013      	str	r3, [r2, #0]
 8007492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 8524 	beq.w	8007ee2 <_dtoa_r+0xb02>
 800749a:	4b9a      	ldr	r3, [pc, #616]	; (8007704 <_dtoa_r+0x324>)
 800749c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800749e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80074a2:	6013      	str	r3, [r2, #0]
 80074a4:	f000 bd28 	b.w	8007ef8 <_dtoa_r+0xb18>
 80074a8:	aa14      	add	r2, sp, #80	; 0x50
 80074aa:	a915      	add	r1, sp, #84	; 0x54
 80074ac:	ec47 6b10 	vmov	d0, r6, r7
 80074b0:	4620      	mov	r0, r4
 80074b2:	f001 f998 	bl	80087e6 <__d2b>
 80074b6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80074ba:	9004      	str	r0, [sp, #16]
 80074bc:	2d00      	cmp	r5, #0
 80074be:	d07c      	beq.n	80075ba <_dtoa_r+0x1da>
 80074c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074c4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80074c8:	46b2      	mov	sl, r6
 80074ca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80074ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80074d2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80074d6:	2200      	movs	r2, #0
 80074d8:	4b8b      	ldr	r3, [pc, #556]	; (8007708 <_dtoa_r+0x328>)
 80074da:	4650      	mov	r0, sl
 80074dc:	4659      	mov	r1, fp
 80074de:	f7f8 fe9f 	bl	8000220 <__aeabi_dsub>
 80074e2:	a381      	add	r3, pc, #516	; (adr r3, 80076e8 <_dtoa_r+0x308>)
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f7f9 f852 	bl	8000590 <__aeabi_dmul>
 80074ec:	a380      	add	r3, pc, #512	; (adr r3, 80076f0 <_dtoa_r+0x310>)
 80074ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f2:	f7f8 fe97 	bl	8000224 <__adddf3>
 80074f6:	4606      	mov	r6, r0
 80074f8:	4628      	mov	r0, r5
 80074fa:	460f      	mov	r7, r1
 80074fc:	f7f8 ffde 	bl	80004bc <__aeabi_i2d>
 8007500:	a37d      	add	r3, pc, #500	; (adr r3, 80076f8 <_dtoa_r+0x318>)
 8007502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007506:	f7f9 f843 	bl	8000590 <__aeabi_dmul>
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	4630      	mov	r0, r6
 8007510:	4639      	mov	r1, r7
 8007512:	f7f8 fe87 	bl	8000224 <__adddf3>
 8007516:	4606      	mov	r6, r0
 8007518:	460f      	mov	r7, r1
 800751a:	f7f9 fae9 	bl	8000af0 <__aeabi_d2iz>
 800751e:	2200      	movs	r2, #0
 8007520:	4682      	mov	sl, r0
 8007522:	2300      	movs	r3, #0
 8007524:	4630      	mov	r0, r6
 8007526:	4639      	mov	r1, r7
 8007528:	f7f9 faa4 	bl	8000a74 <__aeabi_dcmplt>
 800752c:	b148      	cbz	r0, 8007542 <_dtoa_r+0x162>
 800752e:	4650      	mov	r0, sl
 8007530:	f7f8 ffc4 	bl	80004bc <__aeabi_i2d>
 8007534:	4632      	mov	r2, r6
 8007536:	463b      	mov	r3, r7
 8007538:	f7f9 fa92 	bl	8000a60 <__aeabi_dcmpeq>
 800753c:	b908      	cbnz	r0, 8007542 <_dtoa_r+0x162>
 800753e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007542:	f1ba 0f16 	cmp.w	sl, #22
 8007546:	d859      	bhi.n	80075fc <_dtoa_r+0x21c>
 8007548:	4970      	ldr	r1, [pc, #448]	; (800770c <_dtoa_r+0x32c>)
 800754a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800754e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007552:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007556:	f7f9 faab 	bl	8000ab0 <__aeabi_dcmpgt>
 800755a:	2800      	cmp	r0, #0
 800755c:	d050      	beq.n	8007600 <_dtoa_r+0x220>
 800755e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007562:	2300      	movs	r3, #0
 8007564:	930f      	str	r3, [sp, #60]	; 0x3c
 8007566:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007568:	1b5d      	subs	r5, r3, r5
 800756a:	f1b5 0801 	subs.w	r8, r5, #1
 800756e:	bf49      	itett	mi
 8007570:	f1c5 0301 	rsbmi	r3, r5, #1
 8007574:	2300      	movpl	r3, #0
 8007576:	9305      	strmi	r3, [sp, #20]
 8007578:	f04f 0800 	movmi.w	r8, #0
 800757c:	bf58      	it	pl
 800757e:	9305      	strpl	r3, [sp, #20]
 8007580:	f1ba 0f00 	cmp.w	sl, #0
 8007584:	db3e      	blt.n	8007604 <_dtoa_r+0x224>
 8007586:	2300      	movs	r3, #0
 8007588:	44d0      	add	r8, sl
 800758a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800758e:	9307      	str	r3, [sp, #28]
 8007590:	9b06      	ldr	r3, [sp, #24]
 8007592:	2b09      	cmp	r3, #9
 8007594:	f200 8090 	bhi.w	80076b8 <_dtoa_r+0x2d8>
 8007598:	2b05      	cmp	r3, #5
 800759a:	bfc4      	itt	gt
 800759c:	3b04      	subgt	r3, #4
 800759e:	9306      	strgt	r3, [sp, #24]
 80075a0:	9b06      	ldr	r3, [sp, #24]
 80075a2:	f1a3 0302 	sub.w	r3, r3, #2
 80075a6:	bfcc      	ite	gt
 80075a8:	2500      	movgt	r5, #0
 80075aa:	2501      	movle	r5, #1
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	f200 808f 	bhi.w	80076d0 <_dtoa_r+0x2f0>
 80075b2:	e8df f003 	tbb	[pc, r3]
 80075b6:	7f7d      	.short	0x7f7d
 80075b8:	7131      	.short	0x7131
 80075ba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80075be:	441d      	add	r5, r3
 80075c0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80075c4:	2820      	cmp	r0, #32
 80075c6:	dd13      	ble.n	80075f0 <_dtoa_r+0x210>
 80075c8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80075cc:	9b00      	ldr	r3, [sp, #0]
 80075ce:	fa08 f800 	lsl.w	r8, r8, r0
 80075d2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80075d6:	fa23 f000 	lsr.w	r0, r3, r0
 80075da:	ea48 0000 	orr.w	r0, r8, r0
 80075de:	f7f8 ff5d 	bl	800049c <__aeabi_ui2d>
 80075e2:	2301      	movs	r3, #1
 80075e4:	4682      	mov	sl, r0
 80075e6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80075ea:	3d01      	subs	r5, #1
 80075ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80075ee:	e772      	b.n	80074d6 <_dtoa_r+0xf6>
 80075f0:	9b00      	ldr	r3, [sp, #0]
 80075f2:	f1c0 0020 	rsb	r0, r0, #32
 80075f6:	fa03 f000 	lsl.w	r0, r3, r0
 80075fa:	e7f0      	b.n	80075de <_dtoa_r+0x1fe>
 80075fc:	2301      	movs	r3, #1
 80075fe:	e7b1      	b.n	8007564 <_dtoa_r+0x184>
 8007600:	900f      	str	r0, [sp, #60]	; 0x3c
 8007602:	e7b0      	b.n	8007566 <_dtoa_r+0x186>
 8007604:	9b05      	ldr	r3, [sp, #20]
 8007606:	eba3 030a 	sub.w	r3, r3, sl
 800760a:	9305      	str	r3, [sp, #20]
 800760c:	f1ca 0300 	rsb	r3, sl, #0
 8007610:	9307      	str	r3, [sp, #28]
 8007612:	2300      	movs	r3, #0
 8007614:	930e      	str	r3, [sp, #56]	; 0x38
 8007616:	e7bb      	b.n	8007590 <_dtoa_r+0x1b0>
 8007618:	2301      	movs	r3, #1
 800761a:	930a      	str	r3, [sp, #40]	; 0x28
 800761c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800761e:	2b00      	cmp	r3, #0
 8007620:	dd59      	ble.n	80076d6 <_dtoa_r+0x2f6>
 8007622:	9302      	str	r3, [sp, #8]
 8007624:	4699      	mov	r9, r3
 8007626:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007628:	2200      	movs	r2, #0
 800762a:	6072      	str	r2, [r6, #4]
 800762c:	2204      	movs	r2, #4
 800762e:	f102 0014 	add.w	r0, r2, #20
 8007632:	4298      	cmp	r0, r3
 8007634:	6871      	ldr	r1, [r6, #4]
 8007636:	d953      	bls.n	80076e0 <_dtoa_r+0x300>
 8007638:	4620      	mov	r0, r4
 800763a:	f000 fe48 	bl	80082ce <_Balloc>
 800763e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007640:	6030      	str	r0, [r6, #0]
 8007642:	f1b9 0f0e 	cmp.w	r9, #14
 8007646:	f8d3 b000 	ldr.w	fp, [r3]
 800764a:	f200 80e6 	bhi.w	800781a <_dtoa_r+0x43a>
 800764e:	2d00      	cmp	r5, #0
 8007650:	f000 80e3 	beq.w	800781a <_dtoa_r+0x43a>
 8007654:	ed9d 7b00 	vldr	d7, [sp]
 8007658:	f1ba 0f00 	cmp.w	sl, #0
 800765c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007660:	dd74      	ble.n	800774c <_dtoa_r+0x36c>
 8007662:	4a2a      	ldr	r2, [pc, #168]	; (800770c <_dtoa_r+0x32c>)
 8007664:	f00a 030f 	and.w	r3, sl, #15
 8007668:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800766c:	ed93 7b00 	vldr	d7, [r3]
 8007670:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007674:	06f0      	lsls	r0, r6, #27
 8007676:	ed8d 7b08 	vstr	d7, [sp, #32]
 800767a:	d565      	bpl.n	8007748 <_dtoa_r+0x368>
 800767c:	4b24      	ldr	r3, [pc, #144]	; (8007710 <_dtoa_r+0x330>)
 800767e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007682:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007686:	f7f9 f8ad 	bl	80007e4 <__aeabi_ddiv>
 800768a:	e9cd 0100 	strd	r0, r1, [sp]
 800768e:	f006 060f 	and.w	r6, r6, #15
 8007692:	2503      	movs	r5, #3
 8007694:	4f1e      	ldr	r7, [pc, #120]	; (8007710 <_dtoa_r+0x330>)
 8007696:	e04c      	b.n	8007732 <_dtoa_r+0x352>
 8007698:	2301      	movs	r3, #1
 800769a:	930a      	str	r3, [sp, #40]	; 0x28
 800769c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800769e:	4453      	add	r3, sl
 80076a0:	f103 0901 	add.w	r9, r3, #1
 80076a4:	9302      	str	r3, [sp, #8]
 80076a6:	464b      	mov	r3, r9
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	bfb8      	it	lt
 80076ac:	2301      	movlt	r3, #1
 80076ae:	e7ba      	b.n	8007626 <_dtoa_r+0x246>
 80076b0:	2300      	movs	r3, #0
 80076b2:	e7b2      	b.n	800761a <_dtoa_r+0x23a>
 80076b4:	2300      	movs	r3, #0
 80076b6:	e7f0      	b.n	800769a <_dtoa_r+0x2ba>
 80076b8:	2501      	movs	r5, #1
 80076ba:	2300      	movs	r3, #0
 80076bc:	9306      	str	r3, [sp, #24]
 80076be:	950a      	str	r5, [sp, #40]	; 0x28
 80076c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076c4:	9302      	str	r3, [sp, #8]
 80076c6:	4699      	mov	r9, r3
 80076c8:	2200      	movs	r2, #0
 80076ca:	2312      	movs	r3, #18
 80076cc:	920b      	str	r2, [sp, #44]	; 0x2c
 80076ce:	e7aa      	b.n	8007626 <_dtoa_r+0x246>
 80076d0:	2301      	movs	r3, #1
 80076d2:	930a      	str	r3, [sp, #40]	; 0x28
 80076d4:	e7f4      	b.n	80076c0 <_dtoa_r+0x2e0>
 80076d6:	2301      	movs	r3, #1
 80076d8:	9302      	str	r3, [sp, #8]
 80076da:	4699      	mov	r9, r3
 80076dc:	461a      	mov	r2, r3
 80076de:	e7f5      	b.n	80076cc <_dtoa_r+0x2ec>
 80076e0:	3101      	adds	r1, #1
 80076e2:	6071      	str	r1, [r6, #4]
 80076e4:	0052      	lsls	r2, r2, #1
 80076e6:	e7a2      	b.n	800762e <_dtoa_r+0x24e>
 80076e8:	636f4361 	.word	0x636f4361
 80076ec:	3fd287a7 	.word	0x3fd287a7
 80076f0:	8b60c8b3 	.word	0x8b60c8b3
 80076f4:	3fc68a28 	.word	0x3fc68a28
 80076f8:	509f79fb 	.word	0x509f79fb
 80076fc:	3fd34413 	.word	0x3fd34413
 8007700:	7ff00000 	.word	0x7ff00000
 8007704:	080095e5 	.word	0x080095e5
 8007708:	3ff80000 	.word	0x3ff80000
 800770c:	08009680 	.word	0x08009680
 8007710:	08009658 	.word	0x08009658
 8007714:	080095ef 	.word	0x080095ef
 8007718:	07f1      	lsls	r1, r6, #31
 800771a:	d508      	bpl.n	800772e <_dtoa_r+0x34e>
 800771c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007724:	f7f8 ff34 	bl	8000590 <__aeabi_dmul>
 8007728:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800772c:	3501      	adds	r5, #1
 800772e:	1076      	asrs	r6, r6, #1
 8007730:	3708      	adds	r7, #8
 8007732:	2e00      	cmp	r6, #0
 8007734:	d1f0      	bne.n	8007718 <_dtoa_r+0x338>
 8007736:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800773a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800773e:	f7f9 f851 	bl	80007e4 <__aeabi_ddiv>
 8007742:	e9cd 0100 	strd	r0, r1, [sp]
 8007746:	e01a      	b.n	800777e <_dtoa_r+0x39e>
 8007748:	2502      	movs	r5, #2
 800774a:	e7a3      	b.n	8007694 <_dtoa_r+0x2b4>
 800774c:	f000 80a0 	beq.w	8007890 <_dtoa_r+0x4b0>
 8007750:	f1ca 0600 	rsb	r6, sl, #0
 8007754:	4b9f      	ldr	r3, [pc, #636]	; (80079d4 <_dtoa_r+0x5f4>)
 8007756:	4fa0      	ldr	r7, [pc, #640]	; (80079d8 <_dtoa_r+0x5f8>)
 8007758:	f006 020f 	and.w	r2, r6, #15
 800775c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007768:	f7f8 ff12 	bl	8000590 <__aeabi_dmul>
 800776c:	e9cd 0100 	strd	r0, r1, [sp]
 8007770:	1136      	asrs	r6, r6, #4
 8007772:	2300      	movs	r3, #0
 8007774:	2502      	movs	r5, #2
 8007776:	2e00      	cmp	r6, #0
 8007778:	d17f      	bne.n	800787a <_dtoa_r+0x49a>
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e1      	bne.n	8007742 <_dtoa_r+0x362>
 800777e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007780:	2b00      	cmp	r3, #0
 8007782:	f000 8087 	beq.w	8007894 <_dtoa_r+0x4b4>
 8007786:	e9dd 6700 	ldrd	r6, r7, [sp]
 800778a:	2200      	movs	r2, #0
 800778c:	4b93      	ldr	r3, [pc, #588]	; (80079dc <_dtoa_r+0x5fc>)
 800778e:	4630      	mov	r0, r6
 8007790:	4639      	mov	r1, r7
 8007792:	f7f9 f96f 	bl	8000a74 <__aeabi_dcmplt>
 8007796:	2800      	cmp	r0, #0
 8007798:	d07c      	beq.n	8007894 <_dtoa_r+0x4b4>
 800779a:	f1b9 0f00 	cmp.w	r9, #0
 800779e:	d079      	beq.n	8007894 <_dtoa_r+0x4b4>
 80077a0:	9b02      	ldr	r3, [sp, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	dd35      	ble.n	8007812 <_dtoa_r+0x432>
 80077a6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80077aa:	9308      	str	r3, [sp, #32]
 80077ac:	4639      	mov	r1, r7
 80077ae:	2200      	movs	r2, #0
 80077b0:	4b8b      	ldr	r3, [pc, #556]	; (80079e0 <_dtoa_r+0x600>)
 80077b2:	4630      	mov	r0, r6
 80077b4:	f7f8 feec 	bl	8000590 <__aeabi_dmul>
 80077b8:	e9cd 0100 	strd	r0, r1, [sp]
 80077bc:	9f02      	ldr	r7, [sp, #8]
 80077be:	3501      	adds	r5, #1
 80077c0:	4628      	mov	r0, r5
 80077c2:	f7f8 fe7b 	bl	80004bc <__aeabi_i2d>
 80077c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077ca:	f7f8 fee1 	bl	8000590 <__aeabi_dmul>
 80077ce:	2200      	movs	r2, #0
 80077d0:	4b84      	ldr	r3, [pc, #528]	; (80079e4 <_dtoa_r+0x604>)
 80077d2:	f7f8 fd27 	bl	8000224 <__adddf3>
 80077d6:	4605      	mov	r5, r0
 80077d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80077dc:	2f00      	cmp	r7, #0
 80077de:	d15d      	bne.n	800789c <_dtoa_r+0x4bc>
 80077e0:	2200      	movs	r2, #0
 80077e2:	4b81      	ldr	r3, [pc, #516]	; (80079e8 <_dtoa_r+0x608>)
 80077e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077e8:	f7f8 fd1a 	bl	8000220 <__aeabi_dsub>
 80077ec:	462a      	mov	r2, r5
 80077ee:	4633      	mov	r3, r6
 80077f0:	e9cd 0100 	strd	r0, r1, [sp]
 80077f4:	f7f9 f95c 	bl	8000ab0 <__aeabi_dcmpgt>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f040 8288 	bne.w	8007d0e <_dtoa_r+0x92e>
 80077fe:	462a      	mov	r2, r5
 8007800:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007804:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007808:	f7f9 f934 	bl	8000a74 <__aeabi_dcmplt>
 800780c:	2800      	cmp	r0, #0
 800780e:	f040 827c 	bne.w	8007d0a <_dtoa_r+0x92a>
 8007812:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007816:	e9cd 2300 	strd	r2, r3, [sp]
 800781a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800781c:	2b00      	cmp	r3, #0
 800781e:	f2c0 8150 	blt.w	8007ac2 <_dtoa_r+0x6e2>
 8007822:	f1ba 0f0e 	cmp.w	sl, #14
 8007826:	f300 814c 	bgt.w	8007ac2 <_dtoa_r+0x6e2>
 800782a:	4b6a      	ldr	r3, [pc, #424]	; (80079d4 <_dtoa_r+0x5f4>)
 800782c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007830:	ed93 7b00 	vldr	d7, [r3]
 8007834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007836:	2b00      	cmp	r3, #0
 8007838:	ed8d 7b02 	vstr	d7, [sp, #8]
 800783c:	f280 80d8 	bge.w	80079f0 <_dtoa_r+0x610>
 8007840:	f1b9 0f00 	cmp.w	r9, #0
 8007844:	f300 80d4 	bgt.w	80079f0 <_dtoa_r+0x610>
 8007848:	f040 825e 	bne.w	8007d08 <_dtoa_r+0x928>
 800784c:	2200      	movs	r2, #0
 800784e:	4b66      	ldr	r3, [pc, #408]	; (80079e8 <_dtoa_r+0x608>)
 8007850:	ec51 0b17 	vmov	r0, r1, d7
 8007854:	f7f8 fe9c 	bl	8000590 <__aeabi_dmul>
 8007858:	e9dd 2300 	ldrd	r2, r3, [sp]
 800785c:	f7f9 f91e 	bl	8000a9c <__aeabi_dcmpge>
 8007860:	464f      	mov	r7, r9
 8007862:	464e      	mov	r6, r9
 8007864:	2800      	cmp	r0, #0
 8007866:	f040 8234 	bne.w	8007cd2 <_dtoa_r+0x8f2>
 800786a:	2331      	movs	r3, #49	; 0x31
 800786c:	f10b 0501 	add.w	r5, fp, #1
 8007870:	f88b 3000 	strb.w	r3, [fp]
 8007874:	f10a 0a01 	add.w	sl, sl, #1
 8007878:	e22f      	b.n	8007cda <_dtoa_r+0x8fa>
 800787a:	07f2      	lsls	r2, r6, #31
 800787c:	d505      	bpl.n	800788a <_dtoa_r+0x4aa>
 800787e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007882:	f7f8 fe85 	bl	8000590 <__aeabi_dmul>
 8007886:	3501      	adds	r5, #1
 8007888:	2301      	movs	r3, #1
 800788a:	1076      	asrs	r6, r6, #1
 800788c:	3708      	adds	r7, #8
 800788e:	e772      	b.n	8007776 <_dtoa_r+0x396>
 8007890:	2502      	movs	r5, #2
 8007892:	e774      	b.n	800777e <_dtoa_r+0x39e>
 8007894:	f8cd a020 	str.w	sl, [sp, #32]
 8007898:	464f      	mov	r7, r9
 800789a:	e791      	b.n	80077c0 <_dtoa_r+0x3e0>
 800789c:	4b4d      	ldr	r3, [pc, #308]	; (80079d4 <_dtoa_r+0x5f4>)
 800789e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078a2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80078a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d047      	beq.n	800793c <_dtoa_r+0x55c>
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	2000      	movs	r0, #0
 80078b2:	494e      	ldr	r1, [pc, #312]	; (80079ec <_dtoa_r+0x60c>)
 80078b4:	f7f8 ff96 	bl	80007e4 <__aeabi_ddiv>
 80078b8:	462a      	mov	r2, r5
 80078ba:	4633      	mov	r3, r6
 80078bc:	f7f8 fcb0 	bl	8000220 <__aeabi_dsub>
 80078c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80078c4:	465d      	mov	r5, fp
 80078c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078ca:	f7f9 f911 	bl	8000af0 <__aeabi_d2iz>
 80078ce:	4606      	mov	r6, r0
 80078d0:	f7f8 fdf4 	bl	80004bc <__aeabi_i2d>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078dc:	f7f8 fca0 	bl	8000220 <__aeabi_dsub>
 80078e0:	3630      	adds	r6, #48	; 0x30
 80078e2:	f805 6b01 	strb.w	r6, [r5], #1
 80078e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80078ea:	e9cd 0100 	strd	r0, r1, [sp]
 80078ee:	f7f9 f8c1 	bl	8000a74 <__aeabi_dcmplt>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	d163      	bne.n	80079be <_dtoa_r+0x5de>
 80078f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078fa:	2000      	movs	r0, #0
 80078fc:	4937      	ldr	r1, [pc, #220]	; (80079dc <_dtoa_r+0x5fc>)
 80078fe:	f7f8 fc8f 	bl	8000220 <__aeabi_dsub>
 8007902:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007906:	f7f9 f8b5 	bl	8000a74 <__aeabi_dcmplt>
 800790a:	2800      	cmp	r0, #0
 800790c:	f040 80b7 	bne.w	8007a7e <_dtoa_r+0x69e>
 8007910:	eba5 030b 	sub.w	r3, r5, fp
 8007914:	429f      	cmp	r7, r3
 8007916:	f77f af7c 	ble.w	8007812 <_dtoa_r+0x432>
 800791a:	2200      	movs	r2, #0
 800791c:	4b30      	ldr	r3, [pc, #192]	; (80079e0 <_dtoa_r+0x600>)
 800791e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007922:	f7f8 fe35 	bl	8000590 <__aeabi_dmul>
 8007926:	2200      	movs	r2, #0
 8007928:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800792c:	4b2c      	ldr	r3, [pc, #176]	; (80079e0 <_dtoa_r+0x600>)
 800792e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007932:	f7f8 fe2d 	bl	8000590 <__aeabi_dmul>
 8007936:	e9cd 0100 	strd	r0, r1, [sp]
 800793a:	e7c4      	b.n	80078c6 <_dtoa_r+0x4e6>
 800793c:	462a      	mov	r2, r5
 800793e:	4633      	mov	r3, r6
 8007940:	f7f8 fe26 	bl	8000590 <__aeabi_dmul>
 8007944:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007948:	eb0b 0507 	add.w	r5, fp, r7
 800794c:	465e      	mov	r6, fp
 800794e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007952:	f7f9 f8cd 	bl	8000af0 <__aeabi_d2iz>
 8007956:	4607      	mov	r7, r0
 8007958:	f7f8 fdb0 	bl	80004bc <__aeabi_i2d>
 800795c:	3730      	adds	r7, #48	; 0x30
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007966:	f7f8 fc5b 	bl	8000220 <__aeabi_dsub>
 800796a:	f806 7b01 	strb.w	r7, [r6], #1
 800796e:	42ae      	cmp	r6, r5
 8007970:	e9cd 0100 	strd	r0, r1, [sp]
 8007974:	f04f 0200 	mov.w	r2, #0
 8007978:	d126      	bne.n	80079c8 <_dtoa_r+0x5e8>
 800797a:	4b1c      	ldr	r3, [pc, #112]	; (80079ec <_dtoa_r+0x60c>)
 800797c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007980:	f7f8 fc50 	bl	8000224 <__adddf3>
 8007984:	4602      	mov	r2, r0
 8007986:	460b      	mov	r3, r1
 8007988:	e9dd 0100 	ldrd	r0, r1, [sp]
 800798c:	f7f9 f890 	bl	8000ab0 <__aeabi_dcmpgt>
 8007990:	2800      	cmp	r0, #0
 8007992:	d174      	bne.n	8007a7e <_dtoa_r+0x69e>
 8007994:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007998:	2000      	movs	r0, #0
 800799a:	4914      	ldr	r1, [pc, #80]	; (80079ec <_dtoa_r+0x60c>)
 800799c:	f7f8 fc40 	bl	8000220 <__aeabi_dsub>
 80079a0:	4602      	mov	r2, r0
 80079a2:	460b      	mov	r3, r1
 80079a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079a8:	f7f9 f864 	bl	8000a74 <__aeabi_dcmplt>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f43f af30 	beq.w	8007812 <_dtoa_r+0x432>
 80079b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079b6:	2b30      	cmp	r3, #48	; 0x30
 80079b8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80079bc:	d002      	beq.n	80079c4 <_dtoa_r+0x5e4>
 80079be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80079c2:	e04a      	b.n	8007a5a <_dtoa_r+0x67a>
 80079c4:	4615      	mov	r5, r2
 80079c6:	e7f4      	b.n	80079b2 <_dtoa_r+0x5d2>
 80079c8:	4b05      	ldr	r3, [pc, #20]	; (80079e0 <_dtoa_r+0x600>)
 80079ca:	f7f8 fde1 	bl	8000590 <__aeabi_dmul>
 80079ce:	e9cd 0100 	strd	r0, r1, [sp]
 80079d2:	e7bc      	b.n	800794e <_dtoa_r+0x56e>
 80079d4:	08009680 	.word	0x08009680
 80079d8:	08009658 	.word	0x08009658
 80079dc:	3ff00000 	.word	0x3ff00000
 80079e0:	40240000 	.word	0x40240000
 80079e4:	401c0000 	.word	0x401c0000
 80079e8:	40140000 	.word	0x40140000
 80079ec:	3fe00000 	.word	0x3fe00000
 80079f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079f4:	465d      	mov	r5, fp
 80079f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80079fa:	4630      	mov	r0, r6
 80079fc:	4639      	mov	r1, r7
 80079fe:	f7f8 fef1 	bl	80007e4 <__aeabi_ddiv>
 8007a02:	f7f9 f875 	bl	8000af0 <__aeabi_d2iz>
 8007a06:	4680      	mov	r8, r0
 8007a08:	f7f8 fd58 	bl	80004bc <__aeabi_i2d>
 8007a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a10:	f7f8 fdbe 	bl	8000590 <__aeabi_dmul>
 8007a14:	4602      	mov	r2, r0
 8007a16:	460b      	mov	r3, r1
 8007a18:	4630      	mov	r0, r6
 8007a1a:	4639      	mov	r1, r7
 8007a1c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007a20:	f7f8 fbfe 	bl	8000220 <__aeabi_dsub>
 8007a24:	f805 6b01 	strb.w	r6, [r5], #1
 8007a28:	eba5 060b 	sub.w	r6, r5, fp
 8007a2c:	45b1      	cmp	r9, r6
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	d139      	bne.n	8007aa8 <_dtoa_r+0x6c8>
 8007a34:	f7f8 fbf6 	bl	8000224 <__adddf3>
 8007a38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a3c:	4606      	mov	r6, r0
 8007a3e:	460f      	mov	r7, r1
 8007a40:	f7f9 f836 	bl	8000ab0 <__aeabi_dcmpgt>
 8007a44:	b9c8      	cbnz	r0, 8007a7a <_dtoa_r+0x69a>
 8007a46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	4639      	mov	r1, r7
 8007a4e:	f7f9 f807 	bl	8000a60 <__aeabi_dcmpeq>
 8007a52:	b110      	cbz	r0, 8007a5a <_dtoa_r+0x67a>
 8007a54:	f018 0f01 	tst.w	r8, #1
 8007a58:	d10f      	bne.n	8007a7a <_dtoa_r+0x69a>
 8007a5a:	9904      	ldr	r1, [sp, #16]
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f000 fc6a 	bl	8008336 <_Bfree>
 8007a62:	2300      	movs	r3, #0
 8007a64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a66:	702b      	strb	r3, [r5, #0]
 8007a68:	f10a 0301 	add.w	r3, sl, #1
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 8241 	beq.w	8007ef8 <_dtoa_r+0xb18>
 8007a76:	601d      	str	r5, [r3, #0]
 8007a78:	e23e      	b.n	8007ef8 <_dtoa_r+0xb18>
 8007a7a:	f8cd a020 	str.w	sl, [sp, #32]
 8007a7e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a82:	2a39      	cmp	r2, #57	; 0x39
 8007a84:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007a88:	d108      	bne.n	8007a9c <_dtoa_r+0x6bc>
 8007a8a:	459b      	cmp	fp, r3
 8007a8c:	d10a      	bne.n	8007aa4 <_dtoa_r+0x6c4>
 8007a8e:	9b08      	ldr	r3, [sp, #32]
 8007a90:	3301      	adds	r3, #1
 8007a92:	9308      	str	r3, [sp, #32]
 8007a94:	2330      	movs	r3, #48	; 0x30
 8007a96:	f88b 3000 	strb.w	r3, [fp]
 8007a9a:	465b      	mov	r3, fp
 8007a9c:	781a      	ldrb	r2, [r3, #0]
 8007a9e:	3201      	adds	r2, #1
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e78c      	b.n	80079be <_dtoa_r+0x5de>
 8007aa4:	461d      	mov	r5, r3
 8007aa6:	e7ea      	b.n	8007a7e <_dtoa_r+0x69e>
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4b9b      	ldr	r3, [pc, #620]	; (8007d18 <_dtoa_r+0x938>)
 8007aac:	f7f8 fd70 	bl	8000590 <__aeabi_dmul>
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	4606      	mov	r6, r0
 8007ab6:	460f      	mov	r7, r1
 8007ab8:	f7f8 ffd2 	bl	8000a60 <__aeabi_dcmpeq>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	d09a      	beq.n	80079f6 <_dtoa_r+0x616>
 8007ac0:	e7cb      	b.n	8007a5a <_dtoa_r+0x67a>
 8007ac2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ac4:	2a00      	cmp	r2, #0
 8007ac6:	f000 808b 	beq.w	8007be0 <_dtoa_r+0x800>
 8007aca:	9a06      	ldr	r2, [sp, #24]
 8007acc:	2a01      	cmp	r2, #1
 8007ace:	dc6e      	bgt.n	8007bae <_dtoa_r+0x7ce>
 8007ad0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ad2:	2a00      	cmp	r2, #0
 8007ad4:	d067      	beq.n	8007ba6 <_dtoa_r+0x7c6>
 8007ad6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ada:	9f07      	ldr	r7, [sp, #28]
 8007adc:	9d05      	ldr	r5, [sp, #20]
 8007ade:	9a05      	ldr	r2, [sp, #20]
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	441a      	add	r2, r3
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	9205      	str	r2, [sp, #20]
 8007ae8:	4498      	add	r8, r3
 8007aea:	f000 fcc4 	bl	8008476 <__i2b>
 8007aee:	4606      	mov	r6, r0
 8007af0:	2d00      	cmp	r5, #0
 8007af2:	dd0c      	ble.n	8007b0e <_dtoa_r+0x72e>
 8007af4:	f1b8 0f00 	cmp.w	r8, #0
 8007af8:	dd09      	ble.n	8007b0e <_dtoa_r+0x72e>
 8007afa:	4545      	cmp	r5, r8
 8007afc:	9a05      	ldr	r2, [sp, #20]
 8007afe:	462b      	mov	r3, r5
 8007b00:	bfa8      	it	ge
 8007b02:	4643      	movge	r3, r8
 8007b04:	1ad2      	subs	r2, r2, r3
 8007b06:	9205      	str	r2, [sp, #20]
 8007b08:	1aed      	subs	r5, r5, r3
 8007b0a:	eba8 0803 	sub.w	r8, r8, r3
 8007b0e:	9b07      	ldr	r3, [sp, #28]
 8007b10:	b1eb      	cbz	r3, 8007b4e <_dtoa_r+0x76e>
 8007b12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d067      	beq.n	8007be8 <_dtoa_r+0x808>
 8007b18:	b18f      	cbz	r7, 8007b3e <_dtoa_r+0x75e>
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	463a      	mov	r2, r7
 8007b1e:	4620      	mov	r0, r4
 8007b20:	f000 fd48 	bl	80085b4 <__pow5mult>
 8007b24:	9a04      	ldr	r2, [sp, #16]
 8007b26:	4601      	mov	r1, r0
 8007b28:	4606      	mov	r6, r0
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	f000 fcac 	bl	8008488 <__multiply>
 8007b30:	9904      	ldr	r1, [sp, #16]
 8007b32:	9008      	str	r0, [sp, #32]
 8007b34:	4620      	mov	r0, r4
 8007b36:	f000 fbfe 	bl	8008336 <_Bfree>
 8007b3a:	9b08      	ldr	r3, [sp, #32]
 8007b3c:	9304      	str	r3, [sp, #16]
 8007b3e:	9b07      	ldr	r3, [sp, #28]
 8007b40:	1bda      	subs	r2, r3, r7
 8007b42:	d004      	beq.n	8007b4e <_dtoa_r+0x76e>
 8007b44:	9904      	ldr	r1, [sp, #16]
 8007b46:	4620      	mov	r0, r4
 8007b48:	f000 fd34 	bl	80085b4 <__pow5mult>
 8007b4c:	9004      	str	r0, [sp, #16]
 8007b4e:	2101      	movs	r1, #1
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 fc90 	bl	8008476 <__i2b>
 8007b56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b58:	4607      	mov	r7, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 81d0 	beq.w	8007f00 <_dtoa_r+0xb20>
 8007b60:	461a      	mov	r2, r3
 8007b62:	4601      	mov	r1, r0
 8007b64:	4620      	mov	r0, r4
 8007b66:	f000 fd25 	bl	80085b4 <__pow5mult>
 8007b6a:	9b06      	ldr	r3, [sp, #24]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	4607      	mov	r7, r0
 8007b70:	dc40      	bgt.n	8007bf4 <_dtoa_r+0x814>
 8007b72:	9b00      	ldr	r3, [sp, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d139      	bne.n	8007bec <_dtoa_r+0x80c>
 8007b78:	9b01      	ldr	r3, [sp, #4]
 8007b7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d136      	bne.n	8007bf0 <_dtoa_r+0x810>
 8007b82:	9b01      	ldr	r3, [sp, #4]
 8007b84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b88:	0d1b      	lsrs	r3, r3, #20
 8007b8a:	051b      	lsls	r3, r3, #20
 8007b8c:	b12b      	cbz	r3, 8007b9a <_dtoa_r+0x7ba>
 8007b8e:	9b05      	ldr	r3, [sp, #20]
 8007b90:	3301      	adds	r3, #1
 8007b92:	9305      	str	r3, [sp, #20]
 8007b94:	f108 0801 	add.w	r8, r8, #1
 8007b98:	2301      	movs	r3, #1
 8007b9a:	9307      	str	r3, [sp, #28]
 8007b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d12a      	bne.n	8007bf8 <_dtoa_r+0x818>
 8007ba2:	2001      	movs	r0, #1
 8007ba4:	e030      	b.n	8007c08 <_dtoa_r+0x828>
 8007ba6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ba8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007bac:	e795      	b.n	8007ada <_dtoa_r+0x6fa>
 8007bae:	9b07      	ldr	r3, [sp, #28]
 8007bb0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8007bb4:	42bb      	cmp	r3, r7
 8007bb6:	bfbf      	itttt	lt
 8007bb8:	9b07      	ldrlt	r3, [sp, #28]
 8007bba:	9707      	strlt	r7, [sp, #28]
 8007bbc:	1afa      	sublt	r2, r7, r3
 8007bbe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007bc0:	bfbb      	ittet	lt
 8007bc2:	189b      	addlt	r3, r3, r2
 8007bc4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007bc6:	1bdf      	subge	r7, r3, r7
 8007bc8:	2700      	movlt	r7, #0
 8007bca:	f1b9 0f00 	cmp.w	r9, #0
 8007bce:	bfb5      	itete	lt
 8007bd0:	9b05      	ldrlt	r3, [sp, #20]
 8007bd2:	9d05      	ldrge	r5, [sp, #20]
 8007bd4:	eba3 0509 	sublt.w	r5, r3, r9
 8007bd8:	464b      	movge	r3, r9
 8007bda:	bfb8      	it	lt
 8007bdc:	2300      	movlt	r3, #0
 8007bde:	e77e      	b.n	8007ade <_dtoa_r+0x6fe>
 8007be0:	9f07      	ldr	r7, [sp, #28]
 8007be2:	9d05      	ldr	r5, [sp, #20]
 8007be4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007be6:	e783      	b.n	8007af0 <_dtoa_r+0x710>
 8007be8:	9a07      	ldr	r2, [sp, #28]
 8007bea:	e7ab      	b.n	8007b44 <_dtoa_r+0x764>
 8007bec:	2300      	movs	r3, #0
 8007bee:	e7d4      	b.n	8007b9a <_dtoa_r+0x7ba>
 8007bf0:	9b00      	ldr	r3, [sp, #0]
 8007bf2:	e7d2      	b.n	8007b9a <_dtoa_r+0x7ba>
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	9307      	str	r3, [sp, #28]
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007bfe:	6918      	ldr	r0, [r3, #16]
 8007c00:	f000 fbeb 	bl	80083da <__hi0bits>
 8007c04:	f1c0 0020 	rsb	r0, r0, #32
 8007c08:	4440      	add	r0, r8
 8007c0a:	f010 001f 	ands.w	r0, r0, #31
 8007c0e:	d047      	beq.n	8007ca0 <_dtoa_r+0x8c0>
 8007c10:	f1c0 0320 	rsb	r3, r0, #32
 8007c14:	2b04      	cmp	r3, #4
 8007c16:	dd3b      	ble.n	8007c90 <_dtoa_r+0x8b0>
 8007c18:	9b05      	ldr	r3, [sp, #20]
 8007c1a:	f1c0 001c 	rsb	r0, r0, #28
 8007c1e:	4403      	add	r3, r0
 8007c20:	9305      	str	r3, [sp, #20]
 8007c22:	4405      	add	r5, r0
 8007c24:	4480      	add	r8, r0
 8007c26:	9b05      	ldr	r3, [sp, #20]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	dd05      	ble.n	8007c38 <_dtoa_r+0x858>
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	9904      	ldr	r1, [sp, #16]
 8007c30:	4620      	mov	r0, r4
 8007c32:	f000 fd0d 	bl	8008650 <__lshift>
 8007c36:	9004      	str	r0, [sp, #16]
 8007c38:	f1b8 0f00 	cmp.w	r8, #0
 8007c3c:	dd05      	ble.n	8007c4a <_dtoa_r+0x86a>
 8007c3e:	4639      	mov	r1, r7
 8007c40:	4642      	mov	r2, r8
 8007c42:	4620      	mov	r0, r4
 8007c44:	f000 fd04 	bl	8008650 <__lshift>
 8007c48:	4607      	mov	r7, r0
 8007c4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c4c:	b353      	cbz	r3, 8007ca4 <_dtoa_r+0x8c4>
 8007c4e:	4639      	mov	r1, r7
 8007c50:	9804      	ldr	r0, [sp, #16]
 8007c52:	f000 fd51 	bl	80086f8 <__mcmp>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	da24      	bge.n	8007ca4 <_dtoa_r+0x8c4>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	220a      	movs	r2, #10
 8007c5e:	9904      	ldr	r1, [sp, #16]
 8007c60:	4620      	mov	r0, r4
 8007c62:	f000 fb7f 	bl	8008364 <__multadd>
 8007c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c68:	9004      	str	r0, [sp, #16]
 8007c6a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 814d 	beq.w	8007f0e <_dtoa_r+0xb2e>
 8007c74:	2300      	movs	r3, #0
 8007c76:	4631      	mov	r1, r6
 8007c78:	220a      	movs	r2, #10
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 fb72 	bl	8008364 <__multadd>
 8007c80:	9b02      	ldr	r3, [sp, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	4606      	mov	r6, r0
 8007c86:	dc4f      	bgt.n	8007d28 <_dtoa_r+0x948>
 8007c88:	9b06      	ldr	r3, [sp, #24]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	dd4c      	ble.n	8007d28 <_dtoa_r+0x948>
 8007c8e:	e011      	b.n	8007cb4 <_dtoa_r+0x8d4>
 8007c90:	d0c9      	beq.n	8007c26 <_dtoa_r+0x846>
 8007c92:	9a05      	ldr	r2, [sp, #20]
 8007c94:	331c      	adds	r3, #28
 8007c96:	441a      	add	r2, r3
 8007c98:	9205      	str	r2, [sp, #20]
 8007c9a:	441d      	add	r5, r3
 8007c9c:	4498      	add	r8, r3
 8007c9e:	e7c2      	b.n	8007c26 <_dtoa_r+0x846>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	e7f6      	b.n	8007c92 <_dtoa_r+0x8b2>
 8007ca4:	f1b9 0f00 	cmp.w	r9, #0
 8007ca8:	dc38      	bgt.n	8007d1c <_dtoa_r+0x93c>
 8007caa:	9b06      	ldr	r3, [sp, #24]
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	dd35      	ble.n	8007d1c <_dtoa_r+0x93c>
 8007cb0:	f8cd 9008 	str.w	r9, [sp, #8]
 8007cb4:	9b02      	ldr	r3, [sp, #8]
 8007cb6:	b963      	cbnz	r3, 8007cd2 <_dtoa_r+0x8f2>
 8007cb8:	4639      	mov	r1, r7
 8007cba:	2205      	movs	r2, #5
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	f000 fb51 	bl	8008364 <__multadd>
 8007cc2:	4601      	mov	r1, r0
 8007cc4:	4607      	mov	r7, r0
 8007cc6:	9804      	ldr	r0, [sp, #16]
 8007cc8:	f000 fd16 	bl	80086f8 <__mcmp>
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	f73f adcc 	bgt.w	800786a <_dtoa_r+0x48a>
 8007cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd4:	465d      	mov	r5, fp
 8007cd6:	ea6f 0a03 	mvn.w	sl, r3
 8007cda:	f04f 0900 	mov.w	r9, #0
 8007cde:	4639      	mov	r1, r7
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f000 fb28 	bl	8008336 <_Bfree>
 8007ce6:	2e00      	cmp	r6, #0
 8007ce8:	f43f aeb7 	beq.w	8007a5a <_dtoa_r+0x67a>
 8007cec:	f1b9 0f00 	cmp.w	r9, #0
 8007cf0:	d005      	beq.n	8007cfe <_dtoa_r+0x91e>
 8007cf2:	45b1      	cmp	r9, r6
 8007cf4:	d003      	beq.n	8007cfe <_dtoa_r+0x91e>
 8007cf6:	4649      	mov	r1, r9
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f000 fb1c 	bl	8008336 <_Bfree>
 8007cfe:	4631      	mov	r1, r6
 8007d00:	4620      	mov	r0, r4
 8007d02:	f000 fb18 	bl	8008336 <_Bfree>
 8007d06:	e6a8      	b.n	8007a5a <_dtoa_r+0x67a>
 8007d08:	2700      	movs	r7, #0
 8007d0a:	463e      	mov	r6, r7
 8007d0c:	e7e1      	b.n	8007cd2 <_dtoa_r+0x8f2>
 8007d0e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007d12:	463e      	mov	r6, r7
 8007d14:	e5a9      	b.n	800786a <_dtoa_r+0x48a>
 8007d16:	bf00      	nop
 8007d18:	40240000 	.word	0x40240000
 8007d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d1e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80fa 	beq.w	8007f1c <_dtoa_r+0xb3c>
 8007d28:	2d00      	cmp	r5, #0
 8007d2a:	dd05      	ble.n	8007d38 <_dtoa_r+0x958>
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	462a      	mov	r2, r5
 8007d30:	4620      	mov	r0, r4
 8007d32:	f000 fc8d 	bl	8008650 <__lshift>
 8007d36:	4606      	mov	r6, r0
 8007d38:	9b07      	ldr	r3, [sp, #28]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d04c      	beq.n	8007dd8 <_dtoa_r+0x9f8>
 8007d3e:	6871      	ldr	r1, [r6, #4]
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 fac4 	bl	80082ce <_Balloc>
 8007d46:	6932      	ldr	r2, [r6, #16]
 8007d48:	3202      	adds	r2, #2
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	0092      	lsls	r2, r2, #2
 8007d4e:	f106 010c 	add.w	r1, r6, #12
 8007d52:	300c      	adds	r0, #12
 8007d54:	f000 fab0 	bl	80082b8 <memcpy>
 8007d58:	2201      	movs	r2, #1
 8007d5a:	4629      	mov	r1, r5
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	f000 fc77 	bl	8008650 <__lshift>
 8007d62:	9b00      	ldr	r3, [sp, #0]
 8007d64:	f8cd b014 	str.w	fp, [sp, #20]
 8007d68:	f003 0301 	and.w	r3, r3, #1
 8007d6c:	46b1      	mov	r9, r6
 8007d6e:	9307      	str	r3, [sp, #28]
 8007d70:	4606      	mov	r6, r0
 8007d72:	4639      	mov	r1, r7
 8007d74:	9804      	ldr	r0, [sp, #16]
 8007d76:	f7ff faa5 	bl	80072c4 <quorem>
 8007d7a:	4649      	mov	r1, r9
 8007d7c:	4605      	mov	r5, r0
 8007d7e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007d82:	9804      	ldr	r0, [sp, #16]
 8007d84:	f000 fcb8 	bl	80086f8 <__mcmp>
 8007d88:	4632      	mov	r2, r6
 8007d8a:	9000      	str	r0, [sp, #0]
 8007d8c:	4639      	mov	r1, r7
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 fccc 	bl	800872c <__mdiff>
 8007d94:	68c3      	ldr	r3, [r0, #12]
 8007d96:	4602      	mov	r2, r0
 8007d98:	bb03      	cbnz	r3, 8007ddc <_dtoa_r+0x9fc>
 8007d9a:	4601      	mov	r1, r0
 8007d9c:	9008      	str	r0, [sp, #32]
 8007d9e:	9804      	ldr	r0, [sp, #16]
 8007da0:	f000 fcaa 	bl	80086f8 <__mcmp>
 8007da4:	9a08      	ldr	r2, [sp, #32]
 8007da6:	4603      	mov	r3, r0
 8007da8:	4611      	mov	r1, r2
 8007daa:	4620      	mov	r0, r4
 8007dac:	9308      	str	r3, [sp, #32]
 8007dae:	f000 fac2 	bl	8008336 <_Bfree>
 8007db2:	9b08      	ldr	r3, [sp, #32]
 8007db4:	b9a3      	cbnz	r3, 8007de0 <_dtoa_r+0xa00>
 8007db6:	9a06      	ldr	r2, [sp, #24]
 8007db8:	b992      	cbnz	r2, 8007de0 <_dtoa_r+0xa00>
 8007dba:	9a07      	ldr	r2, [sp, #28]
 8007dbc:	b982      	cbnz	r2, 8007de0 <_dtoa_r+0xa00>
 8007dbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007dc2:	d029      	beq.n	8007e18 <_dtoa_r+0xa38>
 8007dc4:	9b00      	ldr	r3, [sp, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	dd01      	ble.n	8007dce <_dtoa_r+0x9ee>
 8007dca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007dce:	9b05      	ldr	r3, [sp, #20]
 8007dd0:	1c5d      	adds	r5, r3, #1
 8007dd2:	f883 8000 	strb.w	r8, [r3]
 8007dd6:	e782      	b.n	8007cde <_dtoa_r+0x8fe>
 8007dd8:	4630      	mov	r0, r6
 8007dda:	e7c2      	b.n	8007d62 <_dtoa_r+0x982>
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e7e3      	b.n	8007da8 <_dtoa_r+0x9c8>
 8007de0:	9a00      	ldr	r2, [sp, #0]
 8007de2:	2a00      	cmp	r2, #0
 8007de4:	db04      	blt.n	8007df0 <_dtoa_r+0xa10>
 8007de6:	d125      	bne.n	8007e34 <_dtoa_r+0xa54>
 8007de8:	9a06      	ldr	r2, [sp, #24]
 8007dea:	bb1a      	cbnz	r2, 8007e34 <_dtoa_r+0xa54>
 8007dec:	9a07      	ldr	r2, [sp, #28]
 8007dee:	bb0a      	cbnz	r2, 8007e34 <_dtoa_r+0xa54>
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	ddec      	ble.n	8007dce <_dtoa_r+0x9ee>
 8007df4:	2201      	movs	r2, #1
 8007df6:	9904      	ldr	r1, [sp, #16]
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f000 fc29 	bl	8008650 <__lshift>
 8007dfe:	4639      	mov	r1, r7
 8007e00:	9004      	str	r0, [sp, #16]
 8007e02:	f000 fc79 	bl	80086f8 <__mcmp>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	dc03      	bgt.n	8007e12 <_dtoa_r+0xa32>
 8007e0a:	d1e0      	bne.n	8007dce <_dtoa_r+0x9ee>
 8007e0c:	f018 0f01 	tst.w	r8, #1
 8007e10:	d0dd      	beq.n	8007dce <_dtoa_r+0x9ee>
 8007e12:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007e16:	d1d8      	bne.n	8007dca <_dtoa_r+0x9ea>
 8007e18:	9b05      	ldr	r3, [sp, #20]
 8007e1a:	9a05      	ldr	r2, [sp, #20]
 8007e1c:	1c5d      	adds	r5, r3, #1
 8007e1e:	2339      	movs	r3, #57	; 0x39
 8007e20:	7013      	strb	r3, [r2, #0]
 8007e22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e26:	2b39      	cmp	r3, #57	; 0x39
 8007e28:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007e2c:	d04f      	beq.n	8007ece <_dtoa_r+0xaee>
 8007e2e:	3301      	adds	r3, #1
 8007e30:	7013      	strb	r3, [r2, #0]
 8007e32:	e754      	b.n	8007cde <_dtoa_r+0x8fe>
 8007e34:	9a05      	ldr	r2, [sp, #20]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f102 0501 	add.w	r5, r2, #1
 8007e3c:	dd06      	ble.n	8007e4c <_dtoa_r+0xa6c>
 8007e3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007e42:	d0e9      	beq.n	8007e18 <_dtoa_r+0xa38>
 8007e44:	f108 0801 	add.w	r8, r8, #1
 8007e48:	9b05      	ldr	r3, [sp, #20]
 8007e4a:	e7c2      	b.n	8007dd2 <_dtoa_r+0x9f2>
 8007e4c:	9a02      	ldr	r2, [sp, #8]
 8007e4e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007e52:	eba5 030b 	sub.w	r3, r5, fp
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d021      	beq.n	8007e9e <_dtoa_r+0xabe>
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	220a      	movs	r2, #10
 8007e5e:	9904      	ldr	r1, [sp, #16]
 8007e60:	4620      	mov	r0, r4
 8007e62:	f000 fa7f 	bl	8008364 <__multadd>
 8007e66:	45b1      	cmp	r9, r6
 8007e68:	9004      	str	r0, [sp, #16]
 8007e6a:	f04f 0300 	mov.w	r3, #0
 8007e6e:	f04f 020a 	mov.w	r2, #10
 8007e72:	4649      	mov	r1, r9
 8007e74:	4620      	mov	r0, r4
 8007e76:	d105      	bne.n	8007e84 <_dtoa_r+0xaa4>
 8007e78:	f000 fa74 	bl	8008364 <__multadd>
 8007e7c:	4681      	mov	r9, r0
 8007e7e:	4606      	mov	r6, r0
 8007e80:	9505      	str	r5, [sp, #20]
 8007e82:	e776      	b.n	8007d72 <_dtoa_r+0x992>
 8007e84:	f000 fa6e 	bl	8008364 <__multadd>
 8007e88:	4631      	mov	r1, r6
 8007e8a:	4681      	mov	r9, r0
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	220a      	movs	r2, #10
 8007e90:	4620      	mov	r0, r4
 8007e92:	f000 fa67 	bl	8008364 <__multadd>
 8007e96:	4606      	mov	r6, r0
 8007e98:	e7f2      	b.n	8007e80 <_dtoa_r+0xaa0>
 8007e9a:	f04f 0900 	mov.w	r9, #0
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	9904      	ldr	r1, [sp, #16]
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f000 fbd4 	bl	8008650 <__lshift>
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	9004      	str	r0, [sp, #16]
 8007eac:	f000 fc24 	bl	80086f8 <__mcmp>
 8007eb0:	2800      	cmp	r0, #0
 8007eb2:	dcb6      	bgt.n	8007e22 <_dtoa_r+0xa42>
 8007eb4:	d102      	bne.n	8007ebc <_dtoa_r+0xadc>
 8007eb6:	f018 0f01 	tst.w	r8, #1
 8007eba:	d1b2      	bne.n	8007e22 <_dtoa_r+0xa42>
 8007ebc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ec0:	2b30      	cmp	r3, #48	; 0x30
 8007ec2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007ec6:	f47f af0a 	bne.w	8007cde <_dtoa_r+0x8fe>
 8007eca:	4615      	mov	r5, r2
 8007ecc:	e7f6      	b.n	8007ebc <_dtoa_r+0xadc>
 8007ece:	4593      	cmp	fp, r2
 8007ed0:	d105      	bne.n	8007ede <_dtoa_r+0xafe>
 8007ed2:	2331      	movs	r3, #49	; 0x31
 8007ed4:	f10a 0a01 	add.w	sl, sl, #1
 8007ed8:	f88b 3000 	strb.w	r3, [fp]
 8007edc:	e6ff      	b.n	8007cde <_dtoa_r+0x8fe>
 8007ede:	4615      	mov	r5, r2
 8007ee0:	e79f      	b.n	8007e22 <_dtoa_r+0xa42>
 8007ee2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007f48 <_dtoa_r+0xb68>
 8007ee6:	e007      	b.n	8007ef8 <_dtoa_r+0xb18>
 8007ee8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007eea:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007f4c <_dtoa_r+0xb6c>
 8007eee:	b11b      	cbz	r3, 8007ef8 <_dtoa_r+0xb18>
 8007ef0:	f10b 0308 	add.w	r3, fp, #8
 8007ef4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ef6:	6013      	str	r3, [r2, #0]
 8007ef8:	4658      	mov	r0, fp
 8007efa:	b017      	add	sp, #92	; 0x5c
 8007efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f00:	9b06      	ldr	r3, [sp, #24]
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	f77f ae35 	ble.w	8007b72 <_dtoa_r+0x792>
 8007f08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f0a:	9307      	str	r3, [sp, #28]
 8007f0c:	e649      	b.n	8007ba2 <_dtoa_r+0x7c2>
 8007f0e:	9b02      	ldr	r3, [sp, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	dc03      	bgt.n	8007f1c <_dtoa_r+0xb3c>
 8007f14:	9b06      	ldr	r3, [sp, #24]
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	f73f aecc 	bgt.w	8007cb4 <_dtoa_r+0x8d4>
 8007f1c:	465d      	mov	r5, fp
 8007f1e:	4639      	mov	r1, r7
 8007f20:	9804      	ldr	r0, [sp, #16]
 8007f22:	f7ff f9cf 	bl	80072c4 <quorem>
 8007f26:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007f2a:	f805 8b01 	strb.w	r8, [r5], #1
 8007f2e:	9a02      	ldr	r2, [sp, #8]
 8007f30:	eba5 030b 	sub.w	r3, r5, fp
 8007f34:	429a      	cmp	r2, r3
 8007f36:	ddb0      	ble.n	8007e9a <_dtoa_r+0xaba>
 8007f38:	2300      	movs	r3, #0
 8007f3a:	220a      	movs	r2, #10
 8007f3c:	9904      	ldr	r1, [sp, #16]
 8007f3e:	4620      	mov	r0, r4
 8007f40:	f000 fa10 	bl	8008364 <__multadd>
 8007f44:	9004      	str	r0, [sp, #16]
 8007f46:	e7ea      	b.n	8007f1e <_dtoa_r+0xb3e>
 8007f48:	080095e4 	.word	0x080095e4
 8007f4c:	080095e6 	.word	0x080095e6

08007f50 <__sflush_r>:
 8007f50:	898a      	ldrh	r2, [r1, #12]
 8007f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f56:	4605      	mov	r5, r0
 8007f58:	0710      	lsls	r0, r2, #28
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	d458      	bmi.n	8008010 <__sflush_r+0xc0>
 8007f5e:	684b      	ldr	r3, [r1, #4]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	dc05      	bgt.n	8007f70 <__sflush_r+0x20>
 8007f64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	dc02      	bgt.n	8007f70 <__sflush_r+0x20>
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f72:	2e00      	cmp	r6, #0
 8007f74:	d0f9      	beq.n	8007f6a <__sflush_r+0x1a>
 8007f76:	2300      	movs	r3, #0
 8007f78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007f7c:	682f      	ldr	r7, [r5, #0]
 8007f7e:	6a21      	ldr	r1, [r4, #32]
 8007f80:	602b      	str	r3, [r5, #0]
 8007f82:	d032      	beq.n	8007fea <__sflush_r+0x9a>
 8007f84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	075a      	lsls	r2, r3, #29
 8007f8a:	d505      	bpl.n	8007f98 <__sflush_r+0x48>
 8007f8c:	6863      	ldr	r3, [r4, #4]
 8007f8e:	1ac0      	subs	r0, r0, r3
 8007f90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007f92:	b10b      	cbz	r3, 8007f98 <__sflush_r+0x48>
 8007f94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007f96:	1ac0      	subs	r0, r0, r3
 8007f98:	2300      	movs	r3, #0
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007f9e:	6a21      	ldr	r1, [r4, #32]
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	47b0      	blx	r6
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	d106      	bne.n	8007fb8 <__sflush_r+0x68>
 8007faa:	6829      	ldr	r1, [r5, #0]
 8007fac:	291d      	cmp	r1, #29
 8007fae:	d848      	bhi.n	8008042 <__sflush_r+0xf2>
 8007fb0:	4a29      	ldr	r2, [pc, #164]	; (8008058 <__sflush_r+0x108>)
 8007fb2:	40ca      	lsrs	r2, r1
 8007fb4:	07d6      	lsls	r6, r2, #31
 8007fb6:	d544      	bpl.n	8008042 <__sflush_r+0xf2>
 8007fb8:	2200      	movs	r2, #0
 8007fba:	6062      	str	r2, [r4, #4]
 8007fbc:	04d9      	lsls	r1, r3, #19
 8007fbe:	6922      	ldr	r2, [r4, #16]
 8007fc0:	6022      	str	r2, [r4, #0]
 8007fc2:	d504      	bpl.n	8007fce <__sflush_r+0x7e>
 8007fc4:	1c42      	adds	r2, r0, #1
 8007fc6:	d101      	bne.n	8007fcc <__sflush_r+0x7c>
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	b903      	cbnz	r3, 8007fce <__sflush_r+0x7e>
 8007fcc:	6560      	str	r0, [r4, #84]	; 0x54
 8007fce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fd0:	602f      	str	r7, [r5, #0]
 8007fd2:	2900      	cmp	r1, #0
 8007fd4:	d0c9      	beq.n	8007f6a <__sflush_r+0x1a>
 8007fd6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fda:	4299      	cmp	r1, r3
 8007fdc:	d002      	beq.n	8007fe4 <__sflush_r+0x94>
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f000 fc5e 	bl	80088a0 <_free_r>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	6360      	str	r0, [r4, #52]	; 0x34
 8007fe8:	e7c0      	b.n	8007f6c <__sflush_r+0x1c>
 8007fea:	2301      	movs	r3, #1
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b0      	blx	r6
 8007ff0:	1c41      	adds	r1, r0, #1
 8007ff2:	d1c8      	bne.n	8007f86 <__sflush_r+0x36>
 8007ff4:	682b      	ldr	r3, [r5, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d0c5      	beq.n	8007f86 <__sflush_r+0x36>
 8007ffa:	2b1d      	cmp	r3, #29
 8007ffc:	d001      	beq.n	8008002 <__sflush_r+0xb2>
 8007ffe:	2b16      	cmp	r3, #22
 8008000:	d101      	bne.n	8008006 <__sflush_r+0xb6>
 8008002:	602f      	str	r7, [r5, #0]
 8008004:	e7b1      	b.n	8007f6a <__sflush_r+0x1a>
 8008006:	89a3      	ldrh	r3, [r4, #12]
 8008008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800800c:	81a3      	strh	r3, [r4, #12]
 800800e:	e7ad      	b.n	8007f6c <__sflush_r+0x1c>
 8008010:	690f      	ldr	r7, [r1, #16]
 8008012:	2f00      	cmp	r7, #0
 8008014:	d0a9      	beq.n	8007f6a <__sflush_r+0x1a>
 8008016:	0793      	lsls	r3, r2, #30
 8008018:	680e      	ldr	r6, [r1, #0]
 800801a:	bf08      	it	eq
 800801c:	694b      	ldreq	r3, [r1, #20]
 800801e:	600f      	str	r7, [r1, #0]
 8008020:	bf18      	it	ne
 8008022:	2300      	movne	r3, #0
 8008024:	eba6 0807 	sub.w	r8, r6, r7
 8008028:	608b      	str	r3, [r1, #8]
 800802a:	f1b8 0f00 	cmp.w	r8, #0
 800802e:	dd9c      	ble.n	8007f6a <__sflush_r+0x1a>
 8008030:	4643      	mov	r3, r8
 8008032:	463a      	mov	r2, r7
 8008034:	6a21      	ldr	r1, [r4, #32]
 8008036:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008038:	4628      	mov	r0, r5
 800803a:	47b0      	blx	r6
 800803c:	2800      	cmp	r0, #0
 800803e:	dc06      	bgt.n	800804e <__sflush_r+0xfe>
 8008040:	89a3      	ldrh	r3, [r4, #12]
 8008042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008046:	81a3      	strh	r3, [r4, #12]
 8008048:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800804c:	e78e      	b.n	8007f6c <__sflush_r+0x1c>
 800804e:	4407      	add	r7, r0
 8008050:	eba8 0800 	sub.w	r8, r8, r0
 8008054:	e7e9      	b.n	800802a <__sflush_r+0xda>
 8008056:	bf00      	nop
 8008058:	20400001 	.word	0x20400001

0800805c <_fflush_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	690b      	ldr	r3, [r1, #16]
 8008060:	4605      	mov	r5, r0
 8008062:	460c      	mov	r4, r1
 8008064:	b1db      	cbz	r3, 800809e <_fflush_r+0x42>
 8008066:	b118      	cbz	r0, 8008070 <_fflush_r+0x14>
 8008068:	6983      	ldr	r3, [r0, #24]
 800806a:	b90b      	cbnz	r3, 8008070 <_fflush_r+0x14>
 800806c:	f000 f860 	bl	8008130 <__sinit>
 8008070:	4b0c      	ldr	r3, [pc, #48]	; (80080a4 <_fflush_r+0x48>)
 8008072:	429c      	cmp	r4, r3
 8008074:	d109      	bne.n	800808a <_fflush_r+0x2e>
 8008076:	686c      	ldr	r4, [r5, #4]
 8008078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807c:	b17b      	cbz	r3, 800809e <_fflush_r+0x42>
 800807e:	4621      	mov	r1, r4
 8008080:	4628      	mov	r0, r5
 8008082:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008086:	f7ff bf63 	b.w	8007f50 <__sflush_r>
 800808a:	4b07      	ldr	r3, [pc, #28]	; (80080a8 <_fflush_r+0x4c>)
 800808c:	429c      	cmp	r4, r3
 800808e:	d101      	bne.n	8008094 <_fflush_r+0x38>
 8008090:	68ac      	ldr	r4, [r5, #8]
 8008092:	e7f1      	b.n	8008078 <_fflush_r+0x1c>
 8008094:	4b05      	ldr	r3, [pc, #20]	; (80080ac <_fflush_r+0x50>)
 8008096:	429c      	cmp	r4, r3
 8008098:	bf08      	it	eq
 800809a:	68ec      	ldreq	r4, [r5, #12]
 800809c:	e7ec      	b.n	8008078 <_fflush_r+0x1c>
 800809e:	2000      	movs	r0, #0
 80080a0:	bd38      	pop	{r3, r4, r5, pc}
 80080a2:	bf00      	nop
 80080a4:	08009614 	.word	0x08009614
 80080a8:	08009634 	.word	0x08009634
 80080ac:	080095f4 	.word	0x080095f4

080080b0 <std>:
 80080b0:	2300      	movs	r3, #0
 80080b2:	b510      	push	{r4, lr}
 80080b4:	4604      	mov	r4, r0
 80080b6:	e9c0 3300 	strd	r3, r3, [r0]
 80080ba:	6083      	str	r3, [r0, #8]
 80080bc:	8181      	strh	r1, [r0, #12]
 80080be:	6643      	str	r3, [r0, #100]	; 0x64
 80080c0:	81c2      	strh	r2, [r0, #14]
 80080c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080c6:	6183      	str	r3, [r0, #24]
 80080c8:	4619      	mov	r1, r3
 80080ca:	2208      	movs	r2, #8
 80080cc:	305c      	adds	r0, #92	; 0x5c
 80080ce:	f7fe fcf1 	bl	8006ab4 <memset>
 80080d2:	4b05      	ldr	r3, [pc, #20]	; (80080e8 <std+0x38>)
 80080d4:	6263      	str	r3, [r4, #36]	; 0x24
 80080d6:	4b05      	ldr	r3, [pc, #20]	; (80080ec <std+0x3c>)
 80080d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80080da:	4b05      	ldr	r3, [pc, #20]	; (80080f0 <std+0x40>)
 80080dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080de:	4b05      	ldr	r3, [pc, #20]	; (80080f4 <std+0x44>)
 80080e0:	6224      	str	r4, [r4, #32]
 80080e2:	6323      	str	r3, [r4, #48]	; 0x30
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	bf00      	nop
 80080e8:	08008a11 	.word	0x08008a11
 80080ec:	08008a33 	.word	0x08008a33
 80080f0:	08008a6b 	.word	0x08008a6b
 80080f4:	08008a8f 	.word	0x08008a8f

080080f8 <_cleanup_r>:
 80080f8:	4901      	ldr	r1, [pc, #4]	; (8008100 <_cleanup_r+0x8>)
 80080fa:	f000 b885 	b.w	8008208 <_fwalk_reent>
 80080fe:	bf00      	nop
 8008100:	0800805d 	.word	0x0800805d

08008104 <__sfmoreglue>:
 8008104:	b570      	push	{r4, r5, r6, lr}
 8008106:	1e4a      	subs	r2, r1, #1
 8008108:	2568      	movs	r5, #104	; 0x68
 800810a:	4355      	muls	r5, r2
 800810c:	460e      	mov	r6, r1
 800810e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008112:	f000 fc13 	bl	800893c <_malloc_r>
 8008116:	4604      	mov	r4, r0
 8008118:	b140      	cbz	r0, 800812c <__sfmoreglue+0x28>
 800811a:	2100      	movs	r1, #0
 800811c:	e9c0 1600 	strd	r1, r6, [r0]
 8008120:	300c      	adds	r0, #12
 8008122:	60a0      	str	r0, [r4, #8]
 8008124:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008128:	f7fe fcc4 	bl	8006ab4 <memset>
 800812c:	4620      	mov	r0, r4
 800812e:	bd70      	pop	{r4, r5, r6, pc}

08008130 <__sinit>:
 8008130:	6983      	ldr	r3, [r0, #24]
 8008132:	b510      	push	{r4, lr}
 8008134:	4604      	mov	r4, r0
 8008136:	bb33      	cbnz	r3, 8008186 <__sinit+0x56>
 8008138:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800813c:	6503      	str	r3, [r0, #80]	; 0x50
 800813e:	4b12      	ldr	r3, [pc, #72]	; (8008188 <__sinit+0x58>)
 8008140:	4a12      	ldr	r2, [pc, #72]	; (800818c <__sinit+0x5c>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6282      	str	r2, [r0, #40]	; 0x28
 8008146:	4298      	cmp	r0, r3
 8008148:	bf04      	itt	eq
 800814a:	2301      	moveq	r3, #1
 800814c:	6183      	streq	r3, [r0, #24]
 800814e:	f000 f81f 	bl	8008190 <__sfp>
 8008152:	6060      	str	r0, [r4, #4]
 8008154:	4620      	mov	r0, r4
 8008156:	f000 f81b 	bl	8008190 <__sfp>
 800815a:	60a0      	str	r0, [r4, #8]
 800815c:	4620      	mov	r0, r4
 800815e:	f000 f817 	bl	8008190 <__sfp>
 8008162:	2200      	movs	r2, #0
 8008164:	60e0      	str	r0, [r4, #12]
 8008166:	2104      	movs	r1, #4
 8008168:	6860      	ldr	r0, [r4, #4]
 800816a:	f7ff ffa1 	bl	80080b0 <std>
 800816e:	2201      	movs	r2, #1
 8008170:	2109      	movs	r1, #9
 8008172:	68a0      	ldr	r0, [r4, #8]
 8008174:	f7ff ff9c 	bl	80080b0 <std>
 8008178:	2202      	movs	r2, #2
 800817a:	2112      	movs	r1, #18
 800817c:	68e0      	ldr	r0, [r4, #12]
 800817e:	f7ff ff97 	bl	80080b0 <std>
 8008182:	2301      	movs	r3, #1
 8008184:	61a3      	str	r3, [r4, #24]
 8008186:	bd10      	pop	{r4, pc}
 8008188:	080095d0 	.word	0x080095d0
 800818c:	080080f9 	.word	0x080080f9

08008190 <__sfp>:
 8008190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008192:	4b1b      	ldr	r3, [pc, #108]	; (8008200 <__sfp+0x70>)
 8008194:	681e      	ldr	r6, [r3, #0]
 8008196:	69b3      	ldr	r3, [r6, #24]
 8008198:	4607      	mov	r7, r0
 800819a:	b913      	cbnz	r3, 80081a2 <__sfp+0x12>
 800819c:	4630      	mov	r0, r6
 800819e:	f7ff ffc7 	bl	8008130 <__sinit>
 80081a2:	3648      	adds	r6, #72	; 0x48
 80081a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	d503      	bpl.n	80081b4 <__sfp+0x24>
 80081ac:	6833      	ldr	r3, [r6, #0]
 80081ae:	b133      	cbz	r3, 80081be <__sfp+0x2e>
 80081b0:	6836      	ldr	r6, [r6, #0]
 80081b2:	e7f7      	b.n	80081a4 <__sfp+0x14>
 80081b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80081b8:	b16d      	cbz	r5, 80081d6 <__sfp+0x46>
 80081ba:	3468      	adds	r4, #104	; 0x68
 80081bc:	e7f4      	b.n	80081a8 <__sfp+0x18>
 80081be:	2104      	movs	r1, #4
 80081c0:	4638      	mov	r0, r7
 80081c2:	f7ff ff9f 	bl	8008104 <__sfmoreglue>
 80081c6:	6030      	str	r0, [r6, #0]
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d1f1      	bne.n	80081b0 <__sfp+0x20>
 80081cc:	230c      	movs	r3, #12
 80081ce:	603b      	str	r3, [r7, #0]
 80081d0:	4604      	mov	r4, r0
 80081d2:	4620      	mov	r0, r4
 80081d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <__sfp+0x74>)
 80081d8:	6665      	str	r5, [r4, #100]	; 0x64
 80081da:	e9c4 5500 	strd	r5, r5, [r4]
 80081de:	60a5      	str	r5, [r4, #8]
 80081e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80081e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80081e8:	2208      	movs	r2, #8
 80081ea:	4629      	mov	r1, r5
 80081ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081f0:	f7fe fc60 	bl	8006ab4 <memset>
 80081f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80081f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80081fc:	e7e9      	b.n	80081d2 <__sfp+0x42>
 80081fe:	bf00      	nop
 8008200:	080095d0 	.word	0x080095d0
 8008204:	ffff0001 	.word	0xffff0001

08008208 <_fwalk_reent>:
 8008208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800820c:	4680      	mov	r8, r0
 800820e:	4689      	mov	r9, r1
 8008210:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008214:	2600      	movs	r6, #0
 8008216:	b914      	cbnz	r4, 800821e <_fwalk_reent+0x16>
 8008218:	4630      	mov	r0, r6
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800821e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008222:	3f01      	subs	r7, #1
 8008224:	d501      	bpl.n	800822a <_fwalk_reent+0x22>
 8008226:	6824      	ldr	r4, [r4, #0]
 8008228:	e7f5      	b.n	8008216 <_fwalk_reent+0xe>
 800822a:	89ab      	ldrh	r3, [r5, #12]
 800822c:	2b01      	cmp	r3, #1
 800822e:	d907      	bls.n	8008240 <_fwalk_reent+0x38>
 8008230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008234:	3301      	adds	r3, #1
 8008236:	d003      	beq.n	8008240 <_fwalk_reent+0x38>
 8008238:	4629      	mov	r1, r5
 800823a:	4640      	mov	r0, r8
 800823c:	47c8      	blx	r9
 800823e:	4306      	orrs	r6, r0
 8008240:	3568      	adds	r5, #104	; 0x68
 8008242:	e7ee      	b.n	8008222 <_fwalk_reent+0x1a>

08008244 <_localeconv_r>:
 8008244:	4b04      	ldr	r3, [pc, #16]	; (8008258 <_localeconv_r+0x14>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6a18      	ldr	r0, [r3, #32]
 800824a:	4b04      	ldr	r3, [pc, #16]	; (800825c <_localeconv_r+0x18>)
 800824c:	2800      	cmp	r0, #0
 800824e:	bf08      	it	eq
 8008250:	4618      	moveq	r0, r3
 8008252:	30f0      	adds	r0, #240	; 0xf0
 8008254:	4770      	bx	lr
 8008256:	bf00      	nop
 8008258:	2000000c 	.word	0x2000000c
 800825c:	20000070 	.word	0x20000070

08008260 <__swhatbuf_r>:
 8008260:	b570      	push	{r4, r5, r6, lr}
 8008262:	460e      	mov	r6, r1
 8008264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008268:	2900      	cmp	r1, #0
 800826a:	b096      	sub	sp, #88	; 0x58
 800826c:	4614      	mov	r4, r2
 800826e:	461d      	mov	r5, r3
 8008270:	da07      	bge.n	8008282 <__swhatbuf_r+0x22>
 8008272:	2300      	movs	r3, #0
 8008274:	602b      	str	r3, [r5, #0]
 8008276:	89b3      	ldrh	r3, [r6, #12]
 8008278:	061a      	lsls	r2, r3, #24
 800827a:	d410      	bmi.n	800829e <__swhatbuf_r+0x3e>
 800827c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008280:	e00e      	b.n	80082a0 <__swhatbuf_r+0x40>
 8008282:	466a      	mov	r2, sp
 8008284:	f000 fc2a 	bl	8008adc <_fstat_r>
 8008288:	2800      	cmp	r0, #0
 800828a:	dbf2      	blt.n	8008272 <__swhatbuf_r+0x12>
 800828c:	9a01      	ldr	r2, [sp, #4]
 800828e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008292:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008296:	425a      	negs	r2, r3
 8008298:	415a      	adcs	r2, r3
 800829a:	602a      	str	r2, [r5, #0]
 800829c:	e7ee      	b.n	800827c <__swhatbuf_r+0x1c>
 800829e:	2340      	movs	r3, #64	; 0x40
 80082a0:	2000      	movs	r0, #0
 80082a2:	6023      	str	r3, [r4, #0]
 80082a4:	b016      	add	sp, #88	; 0x58
 80082a6:	bd70      	pop	{r4, r5, r6, pc}

080082a8 <malloc>:
 80082a8:	4b02      	ldr	r3, [pc, #8]	; (80082b4 <malloc+0xc>)
 80082aa:	4601      	mov	r1, r0
 80082ac:	6818      	ldr	r0, [r3, #0]
 80082ae:	f000 bb45 	b.w	800893c <_malloc_r>
 80082b2:	bf00      	nop
 80082b4:	2000000c 	.word	0x2000000c

080082b8 <memcpy>:
 80082b8:	b510      	push	{r4, lr}
 80082ba:	1e43      	subs	r3, r0, #1
 80082bc:	440a      	add	r2, r1
 80082be:	4291      	cmp	r1, r2
 80082c0:	d100      	bne.n	80082c4 <memcpy+0xc>
 80082c2:	bd10      	pop	{r4, pc}
 80082c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082cc:	e7f7      	b.n	80082be <memcpy+0x6>

080082ce <_Balloc>:
 80082ce:	b570      	push	{r4, r5, r6, lr}
 80082d0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80082d2:	4604      	mov	r4, r0
 80082d4:	460e      	mov	r6, r1
 80082d6:	b93d      	cbnz	r5, 80082e8 <_Balloc+0x1a>
 80082d8:	2010      	movs	r0, #16
 80082da:	f7ff ffe5 	bl	80082a8 <malloc>
 80082de:	6260      	str	r0, [r4, #36]	; 0x24
 80082e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80082e4:	6005      	str	r5, [r0, #0]
 80082e6:	60c5      	str	r5, [r0, #12]
 80082e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80082ea:	68eb      	ldr	r3, [r5, #12]
 80082ec:	b183      	cbz	r3, 8008310 <_Balloc+0x42>
 80082ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082f0:	68db      	ldr	r3, [r3, #12]
 80082f2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80082f6:	b9b8      	cbnz	r0, 8008328 <_Balloc+0x5a>
 80082f8:	2101      	movs	r1, #1
 80082fa:	fa01 f506 	lsl.w	r5, r1, r6
 80082fe:	1d6a      	adds	r2, r5, #5
 8008300:	0092      	lsls	r2, r2, #2
 8008302:	4620      	mov	r0, r4
 8008304:	f000 fabe 	bl	8008884 <_calloc_r>
 8008308:	b160      	cbz	r0, 8008324 <_Balloc+0x56>
 800830a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800830e:	e00e      	b.n	800832e <_Balloc+0x60>
 8008310:	2221      	movs	r2, #33	; 0x21
 8008312:	2104      	movs	r1, #4
 8008314:	4620      	mov	r0, r4
 8008316:	f000 fab5 	bl	8008884 <_calloc_r>
 800831a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800831c:	60e8      	str	r0, [r5, #12]
 800831e:	68db      	ldr	r3, [r3, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1e4      	bne.n	80082ee <_Balloc+0x20>
 8008324:	2000      	movs	r0, #0
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	6802      	ldr	r2, [r0, #0]
 800832a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800832e:	2300      	movs	r3, #0
 8008330:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008334:	e7f7      	b.n	8008326 <_Balloc+0x58>

08008336 <_Bfree>:
 8008336:	b570      	push	{r4, r5, r6, lr}
 8008338:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800833a:	4606      	mov	r6, r0
 800833c:	460d      	mov	r5, r1
 800833e:	b93c      	cbnz	r4, 8008350 <_Bfree+0x1a>
 8008340:	2010      	movs	r0, #16
 8008342:	f7ff ffb1 	bl	80082a8 <malloc>
 8008346:	6270      	str	r0, [r6, #36]	; 0x24
 8008348:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800834c:	6004      	str	r4, [r0, #0]
 800834e:	60c4      	str	r4, [r0, #12]
 8008350:	b13d      	cbz	r5, 8008362 <_Bfree+0x2c>
 8008352:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008354:	686a      	ldr	r2, [r5, #4]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800835c:	6029      	str	r1, [r5, #0]
 800835e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008362:	bd70      	pop	{r4, r5, r6, pc}

08008364 <__multadd>:
 8008364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008368:	690d      	ldr	r5, [r1, #16]
 800836a:	461f      	mov	r7, r3
 800836c:	4606      	mov	r6, r0
 800836e:	460c      	mov	r4, r1
 8008370:	f101 0c14 	add.w	ip, r1, #20
 8008374:	2300      	movs	r3, #0
 8008376:	f8dc 0000 	ldr.w	r0, [ip]
 800837a:	b281      	uxth	r1, r0
 800837c:	fb02 7101 	mla	r1, r2, r1, r7
 8008380:	0c0f      	lsrs	r7, r1, #16
 8008382:	0c00      	lsrs	r0, r0, #16
 8008384:	fb02 7000 	mla	r0, r2, r0, r7
 8008388:	b289      	uxth	r1, r1
 800838a:	3301      	adds	r3, #1
 800838c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008390:	429d      	cmp	r5, r3
 8008392:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008396:	f84c 1b04 	str.w	r1, [ip], #4
 800839a:	dcec      	bgt.n	8008376 <__multadd+0x12>
 800839c:	b1d7      	cbz	r7, 80083d4 <__multadd+0x70>
 800839e:	68a3      	ldr	r3, [r4, #8]
 80083a0:	42ab      	cmp	r3, r5
 80083a2:	dc12      	bgt.n	80083ca <__multadd+0x66>
 80083a4:	6861      	ldr	r1, [r4, #4]
 80083a6:	4630      	mov	r0, r6
 80083a8:	3101      	adds	r1, #1
 80083aa:	f7ff ff90 	bl	80082ce <_Balloc>
 80083ae:	6922      	ldr	r2, [r4, #16]
 80083b0:	3202      	adds	r2, #2
 80083b2:	f104 010c 	add.w	r1, r4, #12
 80083b6:	4680      	mov	r8, r0
 80083b8:	0092      	lsls	r2, r2, #2
 80083ba:	300c      	adds	r0, #12
 80083bc:	f7ff ff7c 	bl	80082b8 <memcpy>
 80083c0:	4621      	mov	r1, r4
 80083c2:	4630      	mov	r0, r6
 80083c4:	f7ff ffb7 	bl	8008336 <_Bfree>
 80083c8:	4644      	mov	r4, r8
 80083ca:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083ce:	3501      	adds	r5, #1
 80083d0:	615f      	str	r7, [r3, #20]
 80083d2:	6125      	str	r5, [r4, #16]
 80083d4:	4620      	mov	r0, r4
 80083d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080083da <__hi0bits>:
 80083da:	0c02      	lsrs	r2, r0, #16
 80083dc:	0412      	lsls	r2, r2, #16
 80083de:	4603      	mov	r3, r0
 80083e0:	b9b2      	cbnz	r2, 8008410 <__hi0bits+0x36>
 80083e2:	0403      	lsls	r3, r0, #16
 80083e4:	2010      	movs	r0, #16
 80083e6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80083ea:	bf04      	itt	eq
 80083ec:	021b      	lsleq	r3, r3, #8
 80083ee:	3008      	addeq	r0, #8
 80083f0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80083f4:	bf04      	itt	eq
 80083f6:	011b      	lsleq	r3, r3, #4
 80083f8:	3004      	addeq	r0, #4
 80083fa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80083fe:	bf04      	itt	eq
 8008400:	009b      	lsleq	r3, r3, #2
 8008402:	3002      	addeq	r0, #2
 8008404:	2b00      	cmp	r3, #0
 8008406:	db06      	blt.n	8008416 <__hi0bits+0x3c>
 8008408:	005b      	lsls	r3, r3, #1
 800840a:	d503      	bpl.n	8008414 <__hi0bits+0x3a>
 800840c:	3001      	adds	r0, #1
 800840e:	4770      	bx	lr
 8008410:	2000      	movs	r0, #0
 8008412:	e7e8      	b.n	80083e6 <__hi0bits+0xc>
 8008414:	2020      	movs	r0, #32
 8008416:	4770      	bx	lr

08008418 <__lo0bits>:
 8008418:	6803      	ldr	r3, [r0, #0]
 800841a:	f013 0207 	ands.w	r2, r3, #7
 800841e:	4601      	mov	r1, r0
 8008420:	d00b      	beq.n	800843a <__lo0bits+0x22>
 8008422:	07da      	lsls	r2, r3, #31
 8008424:	d423      	bmi.n	800846e <__lo0bits+0x56>
 8008426:	0798      	lsls	r0, r3, #30
 8008428:	bf49      	itett	mi
 800842a:	085b      	lsrmi	r3, r3, #1
 800842c:	089b      	lsrpl	r3, r3, #2
 800842e:	2001      	movmi	r0, #1
 8008430:	600b      	strmi	r3, [r1, #0]
 8008432:	bf5c      	itt	pl
 8008434:	600b      	strpl	r3, [r1, #0]
 8008436:	2002      	movpl	r0, #2
 8008438:	4770      	bx	lr
 800843a:	b298      	uxth	r0, r3
 800843c:	b9a8      	cbnz	r0, 800846a <__lo0bits+0x52>
 800843e:	0c1b      	lsrs	r3, r3, #16
 8008440:	2010      	movs	r0, #16
 8008442:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008446:	bf04      	itt	eq
 8008448:	0a1b      	lsreq	r3, r3, #8
 800844a:	3008      	addeq	r0, #8
 800844c:	071a      	lsls	r2, r3, #28
 800844e:	bf04      	itt	eq
 8008450:	091b      	lsreq	r3, r3, #4
 8008452:	3004      	addeq	r0, #4
 8008454:	079a      	lsls	r2, r3, #30
 8008456:	bf04      	itt	eq
 8008458:	089b      	lsreq	r3, r3, #2
 800845a:	3002      	addeq	r0, #2
 800845c:	07da      	lsls	r2, r3, #31
 800845e:	d402      	bmi.n	8008466 <__lo0bits+0x4e>
 8008460:	085b      	lsrs	r3, r3, #1
 8008462:	d006      	beq.n	8008472 <__lo0bits+0x5a>
 8008464:	3001      	adds	r0, #1
 8008466:	600b      	str	r3, [r1, #0]
 8008468:	4770      	bx	lr
 800846a:	4610      	mov	r0, r2
 800846c:	e7e9      	b.n	8008442 <__lo0bits+0x2a>
 800846e:	2000      	movs	r0, #0
 8008470:	4770      	bx	lr
 8008472:	2020      	movs	r0, #32
 8008474:	4770      	bx	lr

08008476 <__i2b>:
 8008476:	b510      	push	{r4, lr}
 8008478:	460c      	mov	r4, r1
 800847a:	2101      	movs	r1, #1
 800847c:	f7ff ff27 	bl	80082ce <_Balloc>
 8008480:	2201      	movs	r2, #1
 8008482:	6144      	str	r4, [r0, #20]
 8008484:	6102      	str	r2, [r0, #16]
 8008486:	bd10      	pop	{r4, pc}

08008488 <__multiply>:
 8008488:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	4614      	mov	r4, r2
 800848e:	690a      	ldr	r2, [r1, #16]
 8008490:	6923      	ldr	r3, [r4, #16]
 8008492:	429a      	cmp	r2, r3
 8008494:	bfb8      	it	lt
 8008496:	460b      	movlt	r3, r1
 8008498:	4688      	mov	r8, r1
 800849a:	bfbc      	itt	lt
 800849c:	46a0      	movlt	r8, r4
 800849e:	461c      	movlt	r4, r3
 80084a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80084a4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80084a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80084b0:	eb07 0609 	add.w	r6, r7, r9
 80084b4:	42b3      	cmp	r3, r6
 80084b6:	bfb8      	it	lt
 80084b8:	3101      	addlt	r1, #1
 80084ba:	f7ff ff08 	bl	80082ce <_Balloc>
 80084be:	f100 0514 	add.w	r5, r0, #20
 80084c2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80084c6:	462b      	mov	r3, r5
 80084c8:	2200      	movs	r2, #0
 80084ca:	4573      	cmp	r3, lr
 80084cc:	d316      	bcc.n	80084fc <__multiply+0x74>
 80084ce:	f104 0214 	add.w	r2, r4, #20
 80084d2:	f108 0114 	add.w	r1, r8, #20
 80084d6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80084da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80084de:	9300      	str	r3, [sp, #0]
 80084e0:	9b00      	ldr	r3, [sp, #0]
 80084e2:	9201      	str	r2, [sp, #4]
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d80c      	bhi.n	8008502 <__multiply+0x7a>
 80084e8:	2e00      	cmp	r6, #0
 80084ea:	dd03      	ble.n	80084f4 <__multiply+0x6c>
 80084ec:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d05d      	beq.n	80085b0 <__multiply+0x128>
 80084f4:	6106      	str	r6, [r0, #16]
 80084f6:	b003      	add	sp, #12
 80084f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fc:	f843 2b04 	str.w	r2, [r3], #4
 8008500:	e7e3      	b.n	80084ca <__multiply+0x42>
 8008502:	f8b2 b000 	ldrh.w	fp, [r2]
 8008506:	f1bb 0f00 	cmp.w	fp, #0
 800850a:	d023      	beq.n	8008554 <__multiply+0xcc>
 800850c:	4689      	mov	r9, r1
 800850e:	46ac      	mov	ip, r5
 8008510:	f04f 0800 	mov.w	r8, #0
 8008514:	f859 4b04 	ldr.w	r4, [r9], #4
 8008518:	f8dc a000 	ldr.w	sl, [ip]
 800851c:	b2a3      	uxth	r3, r4
 800851e:	fa1f fa8a 	uxth.w	sl, sl
 8008522:	fb0b a303 	mla	r3, fp, r3, sl
 8008526:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800852a:	f8dc 4000 	ldr.w	r4, [ip]
 800852e:	4443      	add	r3, r8
 8008530:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008534:	fb0b 840a 	mla	r4, fp, sl, r8
 8008538:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800853c:	46e2      	mov	sl, ip
 800853e:	b29b      	uxth	r3, r3
 8008540:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008544:	454f      	cmp	r7, r9
 8008546:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800854a:	f84a 3b04 	str.w	r3, [sl], #4
 800854e:	d82b      	bhi.n	80085a8 <__multiply+0x120>
 8008550:	f8cc 8004 	str.w	r8, [ip, #4]
 8008554:	9b01      	ldr	r3, [sp, #4]
 8008556:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800855a:	3204      	adds	r2, #4
 800855c:	f1ba 0f00 	cmp.w	sl, #0
 8008560:	d020      	beq.n	80085a4 <__multiply+0x11c>
 8008562:	682b      	ldr	r3, [r5, #0]
 8008564:	4689      	mov	r9, r1
 8008566:	46a8      	mov	r8, r5
 8008568:	f04f 0b00 	mov.w	fp, #0
 800856c:	f8b9 c000 	ldrh.w	ip, [r9]
 8008570:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008574:	fb0a 440c 	mla	r4, sl, ip, r4
 8008578:	445c      	add	r4, fp
 800857a:	46c4      	mov	ip, r8
 800857c:	b29b      	uxth	r3, r3
 800857e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008582:	f84c 3b04 	str.w	r3, [ip], #4
 8008586:	f859 3b04 	ldr.w	r3, [r9], #4
 800858a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800858e:	0c1b      	lsrs	r3, r3, #16
 8008590:	fb0a b303 	mla	r3, sl, r3, fp
 8008594:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008598:	454f      	cmp	r7, r9
 800859a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800859e:	d805      	bhi.n	80085ac <__multiply+0x124>
 80085a0:	f8c8 3004 	str.w	r3, [r8, #4]
 80085a4:	3504      	adds	r5, #4
 80085a6:	e79b      	b.n	80084e0 <__multiply+0x58>
 80085a8:	46d4      	mov	ip, sl
 80085aa:	e7b3      	b.n	8008514 <__multiply+0x8c>
 80085ac:	46e0      	mov	r8, ip
 80085ae:	e7dd      	b.n	800856c <__multiply+0xe4>
 80085b0:	3e01      	subs	r6, #1
 80085b2:	e799      	b.n	80084e8 <__multiply+0x60>

080085b4 <__pow5mult>:
 80085b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085b8:	4615      	mov	r5, r2
 80085ba:	f012 0203 	ands.w	r2, r2, #3
 80085be:	4606      	mov	r6, r0
 80085c0:	460f      	mov	r7, r1
 80085c2:	d007      	beq.n	80085d4 <__pow5mult+0x20>
 80085c4:	3a01      	subs	r2, #1
 80085c6:	4c21      	ldr	r4, [pc, #132]	; (800864c <__pow5mult+0x98>)
 80085c8:	2300      	movs	r3, #0
 80085ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ce:	f7ff fec9 	bl	8008364 <__multadd>
 80085d2:	4607      	mov	r7, r0
 80085d4:	10ad      	asrs	r5, r5, #2
 80085d6:	d035      	beq.n	8008644 <__pow5mult+0x90>
 80085d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085da:	b93c      	cbnz	r4, 80085ec <__pow5mult+0x38>
 80085dc:	2010      	movs	r0, #16
 80085de:	f7ff fe63 	bl	80082a8 <malloc>
 80085e2:	6270      	str	r0, [r6, #36]	; 0x24
 80085e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085e8:	6004      	str	r4, [r0, #0]
 80085ea:	60c4      	str	r4, [r0, #12]
 80085ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085f4:	b94c      	cbnz	r4, 800860a <__pow5mult+0x56>
 80085f6:	f240 2171 	movw	r1, #625	; 0x271
 80085fa:	4630      	mov	r0, r6
 80085fc:	f7ff ff3b 	bl	8008476 <__i2b>
 8008600:	2300      	movs	r3, #0
 8008602:	f8c8 0008 	str.w	r0, [r8, #8]
 8008606:	4604      	mov	r4, r0
 8008608:	6003      	str	r3, [r0, #0]
 800860a:	f04f 0800 	mov.w	r8, #0
 800860e:	07eb      	lsls	r3, r5, #31
 8008610:	d50a      	bpl.n	8008628 <__pow5mult+0x74>
 8008612:	4639      	mov	r1, r7
 8008614:	4622      	mov	r2, r4
 8008616:	4630      	mov	r0, r6
 8008618:	f7ff ff36 	bl	8008488 <__multiply>
 800861c:	4639      	mov	r1, r7
 800861e:	4681      	mov	r9, r0
 8008620:	4630      	mov	r0, r6
 8008622:	f7ff fe88 	bl	8008336 <_Bfree>
 8008626:	464f      	mov	r7, r9
 8008628:	106d      	asrs	r5, r5, #1
 800862a:	d00b      	beq.n	8008644 <__pow5mult+0x90>
 800862c:	6820      	ldr	r0, [r4, #0]
 800862e:	b938      	cbnz	r0, 8008640 <__pow5mult+0x8c>
 8008630:	4622      	mov	r2, r4
 8008632:	4621      	mov	r1, r4
 8008634:	4630      	mov	r0, r6
 8008636:	f7ff ff27 	bl	8008488 <__multiply>
 800863a:	6020      	str	r0, [r4, #0]
 800863c:	f8c0 8000 	str.w	r8, [r0]
 8008640:	4604      	mov	r4, r0
 8008642:	e7e4      	b.n	800860e <__pow5mult+0x5a>
 8008644:	4638      	mov	r0, r7
 8008646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800864a:	bf00      	nop
 800864c:	08009748 	.word	0x08009748

08008650 <__lshift>:
 8008650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008654:	460c      	mov	r4, r1
 8008656:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800865a:	6923      	ldr	r3, [r4, #16]
 800865c:	6849      	ldr	r1, [r1, #4]
 800865e:	eb0a 0903 	add.w	r9, sl, r3
 8008662:	68a3      	ldr	r3, [r4, #8]
 8008664:	4607      	mov	r7, r0
 8008666:	4616      	mov	r6, r2
 8008668:	f109 0501 	add.w	r5, r9, #1
 800866c:	42ab      	cmp	r3, r5
 800866e:	db32      	blt.n	80086d6 <__lshift+0x86>
 8008670:	4638      	mov	r0, r7
 8008672:	f7ff fe2c 	bl	80082ce <_Balloc>
 8008676:	2300      	movs	r3, #0
 8008678:	4680      	mov	r8, r0
 800867a:	f100 0114 	add.w	r1, r0, #20
 800867e:	461a      	mov	r2, r3
 8008680:	4553      	cmp	r3, sl
 8008682:	db2b      	blt.n	80086dc <__lshift+0x8c>
 8008684:	6920      	ldr	r0, [r4, #16]
 8008686:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800868a:	f104 0314 	add.w	r3, r4, #20
 800868e:	f016 021f 	ands.w	r2, r6, #31
 8008692:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008696:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800869a:	d025      	beq.n	80086e8 <__lshift+0x98>
 800869c:	f1c2 0e20 	rsb	lr, r2, #32
 80086a0:	2000      	movs	r0, #0
 80086a2:	681e      	ldr	r6, [r3, #0]
 80086a4:	468a      	mov	sl, r1
 80086a6:	4096      	lsls	r6, r2
 80086a8:	4330      	orrs	r0, r6
 80086aa:	f84a 0b04 	str.w	r0, [sl], #4
 80086ae:	f853 0b04 	ldr.w	r0, [r3], #4
 80086b2:	459c      	cmp	ip, r3
 80086b4:	fa20 f00e 	lsr.w	r0, r0, lr
 80086b8:	d814      	bhi.n	80086e4 <__lshift+0x94>
 80086ba:	6048      	str	r0, [r1, #4]
 80086bc:	b108      	cbz	r0, 80086c2 <__lshift+0x72>
 80086be:	f109 0502 	add.w	r5, r9, #2
 80086c2:	3d01      	subs	r5, #1
 80086c4:	4638      	mov	r0, r7
 80086c6:	f8c8 5010 	str.w	r5, [r8, #16]
 80086ca:	4621      	mov	r1, r4
 80086cc:	f7ff fe33 	bl	8008336 <_Bfree>
 80086d0:	4640      	mov	r0, r8
 80086d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086d6:	3101      	adds	r1, #1
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	e7c7      	b.n	800866c <__lshift+0x1c>
 80086dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80086e0:	3301      	adds	r3, #1
 80086e2:	e7cd      	b.n	8008680 <__lshift+0x30>
 80086e4:	4651      	mov	r1, sl
 80086e6:	e7dc      	b.n	80086a2 <__lshift+0x52>
 80086e8:	3904      	subs	r1, #4
 80086ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80086f2:	459c      	cmp	ip, r3
 80086f4:	d8f9      	bhi.n	80086ea <__lshift+0x9a>
 80086f6:	e7e4      	b.n	80086c2 <__lshift+0x72>

080086f8 <__mcmp>:
 80086f8:	6903      	ldr	r3, [r0, #16]
 80086fa:	690a      	ldr	r2, [r1, #16]
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	b530      	push	{r4, r5, lr}
 8008700:	d10c      	bne.n	800871c <__mcmp+0x24>
 8008702:	0092      	lsls	r2, r2, #2
 8008704:	3014      	adds	r0, #20
 8008706:	3114      	adds	r1, #20
 8008708:	1884      	adds	r4, r0, r2
 800870a:	4411      	add	r1, r2
 800870c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008710:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008714:	4295      	cmp	r5, r2
 8008716:	d003      	beq.n	8008720 <__mcmp+0x28>
 8008718:	d305      	bcc.n	8008726 <__mcmp+0x2e>
 800871a:	2301      	movs	r3, #1
 800871c:	4618      	mov	r0, r3
 800871e:	bd30      	pop	{r4, r5, pc}
 8008720:	42a0      	cmp	r0, r4
 8008722:	d3f3      	bcc.n	800870c <__mcmp+0x14>
 8008724:	e7fa      	b.n	800871c <__mcmp+0x24>
 8008726:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800872a:	e7f7      	b.n	800871c <__mcmp+0x24>

0800872c <__mdiff>:
 800872c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008730:	460d      	mov	r5, r1
 8008732:	4607      	mov	r7, r0
 8008734:	4611      	mov	r1, r2
 8008736:	4628      	mov	r0, r5
 8008738:	4614      	mov	r4, r2
 800873a:	f7ff ffdd 	bl	80086f8 <__mcmp>
 800873e:	1e06      	subs	r6, r0, #0
 8008740:	d108      	bne.n	8008754 <__mdiff+0x28>
 8008742:	4631      	mov	r1, r6
 8008744:	4638      	mov	r0, r7
 8008746:	f7ff fdc2 	bl	80082ce <_Balloc>
 800874a:	2301      	movs	r3, #1
 800874c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008754:	bfa4      	itt	ge
 8008756:	4623      	movge	r3, r4
 8008758:	462c      	movge	r4, r5
 800875a:	4638      	mov	r0, r7
 800875c:	6861      	ldr	r1, [r4, #4]
 800875e:	bfa6      	itte	ge
 8008760:	461d      	movge	r5, r3
 8008762:	2600      	movge	r6, #0
 8008764:	2601      	movlt	r6, #1
 8008766:	f7ff fdb2 	bl	80082ce <_Balloc>
 800876a:	692b      	ldr	r3, [r5, #16]
 800876c:	60c6      	str	r6, [r0, #12]
 800876e:	6926      	ldr	r6, [r4, #16]
 8008770:	f105 0914 	add.w	r9, r5, #20
 8008774:	f104 0214 	add.w	r2, r4, #20
 8008778:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800877c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008780:	f100 0514 	add.w	r5, r0, #20
 8008784:	f04f 0e00 	mov.w	lr, #0
 8008788:	f852 ab04 	ldr.w	sl, [r2], #4
 800878c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008790:	fa1e f18a 	uxtah	r1, lr, sl
 8008794:	b2a3      	uxth	r3, r4
 8008796:	1ac9      	subs	r1, r1, r3
 8008798:	0c23      	lsrs	r3, r4, #16
 800879a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800879e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80087a2:	b289      	uxth	r1, r1
 80087a4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80087a8:	45c8      	cmp	r8, r9
 80087aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80087ae:	4694      	mov	ip, r2
 80087b0:	f845 3b04 	str.w	r3, [r5], #4
 80087b4:	d8e8      	bhi.n	8008788 <__mdiff+0x5c>
 80087b6:	45bc      	cmp	ip, r7
 80087b8:	d304      	bcc.n	80087c4 <__mdiff+0x98>
 80087ba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80087be:	b183      	cbz	r3, 80087e2 <__mdiff+0xb6>
 80087c0:	6106      	str	r6, [r0, #16]
 80087c2:	e7c5      	b.n	8008750 <__mdiff+0x24>
 80087c4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80087c8:	fa1e f381 	uxtah	r3, lr, r1
 80087cc:	141a      	asrs	r2, r3, #16
 80087ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087d8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80087dc:	f845 3b04 	str.w	r3, [r5], #4
 80087e0:	e7e9      	b.n	80087b6 <__mdiff+0x8a>
 80087e2:	3e01      	subs	r6, #1
 80087e4:	e7e9      	b.n	80087ba <__mdiff+0x8e>

080087e6 <__d2b>:
 80087e6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087ea:	460e      	mov	r6, r1
 80087ec:	2101      	movs	r1, #1
 80087ee:	ec59 8b10 	vmov	r8, r9, d0
 80087f2:	4615      	mov	r5, r2
 80087f4:	f7ff fd6b 	bl	80082ce <_Balloc>
 80087f8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80087fc:	4607      	mov	r7, r0
 80087fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008802:	bb34      	cbnz	r4, 8008852 <__d2b+0x6c>
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	f1b8 0300 	subs.w	r3, r8, #0
 800880a:	d027      	beq.n	800885c <__d2b+0x76>
 800880c:	a802      	add	r0, sp, #8
 800880e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008812:	f7ff fe01 	bl	8008418 <__lo0bits>
 8008816:	9900      	ldr	r1, [sp, #0]
 8008818:	b1f0      	cbz	r0, 8008858 <__d2b+0x72>
 800881a:	9a01      	ldr	r2, [sp, #4]
 800881c:	f1c0 0320 	rsb	r3, r0, #32
 8008820:	fa02 f303 	lsl.w	r3, r2, r3
 8008824:	430b      	orrs	r3, r1
 8008826:	40c2      	lsrs	r2, r0
 8008828:	617b      	str	r3, [r7, #20]
 800882a:	9201      	str	r2, [sp, #4]
 800882c:	9b01      	ldr	r3, [sp, #4]
 800882e:	61bb      	str	r3, [r7, #24]
 8008830:	2b00      	cmp	r3, #0
 8008832:	bf14      	ite	ne
 8008834:	2102      	movne	r1, #2
 8008836:	2101      	moveq	r1, #1
 8008838:	6139      	str	r1, [r7, #16]
 800883a:	b1c4      	cbz	r4, 800886e <__d2b+0x88>
 800883c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008840:	4404      	add	r4, r0
 8008842:	6034      	str	r4, [r6, #0]
 8008844:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008848:	6028      	str	r0, [r5, #0]
 800884a:	4638      	mov	r0, r7
 800884c:	b003      	add	sp, #12
 800884e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008856:	e7d5      	b.n	8008804 <__d2b+0x1e>
 8008858:	6179      	str	r1, [r7, #20]
 800885a:	e7e7      	b.n	800882c <__d2b+0x46>
 800885c:	a801      	add	r0, sp, #4
 800885e:	f7ff fddb 	bl	8008418 <__lo0bits>
 8008862:	9b01      	ldr	r3, [sp, #4]
 8008864:	617b      	str	r3, [r7, #20]
 8008866:	2101      	movs	r1, #1
 8008868:	6139      	str	r1, [r7, #16]
 800886a:	3020      	adds	r0, #32
 800886c:	e7e5      	b.n	800883a <__d2b+0x54>
 800886e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008872:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008876:	6030      	str	r0, [r6, #0]
 8008878:	6918      	ldr	r0, [r3, #16]
 800887a:	f7ff fdae 	bl	80083da <__hi0bits>
 800887e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008882:	e7e1      	b.n	8008848 <__d2b+0x62>

08008884 <_calloc_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	fb02 f401 	mul.w	r4, r2, r1
 800888a:	4621      	mov	r1, r4
 800888c:	f000 f856 	bl	800893c <_malloc_r>
 8008890:	4605      	mov	r5, r0
 8008892:	b118      	cbz	r0, 800889c <_calloc_r+0x18>
 8008894:	4622      	mov	r2, r4
 8008896:	2100      	movs	r1, #0
 8008898:	f7fe f90c 	bl	8006ab4 <memset>
 800889c:	4628      	mov	r0, r5
 800889e:	bd38      	pop	{r3, r4, r5, pc}

080088a0 <_free_r>:
 80088a0:	b538      	push	{r3, r4, r5, lr}
 80088a2:	4605      	mov	r5, r0
 80088a4:	2900      	cmp	r1, #0
 80088a6:	d045      	beq.n	8008934 <_free_r+0x94>
 80088a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088ac:	1f0c      	subs	r4, r1, #4
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bfb8      	it	lt
 80088b2:	18e4      	addlt	r4, r4, r3
 80088b4:	f000 f948 	bl	8008b48 <__malloc_lock>
 80088b8:	4a1f      	ldr	r2, [pc, #124]	; (8008938 <_free_r+0x98>)
 80088ba:	6813      	ldr	r3, [r2, #0]
 80088bc:	4610      	mov	r0, r2
 80088be:	b933      	cbnz	r3, 80088ce <_free_r+0x2e>
 80088c0:	6063      	str	r3, [r4, #4]
 80088c2:	6014      	str	r4, [r2, #0]
 80088c4:	4628      	mov	r0, r5
 80088c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ca:	f000 b93e 	b.w	8008b4a <__malloc_unlock>
 80088ce:	42a3      	cmp	r3, r4
 80088d0:	d90c      	bls.n	80088ec <_free_r+0x4c>
 80088d2:	6821      	ldr	r1, [r4, #0]
 80088d4:	1862      	adds	r2, r4, r1
 80088d6:	4293      	cmp	r3, r2
 80088d8:	bf04      	itt	eq
 80088da:	681a      	ldreq	r2, [r3, #0]
 80088dc:	685b      	ldreq	r3, [r3, #4]
 80088de:	6063      	str	r3, [r4, #4]
 80088e0:	bf04      	itt	eq
 80088e2:	1852      	addeq	r2, r2, r1
 80088e4:	6022      	streq	r2, [r4, #0]
 80088e6:	6004      	str	r4, [r0, #0]
 80088e8:	e7ec      	b.n	80088c4 <_free_r+0x24>
 80088ea:	4613      	mov	r3, r2
 80088ec:	685a      	ldr	r2, [r3, #4]
 80088ee:	b10a      	cbz	r2, 80088f4 <_free_r+0x54>
 80088f0:	42a2      	cmp	r2, r4
 80088f2:	d9fa      	bls.n	80088ea <_free_r+0x4a>
 80088f4:	6819      	ldr	r1, [r3, #0]
 80088f6:	1858      	adds	r0, r3, r1
 80088f8:	42a0      	cmp	r0, r4
 80088fa:	d10b      	bne.n	8008914 <_free_r+0x74>
 80088fc:	6820      	ldr	r0, [r4, #0]
 80088fe:	4401      	add	r1, r0
 8008900:	1858      	adds	r0, r3, r1
 8008902:	4282      	cmp	r2, r0
 8008904:	6019      	str	r1, [r3, #0]
 8008906:	d1dd      	bne.n	80088c4 <_free_r+0x24>
 8008908:	6810      	ldr	r0, [r2, #0]
 800890a:	6852      	ldr	r2, [r2, #4]
 800890c:	605a      	str	r2, [r3, #4]
 800890e:	4401      	add	r1, r0
 8008910:	6019      	str	r1, [r3, #0]
 8008912:	e7d7      	b.n	80088c4 <_free_r+0x24>
 8008914:	d902      	bls.n	800891c <_free_r+0x7c>
 8008916:	230c      	movs	r3, #12
 8008918:	602b      	str	r3, [r5, #0]
 800891a:	e7d3      	b.n	80088c4 <_free_r+0x24>
 800891c:	6820      	ldr	r0, [r4, #0]
 800891e:	1821      	adds	r1, r4, r0
 8008920:	428a      	cmp	r2, r1
 8008922:	bf04      	itt	eq
 8008924:	6811      	ldreq	r1, [r2, #0]
 8008926:	6852      	ldreq	r2, [r2, #4]
 8008928:	6062      	str	r2, [r4, #4]
 800892a:	bf04      	itt	eq
 800892c:	1809      	addeq	r1, r1, r0
 800892e:	6021      	streq	r1, [r4, #0]
 8008930:	605c      	str	r4, [r3, #4]
 8008932:	e7c7      	b.n	80088c4 <_free_r+0x24>
 8008934:	bd38      	pop	{r3, r4, r5, pc}
 8008936:	bf00      	nop
 8008938:	20000200 	.word	0x20000200

0800893c <_malloc_r>:
 800893c:	b570      	push	{r4, r5, r6, lr}
 800893e:	1ccd      	adds	r5, r1, #3
 8008940:	f025 0503 	bic.w	r5, r5, #3
 8008944:	3508      	adds	r5, #8
 8008946:	2d0c      	cmp	r5, #12
 8008948:	bf38      	it	cc
 800894a:	250c      	movcc	r5, #12
 800894c:	2d00      	cmp	r5, #0
 800894e:	4606      	mov	r6, r0
 8008950:	db01      	blt.n	8008956 <_malloc_r+0x1a>
 8008952:	42a9      	cmp	r1, r5
 8008954:	d903      	bls.n	800895e <_malloc_r+0x22>
 8008956:	230c      	movs	r3, #12
 8008958:	6033      	str	r3, [r6, #0]
 800895a:	2000      	movs	r0, #0
 800895c:	bd70      	pop	{r4, r5, r6, pc}
 800895e:	f000 f8f3 	bl	8008b48 <__malloc_lock>
 8008962:	4a21      	ldr	r2, [pc, #132]	; (80089e8 <_malloc_r+0xac>)
 8008964:	6814      	ldr	r4, [r2, #0]
 8008966:	4621      	mov	r1, r4
 8008968:	b991      	cbnz	r1, 8008990 <_malloc_r+0x54>
 800896a:	4c20      	ldr	r4, [pc, #128]	; (80089ec <_malloc_r+0xb0>)
 800896c:	6823      	ldr	r3, [r4, #0]
 800896e:	b91b      	cbnz	r3, 8008978 <_malloc_r+0x3c>
 8008970:	4630      	mov	r0, r6
 8008972:	f000 f83d 	bl	80089f0 <_sbrk_r>
 8008976:	6020      	str	r0, [r4, #0]
 8008978:	4629      	mov	r1, r5
 800897a:	4630      	mov	r0, r6
 800897c:	f000 f838 	bl	80089f0 <_sbrk_r>
 8008980:	1c43      	adds	r3, r0, #1
 8008982:	d124      	bne.n	80089ce <_malloc_r+0x92>
 8008984:	230c      	movs	r3, #12
 8008986:	6033      	str	r3, [r6, #0]
 8008988:	4630      	mov	r0, r6
 800898a:	f000 f8de 	bl	8008b4a <__malloc_unlock>
 800898e:	e7e4      	b.n	800895a <_malloc_r+0x1e>
 8008990:	680b      	ldr	r3, [r1, #0]
 8008992:	1b5b      	subs	r3, r3, r5
 8008994:	d418      	bmi.n	80089c8 <_malloc_r+0x8c>
 8008996:	2b0b      	cmp	r3, #11
 8008998:	d90f      	bls.n	80089ba <_malloc_r+0x7e>
 800899a:	600b      	str	r3, [r1, #0]
 800899c:	50cd      	str	r5, [r1, r3]
 800899e:	18cc      	adds	r4, r1, r3
 80089a0:	4630      	mov	r0, r6
 80089a2:	f000 f8d2 	bl	8008b4a <__malloc_unlock>
 80089a6:	f104 000b 	add.w	r0, r4, #11
 80089aa:	1d23      	adds	r3, r4, #4
 80089ac:	f020 0007 	bic.w	r0, r0, #7
 80089b0:	1ac3      	subs	r3, r0, r3
 80089b2:	d0d3      	beq.n	800895c <_malloc_r+0x20>
 80089b4:	425a      	negs	r2, r3
 80089b6:	50e2      	str	r2, [r4, r3]
 80089b8:	e7d0      	b.n	800895c <_malloc_r+0x20>
 80089ba:	428c      	cmp	r4, r1
 80089bc:	684b      	ldr	r3, [r1, #4]
 80089be:	bf16      	itet	ne
 80089c0:	6063      	strne	r3, [r4, #4]
 80089c2:	6013      	streq	r3, [r2, #0]
 80089c4:	460c      	movne	r4, r1
 80089c6:	e7eb      	b.n	80089a0 <_malloc_r+0x64>
 80089c8:	460c      	mov	r4, r1
 80089ca:	6849      	ldr	r1, [r1, #4]
 80089cc:	e7cc      	b.n	8008968 <_malloc_r+0x2c>
 80089ce:	1cc4      	adds	r4, r0, #3
 80089d0:	f024 0403 	bic.w	r4, r4, #3
 80089d4:	42a0      	cmp	r0, r4
 80089d6:	d005      	beq.n	80089e4 <_malloc_r+0xa8>
 80089d8:	1a21      	subs	r1, r4, r0
 80089da:	4630      	mov	r0, r6
 80089dc:	f000 f808 	bl	80089f0 <_sbrk_r>
 80089e0:	3001      	adds	r0, #1
 80089e2:	d0cf      	beq.n	8008984 <_malloc_r+0x48>
 80089e4:	6025      	str	r5, [r4, #0]
 80089e6:	e7db      	b.n	80089a0 <_malloc_r+0x64>
 80089e8:	20000200 	.word	0x20000200
 80089ec:	20000204 	.word	0x20000204

080089f0 <_sbrk_r>:
 80089f0:	b538      	push	{r3, r4, r5, lr}
 80089f2:	4c06      	ldr	r4, [pc, #24]	; (8008a0c <_sbrk_r+0x1c>)
 80089f4:	2300      	movs	r3, #0
 80089f6:	4605      	mov	r5, r0
 80089f8:	4608      	mov	r0, r1
 80089fa:	6023      	str	r3, [r4, #0]
 80089fc:	f7fa f83a 	bl	8002a74 <_sbrk>
 8008a00:	1c43      	adds	r3, r0, #1
 8008a02:	d102      	bne.n	8008a0a <_sbrk_r+0x1a>
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	b103      	cbz	r3, 8008a0a <_sbrk_r+0x1a>
 8008a08:	602b      	str	r3, [r5, #0]
 8008a0a:	bd38      	pop	{r3, r4, r5, pc}
 8008a0c:	20000614 	.word	0x20000614

08008a10 <__sread>:
 8008a10:	b510      	push	{r4, lr}
 8008a12:	460c      	mov	r4, r1
 8008a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a18:	f000 f898 	bl	8008b4c <_read_r>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	bfab      	itete	ge
 8008a20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a22:	89a3      	ldrhlt	r3, [r4, #12]
 8008a24:	181b      	addge	r3, r3, r0
 8008a26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a2a:	bfac      	ite	ge
 8008a2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a2e:	81a3      	strhlt	r3, [r4, #12]
 8008a30:	bd10      	pop	{r4, pc}

08008a32 <__swrite>:
 8008a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a36:	461f      	mov	r7, r3
 8008a38:	898b      	ldrh	r3, [r1, #12]
 8008a3a:	05db      	lsls	r3, r3, #23
 8008a3c:	4605      	mov	r5, r0
 8008a3e:	460c      	mov	r4, r1
 8008a40:	4616      	mov	r6, r2
 8008a42:	d505      	bpl.n	8008a50 <__swrite+0x1e>
 8008a44:	2302      	movs	r3, #2
 8008a46:	2200      	movs	r2, #0
 8008a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a4c:	f000 f858 	bl	8008b00 <_lseek_r>
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a5a:	81a3      	strh	r3, [r4, #12]
 8008a5c:	4632      	mov	r2, r6
 8008a5e:	463b      	mov	r3, r7
 8008a60:	4628      	mov	r0, r5
 8008a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a66:	f000 b817 	b.w	8008a98 <_write_r>

08008a6a <__sseek>:
 8008a6a:	b510      	push	{r4, lr}
 8008a6c:	460c      	mov	r4, r1
 8008a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a72:	f000 f845 	bl	8008b00 <_lseek_r>
 8008a76:	1c43      	adds	r3, r0, #1
 8008a78:	89a3      	ldrh	r3, [r4, #12]
 8008a7a:	bf15      	itete	ne
 8008a7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a86:	81a3      	strheq	r3, [r4, #12]
 8008a88:	bf18      	it	ne
 8008a8a:	81a3      	strhne	r3, [r4, #12]
 8008a8c:	bd10      	pop	{r4, pc}

08008a8e <__sclose>:
 8008a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a92:	f000 b813 	b.w	8008abc <_close_r>
	...

08008a98 <_write_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	4c07      	ldr	r4, [pc, #28]	; (8008ab8 <_write_r+0x20>)
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	4608      	mov	r0, r1
 8008aa0:	4611      	mov	r1, r2
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	6022      	str	r2, [r4, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	f7f9 ff9f 	bl	80029ea <_write>
 8008aac:	1c43      	adds	r3, r0, #1
 8008aae:	d102      	bne.n	8008ab6 <_write_r+0x1e>
 8008ab0:	6823      	ldr	r3, [r4, #0]
 8008ab2:	b103      	cbz	r3, 8008ab6 <_write_r+0x1e>
 8008ab4:	602b      	str	r3, [r5, #0]
 8008ab6:	bd38      	pop	{r3, r4, r5, pc}
 8008ab8:	20000614 	.word	0x20000614

08008abc <_close_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4c06      	ldr	r4, [pc, #24]	; (8008ad8 <_close_r+0x1c>)
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	4608      	mov	r0, r1
 8008ac6:	6023      	str	r3, [r4, #0]
 8008ac8:	f7f9 ffab 	bl	8002a22 <_close>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d102      	bne.n	8008ad6 <_close_r+0x1a>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	b103      	cbz	r3, 8008ad6 <_close_r+0x1a>
 8008ad4:	602b      	str	r3, [r5, #0]
 8008ad6:	bd38      	pop	{r3, r4, r5, pc}
 8008ad8:	20000614 	.word	0x20000614

08008adc <_fstat_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	4c07      	ldr	r4, [pc, #28]	; (8008afc <_fstat_r+0x20>)
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	4608      	mov	r0, r1
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	f7f9 ffa6 	bl	8002a3a <_fstat>
 8008aee:	1c43      	adds	r3, r0, #1
 8008af0:	d102      	bne.n	8008af8 <_fstat_r+0x1c>
 8008af2:	6823      	ldr	r3, [r4, #0]
 8008af4:	b103      	cbz	r3, 8008af8 <_fstat_r+0x1c>
 8008af6:	602b      	str	r3, [r5, #0]
 8008af8:	bd38      	pop	{r3, r4, r5, pc}
 8008afa:	bf00      	nop
 8008afc:	20000614 	.word	0x20000614

08008b00 <_lseek_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4c07      	ldr	r4, [pc, #28]	; (8008b20 <_lseek_r+0x20>)
 8008b04:	4605      	mov	r5, r0
 8008b06:	4608      	mov	r0, r1
 8008b08:	4611      	mov	r1, r2
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	6022      	str	r2, [r4, #0]
 8008b0e:	461a      	mov	r2, r3
 8008b10:	f7f9 ffa3 	bl	8002a5a <_lseek>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_lseek_r+0x1e>
 8008b18:	6823      	ldr	r3, [r4, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_lseek_r+0x1e>
 8008b1c:	602b      	str	r3, [r5, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	20000614 	.word	0x20000614

08008b24 <__ascii_mbtowc>:
 8008b24:	b082      	sub	sp, #8
 8008b26:	b901      	cbnz	r1, 8008b2a <__ascii_mbtowc+0x6>
 8008b28:	a901      	add	r1, sp, #4
 8008b2a:	b142      	cbz	r2, 8008b3e <__ascii_mbtowc+0x1a>
 8008b2c:	b14b      	cbz	r3, 8008b42 <__ascii_mbtowc+0x1e>
 8008b2e:	7813      	ldrb	r3, [r2, #0]
 8008b30:	600b      	str	r3, [r1, #0]
 8008b32:	7812      	ldrb	r2, [r2, #0]
 8008b34:	1c10      	adds	r0, r2, #0
 8008b36:	bf18      	it	ne
 8008b38:	2001      	movne	r0, #1
 8008b3a:	b002      	add	sp, #8
 8008b3c:	4770      	bx	lr
 8008b3e:	4610      	mov	r0, r2
 8008b40:	e7fb      	b.n	8008b3a <__ascii_mbtowc+0x16>
 8008b42:	f06f 0001 	mvn.w	r0, #1
 8008b46:	e7f8      	b.n	8008b3a <__ascii_mbtowc+0x16>

08008b48 <__malloc_lock>:
 8008b48:	4770      	bx	lr

08008b4a <__malloc_unlock>:
 8008b4a:	4770      	bx	lr

08008b4c <_read_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4c07      	ldr	r4, [pc, #28]	; (8008b6c <_read_r+0x20>)
 8008b50:	4605      	mov	r5, r0
 8008b52:	4608      	mov	r0, r1
 8008b54:	4611      	mov	r1, r2
 8008b56:	2200      	movs	r2, #0
 8008b58:	6022      	str	r2, [r4, #0]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	f7f9 ff28 	bl	80029b0 <_read>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_read_r+0x1e>
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_read_r+0x1e>
 8008b68:	602b      	str	r3, [r5, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	20000614 	.word	0x20000614

08008b70 <__ascii_wctomb>:
 8008b70:	b149      	cbz	r1, 8008b86 <__ascii_wctomb+0x16>
 8008b72:	2aff      	cmp	r2, #255	; 0xff
 8008b74:	bf85      	ittet	hi
 8008b76:	238a      	movhi	r3, #138	; 0x8a
 8008b78:	6003      	strhi	r3, [r0, #0]
 8008b7a:	700a      	strbls	r2, [r1, #0]
 8008b7c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008b80:	bf98      	it	ls
 8008b82:	2001      	movls	r0, #1
 8008b84:	4770      	bx	lr
 8008b86:	4608      	mov	r0, r1
 8008b88:	4770      	bx	lr
	...

08008b8c <powf>:
 8008b8c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8008b90:	ed2d 8b04 	vpush	{d8-d9}
 8008b94:	4ca7      	ldr	r4, [pc, #668]	; (8008e34 <powf+0x2a8>)
 8008b96:	b08a      	sub	sp, #40	; 0x28
 8008b98:	eef0 8a40 	vmov.f32	s17, s0
 8008b9c:	eeb0 8a60 	vmov.f32	s16, s1
 8008ba0:	f000 f958 	bl	8008e54 <__ieee754_powf>
 8008ba4:	f994 5000 	ldrsb.w	r5, [r4]
 8008ba8:	1c6b      	adds	r3, r5, #1
 8008baa:	eeb0 9a40 	vmov.f32	s18, s0
 8008bae:	4626      	mov	r6, r4
 8008bb0:	d05f      	beq.n	8008c72 <powf+0xe6>
 8008bb2:	eeb4 8a48 	vcmp.f32	s16, s16
 8008bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bba:	d65a      	bvs.n	8008c72 <powf+0xe6>
 8008bbc:	eef4 8a68 	vcmp.f32	s17, s17
 8008bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc4:	d721      	bvc.n	8008c0a <powf+0x7e>
 8008bc6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bce:	d150      	bne.n	8008c72 <powf+0xe6>
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	4b98      	ldr	r3, [pc, #608]	; (8008e38 <powf+0x2ac>)
 8008bd6:	9301      	str	r3, [sp, #4]
 8008bd8:	ee18 0a90 	vmov	r0, s17
 8008bdc:	2300      	movs	r3, #0
 8008bde:	9308      	str	r3, [sp, #32]
 8008be0:	f7f7 fc7e 	bl	80004e0 <__aeabi_f2d>
 8008be4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008be8:	ee18 0a10 	vmov	r0, s16
 8008bec:	f7f7 fc78 	bl	80004e0 <__aeabi_f2d>
 8008bf0:	4b92      	ldr	r3, [pc, #584]	; (8008e3c <powf+0x2b0>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	2d02      	cmp	r5, #2
 8008bf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008bfe:	d032      	beq.n	8008c66 <powf+0xda>
 8008c00:	4668      	mov	r0, sp
 8008c02:	f000 fbea 	bl	80093da <matherr>
 8008c06:	bb40      	cbnz	r0, 8008c5a <powf+0xce>
 8008c08:	e065      	b.n	8008cd6 <powf+0x14a>
 8008c0a:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8008e40 <powf+0x2b4>
 8008c0e:	eef4 8a69 	vcmp.f32	s17, s19
 8008c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c16:	d163      	bne.n	8008ce0 <powf+0x154>
 8008c18:	eeb4 8a69 	vcmp.f32	s16, s19
 8008c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c20:	d12e      	bne.n	8008c80 <powf+0xf4>
 8008c22:	2301      	movs	r3, #1
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	4b84      	ldr	r3, [pc, #528]	; (8008e38 <powf+0x2ac>)
 8008c28:	9301      	str	r3, [sp, #4]
 8008c2a:	ee18 0a90 	vmov	r0, s17
 8008c2e:	2300      	movs	r3, #0
 8008c30:	9308      	str	r3, [sp, #32]
 8008c32:	f7f7 fc55 	bl	80004e0 <__aeabi_f2d>
 8008c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c3a:	ee18 0a10 	vmov	r0, s16
 8008c3e:	f7f7 fc4f 	bl	80004e0 <__aeabi_f2d>
 8008c42:	2200      	movs	r2, #0
 8008c44:	2300      	movs	r3, #0
 8008c46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c4e:	2d00      	cmp	r5, #0
 8008c50:	d0d6      	beq.n	8008c00 <powf+0x74>
 8008c52:	4b7a      	ldr	r3, [pc, #488]	; (8008e3c <powf+0x2b0>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c5a:	9b08      	ldr	r3, [sp, #32]
 8008c5c:	b11b      	cbz	r3, 8008c66 <powf+0xda>
 8008c5e:	f7fd feff 	bl	8006a60 <__errno>
 8008c62:	9b08      	ldr	r3, [sp, #32]
 8008c64:	6003      	str	r3, [r0, #0]
 8008c66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c6a:	f7f7 ff69 	bl	8000b40 <__aeabi_d2f>
 8008c6e:	ee09 0a10 	vmov	s18, r0
 8008c72:	eeb0 0a49 	vmov.f32	s0, s18
 8008c76:	b00a      	add	sp, #40	; 0x28
 8008c78:	ecbd 8b04 	vpop	{d8-d9}
 8008c7c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008c80:	eeb0 0a48 	vmov.f32	s0, s16
 8008c84:	f000 fbb2 	bl	80093ec <finitef>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	d0f2      	beq.n	8008c72 <powf+0xe6>
 8008c8c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c94:	d5ed      	bpl.n	8008c72 <powf+0xe6>
 8008c96:	2301      	movs	r3, #1
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	4b67      	ldr	r3, [pc, #412]	; (8008e38 <powf+0x2ac>)
 8008c9c:	9301      	str	r3, [sp, #4]
 8008c9e:	ee18 0a90 	vmov	r0, s17
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	9308      	str	r3, [sp, #32]
 8008ca6:	f7f7 fc1b 	bl	80004e0 <__aeabi_f2d>
 8008caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cae:	ee18 0a10 	vmov	r0, s16
 8008cb2:	f7f7 fc15 	bl	80004e0 <__aeabi_f2d>
 8008cb6:	f994 3000 	ldrsb.w	r3, [r4]
 8008cba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cbe:	b923      	cbnz	r3, 8008cca <powf+0x13e>
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008cc8:	e79a      	b.n	8008c00 <powf+0x74>
 8008cca:	495e      	ldr	r1, [pc, #376]	; (8008e44 <powf+0x2b8>)
 8008ccc:	2000      	movs	r0, #0
 8008cce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008cd2:	2b02      	cmp	r3, #2
 8008cd4:	d194      	bne.n	8008c00 <powf+0x74>
 8008cd6:	f7fd fec3 	bl	8006a60 <__errno>
 8008cda:	2321      	movs	r3, #33	; 0x21
 8008cdc:	6003      	str	r3, [r0, #0]
 8008cde:	e7bc      	b.n	8008c5a <powf+0xce>
 8008ce0:	f000 fb84 	bl	80093ec <finitef>
 8008ce4:	4605      	mov	r5, r0
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	d173      	bne.n	8008dd2 <powf+0x246>
 8008cea:	eeb0 0a68 	vmov.f32	s0, s17
 8008cee:	f000 fb7d 	bl	80093ec <finitef>
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	d06d      	beq.n	8008dd2 <powf+0x246>
 8008cf6:	eeb0 0a48 	vmov.f32	s0, s16
 8008cfa:	f000 fb77 	bl	80093ec <finitef>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d067      	beq.n	8008dd2 <powf+0x246>
 8008d02:	ee18 0a90 	vmov	r0, s17
 8008d06:	f7f7 fbeb 	bl	80004e0 <__aeabi_f2d>
 8008d0a:	4680      	mov	r8, r0
 8008d0c:	ee18 0a10 	vmov	r0, s16
 8008d10:	4689      	mov	r9, r1
 8008d12:	f7f7 fbe5 	bl	80004e0 <__aeabi_f2d>
 8008d16:	eeb4 9a49 	vcmp.f32	s18, s18
 8008d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d1e:	f994 4000 	ldrsb.w	r4, [r4]
 8008d22:	4b45      	ldr	r3, [pc, #276]	; (8008e38 <powf+0x2ac>)
 8008d24:	d713      	bvc.n	8008d4e <powf+0x1c2>
 8008d26:	2201      	movs	r2, #1
 8008d28:	e9cd 2300 	strd	r2, r3, [sp]
 8008d2c:	9508      	str	r5, [sp, #32]
 8008d2e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d36:	2c00      	cmp	r4, #0
 8008d38:	d0c2      	beq.n	8008cc0 <powf+0x134>
 8008d3a:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8008d3e:	ee17 0a90 	vmov	r0, s15
 8008d42:	f7f7 fbcd 	bl	80004e0 <__aeabi_f2d>
 8008d46:	2c02      	cmp	r4, #2
 8008d48:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008d4c:	e7c2      	b.n	8008cd4 <powf+0x148>
 8008d4e:	2203      	movs	r2, #3
 8008d50:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008d54:	e9cd 2300 	strd	r2, r3, [sp]
 8008d58:	9508      	str	r5, [sp, #32]
 8008d5a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008d5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d62:	ee28 8a27 	vmul.f32	s16, s16, s15
 8008d66:	b9fc      	cbnz	r4, 8008da8 <powf+0x21c>
 8008d68:	4b37      	ldr	r3, [pc, #220]	; (8008e48 <powf+0x2bc>)
 8008d6a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8008d6e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d76:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d7a:	d553      	bpl.n	8008e24 <powf+0x298>
 8008d7c:	eeb0 0a48 	vmov.f32	s0, s16
 8008d80:	f000 fb44 	bl	800940c <rintf>
 8008d84:	eeb4 0a48 	vcmp.f32	s0, s16
 8008d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d8c:	d004      	beq.n	8008d98 <powf+0x20c>
 8008d8e:	4b2f      	ldr	r3, [pc, #188]	; (8008e4c <powf+0x2c0>)
 8008d90:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008d94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d98:	f996 3000 	ldrsb.w	r3, [r6]
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d141      	bne.n	8008e24 <powf+0x298>
 8008da0:	f7fd fe5e 	bl	8006a60 <__errno>
 8008da4:	2322      	movs	r3, #34	; 0x22
 8008da6:	e799      	b.n	8008cdc <powf+0x150>
 8008da8:	4b29      	ldr	r3, [pc, #164]	; (8008e50 <powf+0x2c4>)
 8008daa:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8008dae:	2200      	movs	r2, #0
 8008db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008db8:	d5ee      	bpl.n	8008d98 <powf+0x20c>
 8008dba:	eeb0 0a48 	vmov.f32	s0, s16
 8008dbe:	f000 fb25 	bl	800940c <rintf>
 8008dc2:	eeb4 0a48 	vcmp.f32	s0, s16
 8008dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dca:	d0e5      	beq.n	8008d98 <powf+0x20c>
 8008dcc:	2200      	movs	r2, #0
 8008dce:	4b1d      	ldr	r3, [pc, #116]	; (8008e44 <powf+0x2b8>)
 8008dd0:	e7e0      	b.n	8008d94 <powf+0x208>
 8008dd2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8008dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dda:	f47f af4a 	bne.w	8008c72 <powf+0xe6>
 8008dde:	eeb0 0a68 	vmov.f32	s0, s17
 8008de2:	f000 fb03 	bl	80093ec <finitef>
 8008de6:	2800      	cmp	r0, #0
 8008de8:	f43f af43 	beq.w	8008c72 <powf+0xe6>
 8008dec:	eeb0 0a48 	vmov.f32	s0, s16
 8008df0:	f000 fafc 	bl	80093ec <finitef>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	f43f af3c 	beq.w	8008c72 <powf+0xe6>
 8008dfa:	2304      	movs	r3, #4
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	4b0e      	ldr	r3, [pc, #56]	; (8008e38 <powf+0x2ac>)
 8008e00:	9301      	str	r3, [sp, #4]
 8008e02:	ee18 0a90 	vmov	r0, s17
 8008e06:	2300      	movs	r3, #0
 8008e08:	9308      	str	r3, [sp, #32]
 8008e0a:	f7f7 fb69 	bl	80004e0 <__aeabi_f2d>
 8008e0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e12:	ee18 0a10 	vmov	r0, s16
 8008e16:	f7f7 fb63 	bl	80004e0 <__aeabi_f2d>
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e20:	2300      	movs	r3, #0
 8008e22:	e7b7      	b.n	8008d94 <powf+0x208>
 8008e24:	4668      	mov	r0, sp
 8008e26:	f000 fad8 	bl	80093da <matherr>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	f47f af15 	bne.w	8008c5a <powf+0xce>
 8008e30:	e7b6      	b.n	8008da0 <powf+0x214>
 8008e32:	bf00      	nop
 8008e34:	200001dc 	.word	0x200001dc
 8008e38:	0800985f 	.word	0x0800985f
 8008e3c:	3ff00000 	.word	0x3ff00000
 8008e40:	00000000 	.word	0x00000000
 8008e44:	fff00000 	.word	0xfff00000
 8008e48:	47efffff 	.word	0x47efffff
 8008e4c:	c7efffff 	.word	0xc7efffff
 8008e50:	7ff00000 	.word	0x7ff00000

08008e54 <__ieee754_powf>:
 8008e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e58:	ee10 5a90 	vmov	r5, s1
 8008e5c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8008e60:	ed2d 8b02 	vpush	{d8}
 8008e64:	eeb0 8a40 	vmov.f32	s16, s0
 8008e68:	eef0 8a60 	vmov.f32	s17, s1
 8008e6c:	f000 8293 	beq.w	8009396 <__ieee754_powf+0x542>
 8008e70:	ee10 8a10 	vmov	r8, s0
 8008e74:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8008e78:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008e7c:	dc06      	bgt.n	8008e8c <__ieee754_powf+0x38>
 8008e7e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8008e82:	dd0a      	ble.n	8008e9a <__ieee754_powf+0x46>
 8008e84:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8008e88:	f000 8285 	beq.w	8009396 <__ieee754_powf+0x542>
 8008e8c:	ecbd 8b02 	vpop	{d8}
 8008e90:	48d9      	ldr	r0, [pc, #868]	; (80091f8 <__ieee754_powf+0x3a4>)
 8008e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e96:	f000 bab3 	b.w	8009400 <nanf>
 8008e9a:	f1b8 0f00 	cmp.w	r8, #0
 8008e9e:	da1d      	bge.n	8008edc <__ieee754_powf+0x88>
 8008ea0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8008ea4:	da2c      	bge.n	8008f00 <__ieee754_powf+0xac>
 8008ea6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8008eaa:	db30      	blt.n	8008f0e <__ieee754_powf+0xba>
 8008eac:	15fb      	asrs	r3, r7, #23
 8008eae:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8008eb2:	fa47 f603 	asr.w	r6, r7, r3
 8008eb6:	fa06 f303 	lsl.w	r3, r6, r3
 8008eba:	42bb      	cmp	r3, r7
 8008ebc:	d127      	bne.n	8008f0e <__ieee754_powf+0xba>
 8008ebe:	f006 0601 	and.w	r6, r6, #1
 8008ec2:	f1c6 0602 	rsb	r6, r6, #2
 8008ec6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8008eca:	d122      	bne.n	8008f12 <__ieee754_powf+0xbe>
 8008ecc:	2d00      	cmp	r5, #0
 8008ece:	f280 8268 	bge.w	80093a2 <__ieee754_powf+0x54e>
 8008ed2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008ed6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8008eda:	e00d      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008edc:	2600      	movs	r6, #0
 8008ede:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8008ee2:	d1f0      	bne.n	8008ec6 <__ieee754_powf+0x72>
 8008ee4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8008ee8:	f000 8255 	beq.w	8009396 <__ieee754_powf+0x542>
 8008eec:	dd0a      	ble.n	8008f04 <__ieee754_powf+0xb0>
 8008eee:	2d00      	cmp	r5, #0
 8008ef0:	f280 8254 	bge.w	800939c <__ieee754_powf+0x548>
 8008ef4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80091fc <__ieee754_powf+0x3a8>
 8008ef8:	ecbd 8b02 	vpop	{d8}
 8008efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f00:	2602      	movs	r6, #2
 8008f02:	e7ec      	b.n	8008ede <__ieee754_powf+0x8a>
 8008f04:	2d00      	cmp	r5, #0
 8008f06:	daf5      	bge.n	8008ef4 <__ieee754_powf+0xa0>
 8008f08:	eeb1 0a68 	vneg.f32	s0, s17
 8008f0c:	e7f4      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008f0e:	2600      	movs	r6, #0
 8008f10:	e7d9      	b.n	8008ec6 <__ieee754_powf+0x72>
 8008f12:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8008f16:	d102      	bne.n	8008f1e <__ieee754_powf+0xca>
 8008f18:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008f1c:	e7ec      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008f1e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8008f22:	eeb0 0a48 	vmov.f32	s0, s16
 8008f26:	d108      	bne.n	8008f3a <__ieee754_powf+0xe6>
 8008f28:	f1b8 0f00 	cmp.w	r8, #0
 8008f2c:	db05      	blt.n	8008f3a <__ieee754_powf+0xe6>
 8008f2e:	ecbd 8b02 	vpop	{d8}
 8008f32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f36:	f000 ba4d 	b.w	80093d4 <__ieee754_sqrtf>
 8008f3a:	f000 fa50 	bl	80093de <fabsf>
 8008f3e:	b124      	cbz	r4, 8008f4a <__ieee754_powf+0xf6>
 8008f40:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8008f44:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8008f48:	d117      	bne.n	8008f7a <__ieee754_powf+0x126>
 8008f4a:	2d00      	cmp	r5, #0
 8008f4c:	bfbc      	itt	lt
 8008f4e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8008f52:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8008f56:	f1b8 0f00 	cmp.w	r8, #0
 8008f5a:	dacd      	bge.n	8008ef8 <__ieee754_powf+0xa4>
 8008f5c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8008f60:	ea54 0306 	orrs.w	r3, r4, r6
 8008f64:	d104      	bne.n	8008f70 <__ieee754_powf+0x11c>
 8008f66:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008f6a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8008f6e:	e7c3      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008f70:	2e01      	cmp	r6, #1
 8008f72:	d1c1      	bne.n	8008ef8 <__ieee754_powf+0xa4>
 8008f74:	eeb1 0a40 	vneg.f32	s0, s0
 8008f78:	e7be      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008f7a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8008f7e:	3801      	subs	r0, #1
 8008f80:	ea56 0300 	orrs.w	r3, r6, r0
 8008f84:	d104      	bne.n	8008f90 <__ieee754_powf+0x13c>
 8008f86:	ee38 8a48 	vsub.f32	s16, s16, s16
 8008f8a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8008f8e:	e7b3      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008f90:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8008f94:	dd6d      	ble.n	8009072 <__ieee754_powf+0x21e>
 8008f96:	4b9a      	ldr	r3, [pc, #616]	; (8009200 <__ieee754_powf+0x3ac>)
 8008f98:	429c      	cmp	r4, r3
 8008f9a:	dc06      	bgt.n	8008faa <__ieee754_powf+0x156>
 8008f9c:	2d00      	cmp	r5, #0
 8008f9e:	daa9      	bge.n	8008ef4 <__ieee754_powf+0xa0>
 8008fa0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8009204 <__ieee754_powf+0x3b0>
 8008fa4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008fa8:	e7a6      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8008faa:	4b97      	ldr	r3, [pc, #604]	; (8009208 <__ieee754_powf+0x3b4>)
 8008fac:	429c      	cmp	r4, r3
 8008fae:	dd02      	ble.n	8008fb6 <__ieee754_powf+0x162>
 8008fb0:	2d00      	cmp	r5, #0
 8008fb2:	dcf5      	bgt.n	8008fa0 <__ieee754_powf+0x14c>
 8008fb4:	e79e      	b.n	8008ef4 <__ieee754_powf+0xa0>
 8008fb6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008fba:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008fbe:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800920c <__ieee754_powf+0x3b8>
 8008fc2:	eef1 6a40 	vneg.f32	s13, s0
 8008fc6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8008fca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008fce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008fd2:	eee7 7a40 	vfms.f32	s15, s14, s0
 8008fd6:	ee60 0a00 	vmul.f32	s1, s0, s0
 8008fda:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8009210 <__ieee754_powf+0x3bc>
 8008fde:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8008fe2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8009214 <__ieee754_powf+0x3c0>
 8008fe6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 8008fea:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008fee:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8009218 <__ieee754_powf+0x3c4>
 8008ff2:	eeb0 6a67 	vmov.f32	s12, s15
 8008ff6:	eea0 6a07 	vfma.f32	s12, s0, s14
 8008ffa:	ee16 3a10 	vmov	r3, s12
 8008ffe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009002:	f023 030f 	bic.w	r3, r3, #15
 8009006:	ee00 3a90 	vmov	s1, r3
 800900a:	eee6 0a87 	vfma.f32	s1, s13, s14
 800900e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009012:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8009016:	f025 050f 	bic.w	r5, r5, #15
 800901a:	ee07 5a10 	vmov	s14, r5
 800901e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8009022:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8009026:	ee07 3a90 	vmov	s15, r3
 800902a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800902e:	3e01      	subs	r6, #1
 8009030:	ea56 0200 	orrs.w	r2, r6, r0
 8009034:	ee07 5a10 	vmov	s14, r5
 8009038:	ee67 7a87 	vmul.f32	s15, s15, s14
 800903c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8009040:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009044:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009048:	ee17 4a10 	vmov	r4, s14
 800904c:	bf08      	it	eq
 800904e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8009052:	2c00      	cmp	r4, #0
 8009054:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009058:	f340 8184 	ble.w	8009364 <__ieee754_powf+0x510>
 800905c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8009060:	f340 80fc 	ble.w	800925c <__ieee754_powf+0x408>
 8009064:	eddf 7a67 	vldr	s15, [pc, #412]	; 8009204 <__ieee754_powf+0x3b0>
 8009068:	ee28 0a27 	vmul.f32	s0, s16, s15
 800906c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009070:	e742      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8009072:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8009076:	bfbf      	itttt	lt
 8009078:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800921c <__ieee754_powf+0x3c8>
 800907c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009080:	f06f 0217 	mvnlt.w	r2, #23
 8009084:	ee17 4a90 	vmovlt	r4, s15
 8009088:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800908c:	bfa8      	it	ge
 800908e:	2200      	movge	r2, #0
 8009090:	3b7f      	subs	r3, #127	; 0x7f
 8009092:	4413      	add	r3, r2
 8009094:	4a62      	ldr	r2, [pc, #392]	; (8009220 <__ieee754_powf+0x3cc>)
 8009096:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800909a:	4294      	cmp	r4, r2
 800909c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80090a0:	dd06      	ble.n	80090b0 <__ieee754_powf+0x25c>
 80090a2:	4a60      	ldr	r2, [pc, #384]	; (8009224 <__ieee754_powf+0x3d0>)
 80090a4:	4294      	cmp	r4, r2
 80090a6:	f340 80a5 	ble.w	80091f4 <__ieee754_powf+0x3a0>
 80090aa:	3301      	adds	r3, #1
 80090ac:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80090b0:	2400      	movs	r4, #0
 80090b2:	4a5d      	ldr	r2, [pc, #372]	; (8009228 <__ieee754_powf+0x3d4>)
 80090b4:	00a7      	lsls	r7, r4, #2
 80090b6:	443a      	add	r2, r7
 80090b8:	ee07 1a90 	vmov	s15, r1
 80090bc:	ed92 7a00 	vldr	s14, [r2]
 80090c0:	4a5a      	ldr	r2, [pc, #360]	; (800922c <__ieee754_powf+0x3d8>)
 80090c2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80090c6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80090ca:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80090ce:	1049      	asrs	r1, r1, #1
 80090d0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80090d4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80090d8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80090dc:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80090e0:	ee06 1a10 	vmov	s12, r1
 80090e4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80090e8:	ee14 ca90 	vmov	ip, s9
 80090ec:	ea02 0c0c 	and.w	ip, r2, ip
 80090f0:	ee05 ca10 	vmov	s10, ip
 80090f4:	eeb1 4a45 	vneg.f32	s8, s10
 80090f8:	eee4 5a06 	vfma.f32	s11, s8, s12
 80090fc:	ee36 6a47 	vsub.f32	s12, s12, s14
 8009100:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8009230 <__ieee754_powf+0x3dc>
 8009104:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8009108:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800910c:	eee4 5a06 	vfma.f32	s11, s8, s12
 8009110:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8009114:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8009118:	eddf 5a46 	vldr	s11, [pc, #280]	; 8009234 <__ieee754_powf+0x3e0>
 800911c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8009120:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009238 <__ieee754_powf+0x3e4>
 8009124:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009128:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800920c <__ieee754_powf+0x3b8>
 800912c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009130:	eddf 5a42 	vldr	s11, [pc, #264]	; 800923c <__ieee754_powf+0x3e8>
 8009134:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009138:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8009240 <__ieee754_powf+0x3ec>
 800913c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8009140:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009144:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009148:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800914c:	eef0 7a65 	vmov.f32	s15, s11
 8009150:	eee3 6a87 	vfma.f32	s13, s7, s14
 8009154:	eee5 7a05 	vfma.f32	s15, s10, s10
 8009158:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800915c:	ee17 1a90 	vmov	r1, s15
 8009160:	4011      	ands	r1, r2
 8009162:	ee07 1a90 	vmov	s15, r1
 8009166:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800916a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8009244 <__ieee754_powf+0x3f0>
 800916e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8009172:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009176:	ee27 7a24 	vmul.f32	s14, s14, s9
 800917a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800917e:	eeb0 6a47 	vmov.f32	s12, s14
 8009182:	eea5 6a27 	vfma.f32	s12, s10, s15
 8009186:	ee16 1a10 	vmov	r1, s12
 800918a:	4011      	ands	r1, r2
 800918c:	ee06 1a90 	vmov	s13, r1
 8009190:	eee4 6a27 	vfma.f32	s13, s8, s15
 8009194:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009248 <__ieee754_powf+0x3f4>
 8009198:	ee37 7a66 	vsub.f32	s14, s14, s13
 800919c:	ee06 1a10 	vmov	s12, r1
 80091a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80091a4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800924c <__ieee754_powf+0x3f8>
 80091a8:	4929      	ldr	r1, [pc, #164]	; (8009250 <__ieee754_powf+0x3fc>)
 80091aa:	eea6 7a27 	vfma.f32	s14, s12, s15
 80091ae:	4439      	add	r1, r7
 80091b0:	edd1 7a00 	vldr	s15, [r1]
 80091b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80091b8:	ee07 3a90 	vmov	s15, r3
 80091bc:	eef0 0a47 	vmov.f32	s1, s14
 80091c0:	4b24      	ldr	r3, [pc, #144]	; (8009254 <__ieee754_powf+0x400>)
 80091c2:	eee6 0a25 	vfma.f32	s1, s12, s11
 80091c6:	443b      	add	r3, r7
 80091c8:	ed93 5a00 	vldr	s10, [r3]
 80091cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80091d0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80091d4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80091d8:	ee17 3a90 	vmov	r3, s15
 80091dc:	4013      	ands	r3, r2
 80091de:	ee07 3a90 	vmov	s15, r3
 80091e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80091e6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80091ea:	eee6 7a65 	vfms.f32	s15, s12, s11
 80091ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091f2:	e70e      	b.n	8009012 <__ieee754_powf+0x1be>
 80091f4:	2401      	movs	r4, #1
 80091f6:	e75c      	b.n	80090b2 <__ieee754_powf+0x25e>
 80091f8:	0800975d 	.word	0x0800975d
 80091fc:	00000000 	.word	0x00000000
 8009200:	3f7ffff7 	.word	0x3f7ffff7
 8009204:	7149f2ca 	.word	0x7149f2ca
 8009208:	3f800007 	.word	0x3f800007
 800920c:	3eaaaaab 	.word	0x3eaaaaab
 8009210:	36eca570 	.word	0x36eca570
 8009214:	3fb8aa3b 	.word	0x3fb8aa3b
 8009218:	3fb8aa00 	.word	0x3fb8aa00
 800921c:	4b800000 	.word	0x4b800000
 8009220:	001cc471 	.word	0x001cc471
 8009224:	005db3d6 	.word	0x005db3d6
 8009228:	08009864 	.word	0x08009864
 800922c:	fffff000 	.word	0xfffff000
 8009230:	3e6c3255 	.word	0x3e6c3255
 8009234:	3e53f142 	.word	0x3e53f142
 8009238:	3e8ba305 	.word	0x3e8ba305
 800923c:	3edb6db7 	.word	0x3edb6db7
 8009240:	3f19999a 	.word	0x3f19999a
 8009244:	3f763800 	.word	0x3f763800
 8009248:	3f76384f 	.word	0x3f76384f
 800924c:	369dc3a0 	.word	0x369dc3a0
 8009250:	08009874 	.word	0x08009874
 8009254:	0800986c 	.word	0x0800986c
 8009258:	3338aa3c 	.word	0x3338aa3c
 800925c:	f040 8092 	bne.w	8009384 <__ieee754_powf+0x530>
 8009260:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009258 <__ieee754_powf+0x404>
 8009264:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009268:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800926c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009274:	f73f aef6 	bgt.w	8009064 <__ieee754_powf+0x210>
 8009278:	15db      	asrs	r3, r3, #23
 800927a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800927e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009282:	4103      	asrs	r3, r0
 8009284:	4423      	add	r3, r4
 8009286:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800928a:	4947      	ldr	r1, [pc, #284]	; (80093a8 <__ieee754_powf+0x554>)
 800928c:	3a7f      	subs	r2, #127	; 0x7f
 800928e:	4111      	asrs	r1, r2
 8009290:	ea23 0101 	bic.w	r1, r3, r1
 8009294:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8009298:	ee07 1a10 	vmov	s14, r1
 800929c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80092a0:	f1c2 0217 	rsb	r2, r2, #23
 80092a4:	4110      	asrs	r0, r2
 80092a6:	2c00      	cmp	r4, #0
 80092a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092ac:	bfb8      	it	lt
 80092ae:	4240      	neglt	r0, r0
 80092b0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80092b4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80093ac <__ieee754_powf+0x558>
 80092b8:	ee17 3a10 	vmov	r3, s14
 80092bc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80092c0:	f023 030f 	bic.w	r3, r3, #15
 80092c4:	ee07 3a10 	vmov	s14, r3
 80092c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092cc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80092d0:	eddf 7a37 	vldr	s15, [pc, #220]	; 80093b0 <__ieee754_powf+0x55c>
 80092d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092d8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80092dc:	eddf 6a35 	vldr	s13, [pc, #212]	; 80093b4 <__ieee754_powf+0x560>
 80092e0:	eeb0 0a67 	vmov.f32	s0, s15
 80092e4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80092e8:	eeb0 6a40 	vmov.f32	s12, s0
 80092ec:	eea7 6a66 	vfms.f32	s12, s14, s13
 80092f0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80092f4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80092f8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80093b8 <__ieee754_powf+0x564>
 80092fc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80093bc <__ieee754_powf+0x568>
 8009300:	eea7 6a26 	vfma.f32	s12, s14, s13
 8009304:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80093c0 <__ieee754_powf+0x56c>
 8009308:	eee6 6a07 	vfma.f32	s13, s12, s14
 800930c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80093c4 <__ieee754_powf+0x570>
 8009310:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009314:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80093c8 <__ieee754_powf+0x574>
 8009318:	eee6 6a07 	vfma.f32	s13, s12, s14
 800931c:	eeb0 6a40 	vmov.f32	s12, s0
 8009320:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009324:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009328:	eeb0 7a46 	vmov.f32	s14, s12
 800932c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8009330:	ee20 6a06 	vmul.f32	s12, s0, s12
 8009334:	eee0 7a27 	vfma.f32	s15, s0, s15
 8009338:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800933c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009340:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009344:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009348:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800934c:	ee10 3a10 	vmov	r3, s0
 8009350:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009354:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009358:	da1a      	bge.n	8009390 <__ieee754_powf+0x53c>
 800935a:	f000 f8b1 	bl	80094c0 <scalbnf>
 800935e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009362:	e5c9      	b.n	8008ef8 <__ieee754_powf+0xa4>
 8009364:	4a19      	ldr	r2, [pc, #100]	; (80093cc <__ieee754_powf+0x578>)
 8009366:	4293      	cmp	r3, r2
 8009368:	dd02      	ble.n	8009370 <__ieee754_powf+0x51c>
 800936a:	eddf 7a19 	vldr	s15, [pc, #100]	; 80093d0 <__ieee754_powf+0x57c>
 800936e:	e67b      	b.n	8009068 <__ieee754_powf+0x214>
 8009370:	d108      	bne.n	8009384 <__ieee754_powf+0x530>
 8009372:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009376:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800937a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800937e:	f6ff af7b 	blt.w	8009278 <__ieee754_powf+0x424>
 8009382:	e7f2      	b.n	800936a <__ieee754_powf+0x516>
 8009384:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009388:	f73f af76 	bgt.w	8009278 <__ieee754_powf+0x424>
 800938c:	2000      	movs	r0, #0
 800938e:	e78f      	b.n	80092b0 <__ieee754_powf+0x45c>
 8009390:	ee00 3a10 	vmov	s0, r3
 8009394:	e7e3      	b.n	800935e <__ieee754_powf+0x50a>
 8009396:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800939a:	e5ad      	b.n	8008ef8 <__ieee754_powf+0xa4>
 800939c:	eeb0 0a68 	vmov.f32	s0, s17
 80093a0:	e5aa      	b.n	8008ef8 <__ieee754_powf+0xa4>
 80093a2:	eeb0 0a48 	vmov.f32	s0, s16
 80093a6:	e5a7      	b.n	8008ef8 <__ieee754_powf+0xa4>
 80093a8:	007fffff 	.word	0x007fffff
 80093ac:	3f317218 	.word	0x3f317218
 80093b0:	35bfbe8c 	.word	0x35bfbe8c
 80093b4:	3f317200 	.word	0x3f317200
 80093b8:	3331bb4c 	.word	0x3331bb4c
 80093bc:	b5ddea0e 	.word	0xb5ddea0e
 80093c0:	388ab355 	.word	0x388ab355
 80093c4:	bb360b61 	.word	0xbb360b61
 80093c8:	3e2aaaab 	.word	0x3e2aaaab
 80093cc:	43160000 	.word	0x43160000
 80093d0:	0da24260 	.word	0x0da24260

080093d4 <__ieee754_sqrtf>:
 80093d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80093d8:	4770      	bx	lr

080093da <matherr>:
 80093da:	2000      	movs	r0, #0
 80093dc:	4770      	bx	lr

080093de <fabsf>:
 80093de:	ee10 3a10 	vmov	r3, s0
 80093e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093e6:	ee00 3a10 	vmov	s0, r3
 80093ea:	4770      	bx	lr

080093ec <finitef>:
 80093ec:	ee10 3a10 	vmov	r3, s0
 80093f0:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80093f4:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80093f8:	bfac      	ite	ge
 80093fa:	2000      	movge	r0, #0
 80093fc:	2001      	movlt	r0, #1
 80093fe:	4770      	bx	lr

08009400 <nanf>:
 8009400:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009408 <nanf+0x8>
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	7fc00000 	.word	0x7fc00000

0800940c <rintf>:
 800940c:	b513      	push	{r0, r1, r4, lr}
 800940e:	ee10 1a10 	vmov	r1, s0
 8009412:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009416:	0ddc      	lsrs	r4, r3, #23
 8009418:	3c7f      	subs	r4, #127	; 0x7f
 800941a:	2c16      	cmp	r4, #22
 800941c:	dc46      	bgt.n	80094ac <rintf+0xa0>
 800941e:	b32b      	cbz	r3, 800946c <rintf+0x60>
 8009420:	2c00      	cmp	r4, #0
 8009422:	ee10 2a10 	vmov	r2, s0
 8009426:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800942a:	da21      	bge.n	8009470 <rintf+0x64>
 800942c:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8009430:	425b      	negs	r3, r3
 8009432:	4a21      	ldr	r2, [pc, #132]	; (80094b8 <rintf+0xac>)
 8009434:	0a5b      	lsrs	r3, r3, #9
 8009436:	0d09      	lsrs	r1, r1, #20
 8009438:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800943c:	0509      	lsls	r1, r1, #20
 800943e:	430b      	orrs	r3, r1
 8009440:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8009444:	ee07 3a90 	vmov	s15, r3
 8009448:	edd2 6a00 	vldr	s13, [r2]
 800944c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8009450:	ed8d 7a01 	vstr	s14, [sp, #4]
 8009454:	eddd 7a01 	vldr	s15, [sp, #4]
 8009458:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800945c:	ee17 3a90 	vmov	r3, s15
 8009460:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009464:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8009468:	ee00 3a10 	vmov	s0, r3
 800946c:	b002      	add	sp, #8
 800946e:	bd10      	pop	{r4, pc}
 8009470:	4b12      	ldr	r3, [pc, #72]	; (80094bc <rintf+0xb0>)
 8009472:	4123      	asrs	r3, r4
 8009474:	4219      	tst	r1, r3
 8009476:	d0f9      	beq.n	800946c <rintf+0x60>
 8009478:	085b      	lsrs	r3, r3, #1
 800947a:	4219      	tst	r1, r3
 800947c:	d006      	beq.n	800948c <rintf+0x80>
 800947e:	ea21 0203 	bic.w	r2, r1, r3
 8009482:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009486:	fa43 f404 	asr.w	r4, r3, r4
 800948a:	4322      	orrs	r2, r4
 800948c:	4b0a      	ldr	r3, [pc, #40]	; (80094b8 <rintf+0xac>)
 800948e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009492:	ed90 7a00 	vldr	s14, [r0]
 8009496:	ee07 2a90 	vmov	s15, r2
 800949a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800949e:	edcd 7a01 	vstr	s15, [sp, #4]
 80094a2:	ed9d 0a01 	vldr	s0, [sp, #4]
 80094a6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80094aa:	e7df      	b.n	800946c <rintf+0x60>
 80094ac:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80094b0:	d3dc      	bcc.n	800946c <rintf+0x60>
 80094b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80094b6:	e7d9      	b.n	800946c <rintf+0x60>
 80094b8:	0800987c 	.word	0x0800987c
 80094bc:	007fffff 	.word	0x007fffff

080094c0 <scalbnf>:
 80094c0:	b508      	push	{r3, lr}
 80094c2:	ee10 2a10 	vmov	r2, s0
 80094c6:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80094ca:	ed2d 8b02 	vpush	{d8}
 80094ce:	eef0 0a40 	vmov.f32	s1, s0
 80094d2:	d004      	beq.n	80094de <scalbnf+0x1e>
 80094d4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80094d8:	d306      	bcc.n	80094e8 <scalbnf+0x28>
 80094da:	ee70 0a00 	vadd.f32	s1, s0, s0
 80094de:	ecbd 8b02 	vpop	{d8}
 80094e2:	eeb0 0a60 	vmov.f32	s0, s1
 80094e6:	bd08      	pop	{r3, pc}
 80094e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80094ec:	d21c      	bcs.n	8009528 <scalbnf+0x68>
 80094ee:	4b1f      	ldr	r3, [pc, #124]	; (800956c <scalbnf+0xac>)
 80094f0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009570 <scalbnf+0xb0>
 80094f4:	4298      	cmp	r0, r3
 80094f6:	ee60 0a27 	vmul.f32	s1, s0, s15
 80094fa:	db10      	blt.n	800951e <scalbnf+0x5e>
 80094fc:	ee10 2a90 	vmov	r2, s1
 8009500:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8009504:	3b19      	subs	r3, #25
 8009506:	4403      	add	r3, r0
 8009508:	2bfe      	cmp	r3, #254	; 0xfe
 800950a:	dd0f      	ble.n	800952c <scalbnf+0x6c>
 800950c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8009574 <scalbnf+0xb4>
 8009510:	eeb0 0a48 	vmov.f32	s0, s16
 8009514:	f000 f834 	bl	8009580 <copysignf>
 8009518:	ee60 0a08 	vmul.f32	s1, s0, s16
 800951c:	e7df      	b.n	80094de <scalbnf+0x1e>
 800951e:	eddf 7a16 	vldr	s15, [pc, #88]	; 8009578 <scalbnf+0xb8>
 8009522:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8009526:	e7da      	b.n	80094de <scalbnf+0x1e>
 8009528:	0ddb      	lsrs	r3, r3, #23
 800952a:	e7ec      	b.n	8009506 <scalbnf+0x46>
 800952c:	2b00      	cmp	r3, #0
 800952e:	dd06      	ble.n	800953e <scalbnf+0x7e>
 8009530:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009534:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009538:	ee00 3a90 	vmov	s1, r3
 800953c:	e7cf      	b.n	80094de <scalbnf+0x1e>
 800953e:	f113 0f16 	cmn.w	r3, #22
 8009542:	da06      	bge.n	8009552 <scalbnf+0x92>
 8009544:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009548:	4298      	cmp	r0, r3
 800954a:	dcdf      	bgt.n	800950c <scalbnf+0x4c>
 800954c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8009578 <scalbnf+0xb8>
 8009550:	e7de      	b.n	8009510 <scalbnf+0x50>
 8009552:	3319      	adds	r3, #25
 8009554:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009558:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800955c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800957c <scalbnf+0xbc>
 8009560:	ee07 3a10 	vmov	s14, r3
 8009564:	ee67 0a27 	vmul.f32	s1, s14, s15
 8009568:	e7b9      	b.n	80094de <scalbnf+0x1e>
 800956a:	bf00      	nop
 800956c:	ffff3cb0 	.word	0xffff3cb0
 8009570:	4c000000 	.word	0x4c000000
 8009574:	7149f2ca 	.word	0x7149f2ca
 8009578:	0da24260 	.word	0x0da24260
 800957c:	33000000 	.word	0x33000000

08009580 <copysignf>:
 8009580:	ee10 3a10 	vmov	r3, s0
 8009584:	ee10 2a90 	vmov	r2, s1
 8009588:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800958c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009590:	4313      	orrs	r3, r2
 8009592:	ee00 3a10 	vmov	s0, r3
 8009596:	4770      	bx	lr

08009598 <_init>:
 8009598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800959a:	bf00      	nop
 800959c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800959e:	bc08      	pop	{r3}
 80095a0:	469e      	mov	lr, r3
 80095a2:	4770      	bx	lr

080095a4 <_fini>:
 80095a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095a6:	bf00      	nop
 80095a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095aa:	bc08      	pop	{r3}
 80095ac:	469e      	mov	lr, r3
 80095ae:	4770      	bx	lr
