<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html" target="file-frame">third_party/tests/utd-sv/scdata_rep.v</a>
defines: 
time_elapsed: 0.236s
ram usage: 27616 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpn1mh5yfi/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html" target="file-frame">third_party/tests/utd-sv/scdata_rep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:21</a>: No timescale set for &#34;scdata_rep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:21</a>: Compile module &#34;work@scdata_rep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:23</a>: Implicit port type (wire) for &#34;sctag_scdata_col_offset_c2_buf&#34;,
there are 8 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:21</a>: Top level module &#34;work@scdata_rep&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpn1mh5yfi/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_scdata_rep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpn1mh5yfi/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpn1mh5yfi/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_scdata_rep&#39;.
Warning: reg &#39;\sctag_scdata_col_offset_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:55</a>.0-55.0.
Warning: reg &#39;\sctag_scdata_fb_hit_c3_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:56</a>.0-56.0.
Warning: reg &#39;\sctag_scdata_fbrd_c3_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:57</a>.0-57.0.
Warning: reg &#39;\sctag_scdata_rd_wr_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-58" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:58</a>.0-58.0.
Warning: reg &#39;\sctag_scdata_set_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-59" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:59</a>.0-59.0.
Warning: reg &#39;\sctag_scdata_stdecc_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-60" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:60</a>.0-60.0.
Warning: reg &#39;\sctag_scdata_way_sel_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-61" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:61</a>.0-61.0.
Warning: reg &#39;\sctag_scdata_word_en_c2_buf&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-62" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:62</a>.0-62.0.
Warning: reg &#39;\scdata_sctag_decc_c6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:63</a>.0-63.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_scdata_rep

2.2. Analyzing design hierarchy..
Top module:  \work_scdata_rep
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_scdata_rep..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_scdata_rep ===

   Number of wires:                 18
   Number of wire bits:            558
   Number of public wires:          18
   Number of public wire bits:     558
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_scdata_rep..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_scdata_rep&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:21</a>.0-21.0&#34;
      },
      &#34;ports&#34;: {
        &#34;sctag_scdata_col_offset_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;sctag_scdata_fb_hit_c3_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;sctag_scdata_fbrd_c3_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;sctag_scdata_rd_wr_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;sctag_scdata_set_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        &#34;sctag_scdata_stdecc_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        &#34;sctag_scdata_way_sel_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ]
        },
        &#34;sctag_scdata_word_en_c2_buf&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
        },
        &#34;scdata_sctag_decc_c6&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ]
        },
        &#34;sctag_scdata_col_offset_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;sctag_scdata_fb_hit_c3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;sctag_scdata_fbrd_c3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;sctag_scdata_rd_wr_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8 ]
        },
        &#34;sctag_scdata_set_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        &#34;sctag_scdata_stdecc_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        &#34;sctag_scdata_way_sel_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ]
        },
        &#34;sctag_scdata_word_en_c2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
        },
        &#34;scdata_sctag_decc_c6_ctr&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;scdata_sctag_decc_c6&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:27</a>.0-27.0&#34;
          }
        },
        &#34;scdata_sctag_decc_c6_ctr&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sctag_scdata_col_offset_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:29</a>.0-29.0&#34;
          }
        },
        &#34;sctag_scdata_col_offset_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:23</a>.0-23.0&#34;
          }
        },
        &#34;sctag_scdata_fb_hit_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:29</a>.0-29.0&#34;
          }
        },
        &#34;sctag_scdata_fb_hit_c3_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:23</a>.0-23.0&#34;
          }
        },
        &#34;sctag_scdata_fbrd_c3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34;
          }
        },
        &#34;sctag_scdata_fbrd_c3_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sctag_scdata_rd_wr_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34;
          }
        },
        &#34;sctag_scdata_rd_wr_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:24</a>.0-24.0&#34;
          }
        },
        &#34;sctag_scdata_set_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34;
          }
        },
        &#34;sctag_scdata_set_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:25</a>.0-25.0&#34;
          }
        },
        &#34;sctag_scdata_stdecc_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:31</a>.0-31.0&#34;
          }
        },
        &#34;sctag_scdata_stdecc_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:25</a>.0-25.0&#34;
          }
        },
        &#34;sctag_scdata_way_sel_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:31</a>.0-31.0&#34;
          }
        },
        &#34;sctag_scdata_way_sel_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:26</a>.0-26.0&#34;
          }
        },
        &#34;sctag_scdata_word_en_c2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:32</a>.0-32.0&#34;
          }
        },
        &#34;sctag_scdata_word_en_c2_buf&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:26</a>.0-26.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_scdata_rep&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:21</a>.0-21.0&#34; *)
module work_scdata_rep(sctag_scdata_col_offset_c2_buf, sctag_scdata_fb_hit_c3_buf, sctag_scdata_fbrd_c3_buf, sctag_scdata_rd_wr_c2_buf, sctag_scdata_set_c2_buf, sctag_scdata_stdecc_c2_buf, sctag_scdata_way_sel_c2_buf, sctag_scdata_word_en_c2_buf, scdata_sctag_decc_c6, sctag_scdata_col_offset_c2, sctag_scdata_fb_hit_c3, sctag_scdata_fbrd_c3, sctag_scdata_rd_wr_c2, sctag_scdata_set_c2, sctag_scdata_stdecc_c2, sctag_scdata_way_sel_c2, sctag_scdata_word_en_c2, scdata_sctag_decc_c6_ctr);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:27</a>.0-27.0&#34; *)
  output [155:0] scdata_sctag_decc_c6;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:32</a>.0-32.0&#34; *)
  input [155:0] scdata_sctag_decc_c6_ctr;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:29</a>.0-29.0&#34; *)
  input [3:0] sctag_scdata_col_offset_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:23</a>.0-23.0&#34; *)
  output [3:0] sctag_scdata_col_offset_c2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:29</a>.0-29.0&#34; *)
  input sctag_scdata_fb_hit_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:23</a>.0-23.0&#34; *)
  output sctag_scdata_fb_hit_c3_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34; *)
  input sctag_scdata_fbrd_c3;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:24</a>.0-24.0&#34; *)
  output sctag_scdata_fbrd_c3_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34; *)
  input sctag_scdata_rd_wr_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:24</a>.0-24.0&#34; *)
  output sctag_scdata_rd_wr_c2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-30" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:30</a>.0-30.0&#34; *)
  input [9:0] sctag_scdata_set_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:25</a>.0-25.0&#34; *)
  output [9:0] sctag_scdata_set_c2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:31</a>.0-31.0&#34; *)
  input [77:0] sctag_scdata_stdecc_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:25</a>.0-25.0&#34; *)
  output [77:0] sctag_scdata_stdecc_c2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:31</a>.0-31.0&#34; *)
  input [11:0] sctag_scdata_way_sel_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:26</a>.0-26.0&#34; *)
  output [11:0] sctag_scdata_way_sel_c2_buf;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:32</a>.0-32.0&#34; *)
  input [15:0] sctag_scdata_word_en_c2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scdata_rep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/scdata_rep.v:26</a>.0-26.0&#34; *)
  output [15:0] sctag_scdata_word_en_c2_buf;
  assign sctag_scdata_col_offset_c2_buf = sctag_scdata_col_offset_c2;
  assign sctag_scdata_fb_hit_c3_buf = sctag_scdata_fb_hit_c3;
  assign sctag_scdata_fbrd_c3_buf = sctag_scdata_fbrd_c3;
  assign sctag_scdata_rd_wr_c2_buf = sctag_scdata_rd_wr_c2;
  assign sctag_scdata_set_c2_buf = sctag_scdata_set_c2;
  assign sctag_scdata_stdecc_c2_buf = sctag_scdata_stdecc_c2;
  assign sctag_scdata_way_sel_c2_buf = sctag_scdata_way_sel_c2;
  assign sctag_scdata_word_en_c2_buf = sctag_scdata_word_en_c2;
  assign scdata_sctag_decc_c6 = scdata_sctag_decc_c6_ctr;
endmodule

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: 1de079f5de, CPU: user 0.01s system 0.01s, MEM: 14.56 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 37% 2x read_uhdm (0 sec), 30% 2x write_verilog (0 sec), ...

</pre>
</body>