// Seed: 144955838
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6
);
  assign id_4 = 1;
  module_2 modCall_1 (
      id_0,
      id_4
  );
  assign modCall_1.type_17 = 0;
  wire id_8;
endmodule
module module_1 (
    inout tri id_0,
    output supply1 id_1,
    input wor id_2
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    id_3
);
  if (id_3) begin : LABEL_0
    wire id_4;
  end else uwire id_5;
  uwire id_6;
  supply1 id_7, id_8;
  assign id_7 = 1;
  always_latch id_3 <= -1;
  wor  id_9 = id_7;
  wire id_10;
  assign id_6 = id_5;
  wire id_11, id_12;
endmodule
