// Seed: 1313487732
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_4 = 32'd87,
    parameter id_8 = 32'd6
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire _id_1;
  final
    if (1)
      if (1) begin : LABEL_0
        id_5[id_8] <= 1;
      end else begin : LABEL_1
        begin : LABEL_2
          {-1, 1, -1, -1, 1} = 1;
        end
      end
  assign id_9 = id_8;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign id_10 = id_2[id_1-1][id_4];
  logic id_13;
  ;
  wire id_14;
endmodule
