{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2080 -y 1570 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2080 -y 1590 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -30 -y 1730 -defaultsOSRD
preplace port CH0 -pg 1 -lvl 0 -x -30 -y 40 -defaultsOSRD
preplace port CH1 -pg 1 -lvl 0 -x -30 -y 60 -defaultsOSRD
preplace port CH2 -pg 1 -lvl 0 -x -30 -y 80 -defaultsOSRD
preplace port CH3 -pg 1 -lvl 0 -x -30 -y 100 -defaultsOSRD
preplace port ST_ARMED -pg 1 -lvl 6 -x 2080 -y 1300 -defaultsOSRD
preplace port TRIG_T0 -pg 1 -lvl 0 -x -30 -y 1300 -defaultsOSRD
preplace port E_TRIG -pg 1 -lvl 0 -x -30 -y 120 -defaultsOSRD
preplace portBus SIG_OUT -pg 1 -lvl 6 -x 2080 -y 930 -defaultsOSRD
preplace portBus ST_WAITING -pg 1 -lvl 6 -x 2080 -y 1320 -defaultsOSRD
preplace portBus CT_ARMED -pg 1 -lvl 6 -x 2080 -y 590 -defaultsOSRD
preplace portBus CT_WAITING -pg 1 -lvl 6 -x 2080 -y 610 -defaultsOSRD
preplace portBus PG_STABLE -pg 1 -lvl 6 -x 2080 -y 1050 -defaultsOSRD
preplace portBus CLK_STABLE -pg 1 -lvl 6 -x 2080 -y 1500 -defaultsOSRD
preplace portBus DEBUG -pg 1 -lvl 6 -x 2080 -y 860 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 1620 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 630 -y 650 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 1400 -defaultsOSRD
preplace inst TIMER_CLK -pg 1 -lvl 2 -x 630 -y 1660 -defaultsOSRD
preplace inst REF_CLK -pg 1 -lvl 2 -x 630 -y 1500 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -x 1910 -y 1050 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 5 -x 1910 -y 1500 -defaultsOSRD
preplace inst ST_AXI_PERIPH_wrapper_0 -pg 1 -lvl 4 -x 1570 -y 1310 -defaultsOSRD
preplace inst CT_AXI_PERIPH_wrapper_0 -pg 1 -lvl 4 -x 1570 -y 600 -defaultsOSRD
preplace inst ENABLER_0 -pg 1 -lvl 5 -x 1910 -y 930 -defaultsOSRD
preplace inst T_UTIL -pg 1 -lvl 4 -x 1570 -y 1110 -defaultsOSRD
preplace inst TRIG_RST_SL -pg 1 -lvl 2 -x 630 -y 1350 -defaultsOSRD
preplace inst EX_STOP_EN_SL -pg 1 -lvl 2 -x 630 -y 1250 -defaultsOSRD
preplace inst T_RDY_U -pg 1 -lvl 3 -x 1060 -y 1440 -defaultsOSRD
preplace inst P_COUNTER_wrapper_0 -pg 1 -lvl 4 -x 1570 -y 250 -defaultsOSRD
preplace inst DDS_AXI_PERIPH_wrapp_0 -pg 1 -lvl 4 -x 1570 -y 870 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 0 1510 450 1420 780 1340 1320
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 1500 460
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 440 1430 910 1330 1340
preplace netloc sys_clock_1 1 0 2 NJ 1730 470
preplace netloc REF_CLK_clk_out1 1 2 2 890 1320 1310
preplace netloc Net 1 0 4 -10J 70 NJ 70 N 70 1260
preplace netloc CH1_1 1 0 4 10J 80 NJ 80 790 90 1350
preplace netloc REF_CLK_locked 1 2 3 800 1520 N 1520 1750
preplace netloc util_vector_logic_0_Res 1 5 1 NJ 1050
preplace netloc TIMER_CLK_locked 1 2 3 920 1360 1210 1490 NJ
preplace netloc ST_AXI_PERIPH_wrapper_0_ARMED 1 4 2 NJ 1300 NJ
preplace netloc ST_AXI_PERIPH_wrapper_0_WAITING 1 4 2 NJ 1320 NJ
preplace netloc CH2_1 1 0 4 -10J 90 NJ 90 780J 110 1360
preplace netloc CH3_1 1 0 4 0J 40 NJ 40 NJ 40 1380
preplace netloc TIMER_CLK_clk_out1 1 2 2 880 320 N
preplace netloc CT_AXI_PERIPH_wrapper_0_WAITING 1 4 2 NJ 610 NJ
preplace netloc CT_AXI_PERIPH_wrapper_0_ARMED 1 4 2 NJ 590 NJ
preplace netloc DDS_AXI_PERIPH_wrapp_0_DONE 1 4 1 1730 900n
preplace netloc util_vector_logic_1_Res 1 5 1 NJ 1500
preplace netloc DDS_AXI_PERIPH_wrapp_0_DEBUG 1 4 2 NJ 860 NJ
preplace netloc DDS_AXI_PERIPH_wrapp_0_CH_OUT 1 4 1 1750 840n
preplace netloc ENABLER_0_CH_O 1 5 1 NJ 930
preplace netloc axi_gpio_0_gpio_io_o 1 4 1 1740 940n
preplace netloc T_UTIL_gpio2_io_o 1 1 4 460 1410 900J 1350 1260 1420 1710
preplace netloc TRIG_RST_SL_Dout 1 2 2 840J 610 1300
preplace netloc EX_STOP_EN_SL_Dout 1 2 2 860J 620 1200
preplace netloc TRIG_T0_1 1 0 4 30J 60 NJ 60 NJ 60 1190
preplace netloc E_TRIG_1 1 0 4 20J 50 NJ 50 NJ 50 1370
preplace netloc P_COUNTER_wrapper_0_EX_STOP_RDY 1 3 2 NJ 1450 1720
preplace netloc axi_interconnect_0_M19_AXI 1 2 2 N 810 1190
preplace netloc axi_interconnect_0_M08_AXI 1 2 2 820 650 1250
preplace netloc axi_interconnect_0_M10_AXI 1 2 2 N 630 1330
preplace netloc axi_interconnect_0_M04_AXI 1 2 2 840 140 N
preplace netloc axi_interconnect_0_M06_AXI 1 2 2 860 180 N
preplace netloc axi_interconnect_0_M18_AXI 1 2 2 N 790 1230
preplace netloc processing_system7_0_DDR 1 1 5 NJ 1570 NJ 1570 N 1570 NJ 1570 NJ
preplace netloc axi_interconnect_0_M07_AXI 1 2 2 870 200 N
preplace netloc axi_interconnect_0_M20_AXI 1 2 2 N 830 1200
preplace netloc axi_interconnect_0_M16_AXI 1 2 2 N 750 1290
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 810 100 1210
preplace netloc axi_interconnect_0_M12_AXI 1 2 2 N 670 1300
preplace netloc axi_interconnect_0_M14_AXI 1 2 2 N 710 1240
preplace netloc axi_interconnect_0_M17_AXI 1 2 2 N 770 1270
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 1590 NJ 1590 N 1590 NJ 1590 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 2 2 830 130 1240
preplace netloc axi_interconnect_0_M09_AXI 1 2 2 790 660 1220
preplace netloc axi_interconnect_0_M15_AXI 1 2 2 N 730 1210
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 430 150n
preplace netloc axi_interconnect_0_M05_AXI 1 2 2 850 160 N
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 800 80 1200
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 820 120 1220
preplace netloc axi_interconnect_0_M13_AXI 1 2 2 N 690 1280
preplace netloc axi_interconnect_0_M11_AXI 1 2 2 780 640 1210
preplace netloc axi_interconnect_0_M22_AXI 1 2 1 800 870n
preplace netloc axi_interconnect_0_M21_AXI 1 2 2 N 850 1190
levelinfo -pg 1 -30 230 630 1060 1570 1910 2080
pagesize -pg 1 -db -bbox -sgen -150 0 2250 1750
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"21",
   "da_ps7_cnt":"1"
}
