Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 21 17:45:41 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cputop_control_sets_placed.rpt
| Design       : cputop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   105 |
| Unused register locations in slices containing registers |   297 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           39 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |             108 |           41 |
| Yes          | No                    | No                     |             118 |           55 |
| Yes          | No                    | Yes                    |             247 |           75 |
| Yes          | Yes                   | No                     |             939 |          235 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~clk_ip/inst/clk_out1                   |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  clk_ip/inst/clk_out2                   | stage_controll/uart_key/key_value                                                                                  |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | stage_controll/upg_rst_i                                                                                                    |                1 |              1 |
|  clk_ip/inst/clk_out2                   | stage_controll/rst_key/key_value_0                                                                                 |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | stage_controll/upg_rst_i                                                                                                    |                1 |              1 |
|  stage_controll/clka_BUFG               |                                                                                                                    |                                                                                                                             |                2 |              2 |
|  stage_controll/PC_reg[28]_1_BUFG       |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | stage_controll/upg_rst_i                                                                                                    |                2 |              2 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[2][27]                                                                                        |                                                                                                                             |                3 |              4 |
| ~clk_ip/inst/clk_out1                   | ifetch/PC[31]_i_1_n_0                                                                                              | stage_controll/led_OBUF[1]                                                                                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                3 |              4 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[22][27]                                                                                       | ifetch/registers_reg[22][24]                                                                                                |                2 |              4 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[2][27]                                                                                        | ifetch/registers_reg[2][4]_10                                                                                               |                2 |              4 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[26][31]_0                                                                                     | ifetch/registers_reg[26][15]                                                                                                |                2 |              4 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[22][27]                                                                                       |                                                                                                                             |                2 |              5 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[1][31]                                                                                        | ifetch/registers_reg[1][8]                                                                                                  |                2 |              5 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[12][31]                                                                                       | ifetch/registers_reg[12][26]                                                                                                |                3 |              6 |
|  clk_ip/inst/clk_out2                   |                                                                                                                    |                                                                                                                             |                4 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[29][27]                                                                                       |                                                                                                                             |                5 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[28][31]                                                                                       | ifetch/registers_reg[28][26]                                                                                                |                1 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[18][30]_0                                                                                     | ifetch/registers_reg[18][30]                                                                                                |                2 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[18][30]_0                                                                                     | ifetch/registers_reg[18][12]_0                                                                                              |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[4][29]                                                                                        |                                                                                                                             |                5 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[11][26]_0                                                                                     | ifetch/registers_reg[11][26]                                                                                                |                2 |              6 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[10][31]                                                                                       | ifetch/registers_reg[10][3]                                                                                                 |                1 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[30][31]_0                                                                                     | ifetch/registers_reg[30][31]                                                                                                |                2 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[11][26]_0                                                                                     | ifetch/registers_reg[11][24]                                                                                                |                2 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[14][31]                                                                                       | ifetch/registers_reg[14][31]_0                                                                                              |                1 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[24][31]_0                                                                                     | ifetch/registers_reg[24][31]                                                                                                |                1 |              7 |
|  clk_ip/inst/clk_out2                   |                                                                                                                    | stage_controll/uart_key/cnt[19]_i_1_n_0                                                                                     |                4 |              7 |
|  clk_ip/inst/clk_out2                   |                                                                                                                    | stage_controll/rst_key/cnt10_in                                                                                             |                3 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[22][27]                                                                                       | ifetch/registers_reg[22][28]                                                                                                |                1 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[2][27]                                                                                        | ifetch/registers_reg[2][0]_0                                                                                                |                1 |              7 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[20][31]_0                                                                                     | ifetch/registers_reg[20][31]                                                                                                |                2 |              7 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | stage_controll/upg_rst_i                                                                                                    |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[6][31]_0                                                                                      |                                                                                                                             |                5 |              8 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[4][29]                                                                                        | ifetch/registers_reg[4][31]_2                                                                                               |                7 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | stage_controll/led_OBUF[0]                                                                                         | stage_controll/upg_rst_i                                                                                                    |                3 |              8 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[16][26]                                                                                       | ifetch/registers_reg[16][30]                                                                                                |                2 |              8 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[31][31]_0                                                                                     | ifetch/registers_reg[31][2]                                                                                                 |                5 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[13][28]_0                                                                                     | ifetch/registers_reg[13][0]_0                                                                                               |                2 |              9 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[7][31]                                                                                        |                                                                                                                             |                5 |              9 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | stage_controll/upg_rst_i                                                                                                    |                4 |              9 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[26][31]_0                                                                                     | ifetch/registers_reg[26][31]                                                                                                |                2 |              9 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[23][31]                                                                                       | ifetch/registers_reg[23][31]_0                                                                                              |                4 |              9 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                2 |             10 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[16][26]                                                                                       |                                                                                                                             |                4 |             10 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | stage_controll/upg_rst_i                                                                                                    |                4 |             11 |
|  clk_ip/inst/clk_out2                   |                                                                                                                    | stage_controll/rst_key/cnt[15]_i_1__0_n_0                                                                                   |                5 |             13 |
|  clk_ip/inst/clk_out2                   |                                                                                                                    | stage_controll/uart_key/cnt[15]_i_1_n_0                                                                                     |                5 |             13 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[8][31]_0                                                                                      | ifetch/registers_reg[8][31]                                                                                                 |                5 |             13 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[16][26]                                                                                       | ifetch/registers_reg[16][31]                                                                                                |                2 |             14 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |                4 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |                4 |             16 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[8][31]_0                                                                                      | ifetch/registers_reg[8][30]                                                                                                 |                3 |             16 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[22][27]                                                                                       | ifetch/registers_reg[22][4]_0                                                                                               |                4 |             16 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[11][26]_0                                                                                     | ifetch/registers_reg[11][0]                                                                                                 |                3 |             16 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[26][31]_0                                                                                     | ifetch/registers_reg[26][28]                                                                                                |                3 |             17 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[18][30]_0                                                                                     | ifetch/registers_reg[18][29]                                                                                                |                4 |             17 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[2][27]                                                                                        | ifetch/registers_reg[2][31]                                                                                                 |                5 |             17 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[4][29]                                                                                        | ifetch/registers_reg[4][28]                                                                                                 |                6 |             18 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                7 |             20 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                9 |             22 |
|  ifetch/dataToio_reg[21][0]             |                                                                                                                    |                                                                                                                             |                8 |             22 |
|  clk_ip/inst/clk_out1                   | ifetch/E[0]                                                                                                        | stage_controll/led_OBUF[1]                                                                                                  |                4 |             22 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[20][31]_0                                                                                     | ifetch/registers_reg[20][29]_0                                                                                              |                4 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[24][31]_0                                                                                     | ifetch/registers_reg[24][29]                                                                                                |                4 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[30][31]_0                                                                                     | ifetch/registers_reg[30][29]                                                                                                |                4 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[23][31]                                                                                       | ifetch/registers_reg[23][28]                                                                                                |                5 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[13][28]_0                                                                                     | ifetch/registers_reg[13][28]                                                                                                |                4 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[7][31]                                                                                        | ifetch/registers_reg[7][28]                                                                                                 |                5 |             23 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[31][31]_0                                                                                     |                                                                                                                             |               13 |             24 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[6][31]_0                                                                                      | ifetch/registers_reg[6][2]                                                                                                  |                5 |             24 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[10][31]                                                                                       | ifetch/registers_reg[10][1]_0                                                                                               |                5 |             24 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[14][31]                                                                                       | ifetch/registers_reg[14][30]                                                                                                |                5 |             24 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[28][31]                                                                                       | ifetch/registers_reg[28][31]_0                                                                                              |                4 |             25 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[12][31]                                                                                       | ifetch/registers_reg[12][31]_0                                                                                              |                5 |             25 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[1][31]                                                                                        | ifetch/registers_reg[1][0]_0                                                                                                |                9 |             26 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[29][27]                                                                                       | ifetch/registers_reg[29][31]                                                                                                |                4 |             26 |
| ~clk_ip/inst/clk_out1                   |                                                                                                                    | stage_controll/led_OBUF[1]                                                                                                  |                8 |             26 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[17][31]_0                                                                                     | ifetch/registers_reg[17][31]                                                                                                |                6 |             30 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[27][31]_0                                                                                     | ifetch/registers_reg[27][31]                                                                                                |                7 |             30 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[25][31]_0                                                                                     | ifetch/registers_reg[25][31]                                                                                                |                9 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[5][31]_0                                                                                      | ifetch/registers_reg[5][31]                                                                                                 |                7 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[3][31]_0                                                                                      | ifetch/registers_reg[3][31]                                                                                                 |                8 |             31 |
| ~clk_ip/inst/clk_out1                   | ifetch/link_addr[31]_i_1_n_0                                                                                       |                                                                                                                             |                7 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[15][31]_0                                                                                     | ifetch/registers_reg[15][31]                                                                                                |                7 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[9][31]_0                                                                                      | ifetch/registers_reg[9][31]                                                                                                 |                5 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[21][31]_0                                                                                     | ifetch/registers_reg[21][31]                                                                                                |                7 |             31 |
|  clk_ip/inst/clk_out1                   | ifetch/registers_reg[19][31]_0                                                                                     | ifetch/registers_reg[19][31]                                                                                                |               17 |             32 |
|  clk_ip/inst/clk_out1                   |                                                                                                                    |                                                                                                                             |               16 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | stage_controll/upg_rst_i                                                                                                    |                9 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |               15 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | stage_controll/upg_rst_i                                                                                                    |               13 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | stage_controll/upg_rst_i                                                                                                    |               17 |             56 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     8 |
| 5      |                     2 |
| 6      |                    11 |
| 7      |                    10 |
| 8      |                    10 |
| 9      |                     5 |
| 10     |                     2 |
| 11     |                     1 |
| 13     |                     3 |
| 14     |                     1 |
| 16+    |                    43 |
+--------+-----------------------+


