# Hello, I'm Esteban RodrÃ­guez Quintana! ğŸ‘‹

Welcome to my GitHub profile! I'm an electrical engineer working in the semiconductor industry. This is my personal repo and it's focused on developing projects to build valuable skillset and enjoy designing/developing software. Feel free to explore and get in touch! LinkedIn: https://www.linkedin.com/in/esteban-rodriguez-quintana/

<div align="center">
ğŸŒ San JosÃ©, Costa Rica  ğŸ’¼ Electrical Engineer ğŸŒ± Currently Learning: Hardware Verification & SystemVerilog
</div>

## Relevant Projects
### Hardwware verification / SystemVerilog / UVM:
<div align="center">
  <a href="https://github.com/erquintana/ALU_Verification_with_UVM">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=ALU_Verification_with_UVM&theme=yeblu" alt="ALU Verification with UVM">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
</div>

### C++:
<div align="center">
  <a href="https://github.com/erquintana/ALU_Verification_with_UVM">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=ALU_Verification_with_UVM&theme=yeblu" alt="ALU Verification with UVM">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
</div>

### Python:
<div align="center">
  <a href="https://github.com/erquintana/ALU_Verification_with_UVM">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=ALU_Verification_with_UVM&theme=yeblu" alt="ALU Verification with UVM">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
  <a href="https://github.com/erquintana/veriRISC-CPU-SV">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=erquintana&repo=veriRISC-CPU-SV&theme=yeblu" alt="veriRISC-CPU-SV">
  </a>
</div>
<!--
<div align="center">
  <p>
    <a href="https://github.com/erquintana/ALU_Verification_with_UVM">ALU Verification with UVM</a>
    |
    <a href="https://github.com/erquintana/veriRISC-CPU-SV">veriRISC-CPU-SV</a>
  </p>
</div>



## Contributions

I enjoy contributing to open source projects. Here are a few projects I've contributed to:

- [Project Name](https://github.com/project-owner/project-name)
- [Another Project](https://github.com/another-owner/another-project)

## Fun Facts

- ğŸµ Favorite Song: [Your Favorite Song]
- ğŸ® Currently Playing: [Game Name]
- ğŸ“š Reading: [Book Title]
-->
