/* RP2350 GameBoy cartridge
 * Copyright (C) 2025 Sebastian Quilitz
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */

#![no_std]
#![no_main]

use embassy_executor::{Executor, Spawner};
use embassy_rp::block::ImageDef;
use embassy_rp::gpio::{AnyPin, Input, Level, Output, Pull};
use embassy_rp::multicore::{spawn_core1, Stack};
use embassy_rp::peripherals::{PIN_46, SPI1, USB};
use embassy_rp::peripherals::{PIO0, PIO1, PIO2, SPI0, UART0};
use embassy_rp::pio::{InterruptHandler as PioInterruptHandler, Pio};
use embassy_rp::spi::Blocking;
use embassy_rp::spinlock_mutex::blocking_mutex::SpinlockMutex;
use embassy_rp::spinlock_mutex::SpinlockRawMutex;
use embassy_rp::uart::UartTx;
use embassy_rp::uart::{self};
use embassy_rp::usb::{Driver, InterruptHandler as UsbInterruptHandler};
use embassy_rp::{bind_interrupts, clocks, config as rpconfig, otp, pac, spi, Peri};

use embassy_embedded_hal::shared_bus::blocking::spi::SpiDeviceWithConfig;

use embassy_sync::blocking_mutex::raw::CriticalSectionRawMutex;
use embassy_sync::signal::Signal;

use embassy_usb::class::cdc_acm::{CdcAcmClass, State as CdcAcmState};
use embassy_usb::msos::{self, windows_version};
use embassy_usb::{Config, UsbDevice};

use embassy_time::Timer;

use embedded_io::{ErrorType, Write};

use embedded_sdmmc::sdcard::SdCard;
use embedded_sdmmc::VolumeManager;

use gb_pio::GbRamRead;
use rom_info::{MbcType, RomInfo};
use rp2350_core_voltage::vreg_set_voltage;
use rtcc::DateTime;
use smart_leds::RGB8;

use core::cell::RefCell;
use core::sync::atomic::{AtomicBool, Ordering};
use core::{ptr, str};

use arrayvec::ArrayString;

use defmt::{error, info, unwrap, warn};
use {defmt_serial as _, panic_probe as _};

use static_cell::StaticCell;

mod ws2812_spi;
use crate::ws2812_spi::{Ws2812Led, Ws2812Spi};

mod picotool_reset;
use crate::picotool_reset::PicotoolReset;

mod gb_bootloader;
use crate::gb_bootloader::GbBootloader;

mod gb_pio;
use gb_pio::{
    GbBusMirror, GbDataOut, GbMbcCommands, GbPioPins, GbRamWrite, GbRomDetect, GbRomHigher,
    GbRomLower,
};

mod gb_dma;
use gb_dma::{GbBusMirrorDmaConfig, GbDmaCommandMachine, GbReadDmaConfig, GbReadSniffDmaConfig};

mod gb_mbc;
use gb_mbc::{Huc3, Mbc, Mbc1, Mbc3, Mbc5, MbcRamControl, NoMbc};

mod gb_rtc;
use gb_rtc::{GbRtc, GbRtcStateProvider, GbcRtcRegisters};

mod gb_savefile;
use gb_savefile::{GbRtcSaveStateProvider, GbSavefile};

mod hyperram;
use hyperram::{HyperRam, HyperRamPins, HyperRamReadOnly};

mod dma_helper;

mod rom_info;

mod rp2350_core_voltage;

mod mcp795xx;
use mcp795xx::{DateTimeAccess, Mcp795xx};

mod production_data;
use production_data::ProductionData;

// Include the generated-file as a separate module
pub mod built_info {
    include!(concat!(env!("OUT_DIR"), "/built.rs"));
}

#[link_section = ".start_block"]
#[used]
pub static IMAGE_DEF: ImageDef = ImageDef::secure_exe();

// Program metadata for `picotool info`
#[link_section = ".bi_entries"]
#[used]
pub static PICOTOOL_ENTRIES: [embassy_rp::binary_info::EntryAddr; 3] = [
    embassy_rp::binary_info::rp_program_name!(c"rp2350-gameboy-cartridge"),
    embassy_rp::binary_info::rp_program_description!(c"A GameBoy cartridge based on the RP2350"),
    embassy_rp::binary_info::rp_program_build_attribute!(),
];

bind_interrupts!(struct Irqs {
    PIO0_IRQ_0 => PioInterruptHandler<PIO0>;
    PIO1_IRQ_0 => PioInterruptHandler<PIO1>;
    PIO2_IRQ_0 => PioInterruptHandler<PIO2>;
    USBCTRL_IRQ => UsbInterruptHandler<USB>;
});

// This is a randomly generated GUID to allow clients on Windows to find our device
const DEVICE_INTERFACE_GUIDS: &[&str] = &["{F5E9F718-9228-4B8F-BE38-E53DE6FDCE2B}"];

static SERIAL: StaticCell<SerialWrapper> = StaticCell::new();

struct SerialWrapper<'a> {
    uart: UartTx<'a, UART0, embassy_rp::uart::Blocking>,
}

impl<'a> ErrorType for SerialWrapper<'a> {
    type Error = uart::Error;
}

impl<'a> Write for SerialWrapper<'a> {
    fn write(&mut self, word: &[u8]) -> Result<usize, uart::Error> {
        self.uart.blocking_write(word).unwrap();
        Ok(word.len())
    }

    fn flush(&mut self) -> Result<(), uart::Error> {
        self.uart.blocking_flush()
    }
}

struct DummyTimesource();
impl embedded_sdmmc::TimeSource for DummyTimesource {
    fn get_timestamp(&self) -> embedded_sdmmc::Timestamp {
        embedded_sdmmc::Timestamp {
            year_since_1970: 0,
            zero_indexed_month: 0,
            zero_indexed_day: 0,
            hours: 0,
            minutes: 0,
            seconds: 0,
        }
    }
}

type VolumeManagerType<'d> = VolumeManager<
    SdCard<
        SpiDeviceWithConfig<'d, SpinlockRawMutex<0>, spi::Spi<'d, SPI0, Blocking>, Output<'d>>,
        embassy_time::Delay,
    >,
    DummyTimesource,
>;
static VOLUME_MANAGER: StaticCell<VolumeManagerType> = StaticCell::new();

static LOADED_ROM_INFO: StaticCell<RomInfo> = StaticCell::new();

static mut CORE1_STACK: Stack<8192> = Stack::new();
static EXECUTOR1: StaticCell<Executor> = StaticCell::new();

type RtcType = Mcp795xx<
    SpiDeviceWithConfig<
        'static,
        SpinlockRawMutex<0>,
        spi::Spi<'static, SPI0, Blocking>,
        Output<'static>,
    >,
>;

/// Everything the second core needs to offer the savegame services for the running game.
/// Handed over by the first core once a ROM got selected in the bootloader.
struct GameServices {
    button_pin: Peri<'static, AnyPin>,
    led: &'static mut Ws2812Spi<'static, SPI1>,
    volume_mgr: &'static mut VolumeManagerType<'static>,
    rom_info: &'static RomInfo,
    saveram_memory: &'static [u8],
    rtc: &'static mut RtcType,
    rtc_state_provider: &'static mut GbRtcStateProvider<'static, SpinlockRawMutex<1>>,
}

static GAME_SERVICES: Signal<CriticalSectionRawMutex, GameServices> = Signal::new();

/// Set by the first core right before it masks its interrupts and starts serving the game.
static GAME_RUNNING: AtomicBool = AtomicBool::new(false);

static SPI_BUS: StaticCell<SpinlockMutex<0, RefCell<spi::Spi<SPI0, Blocking>>>> = StaticCell::new();

static WS2812: StaticCell<Ws2812Spi<SPI1>> = StaticCell::new();
static MCP795XX: StaticCell<
    Mcp795xx<
        SpiDeviceWithConfig<'_, SpinlockRawMutex<0>, spi::Spi<'_, SPI0, Blocking>, Output<'_>>,
    >,
> = StaticCell::new();

static GB_DMA_COMMAND_ENGINE: StaticCell<GbDmaCommandMachine> = StaticCell::new();

static GB_RTC_REGISTERS: StaticCell<SpinlockMutex<1, RefCell<GbcRtcRegisters>>> = StaticCell::new();
static GB_RTC: StaticCell<GbRtc<SpinlockRawMutex<1>>> = StaticCell::new();
static GB_RTC_STATEPROVIDER: StaticCell<GbRtcStateProvider<SpinlockRawMutex<1>>> =
    StaticCell::new();

extern "C" {
    static mut _s_gb_rom_memory: u8;
    static mut _s_gb_save_ram: u8;
    static mut _s_gb_bus_mirror: u8;
}

/// The bus mirror is a 64K window, GB address X is kept at offset X.
const GB_BUS_MIRROR_SIZE: usize = 0x10000;
/// GB work RAM, 0xC000 to 0xDFFF, as kept up to date by the bus mirror.
const GB_WRAM_START: usize = 0xC000;
const GB_WRAM_SIZE: usize = 0x2000;

#[embassy_executor::main]
async fn main(_spawner: Spawner) {
    embassy_rp::pac::SIO.spinlock(31).write_value(1);
    let mut rp_config = rpconfig::Config::default();
    let pll_config = rp_config
        .clocks
        .xosc
        .as_mut()
        .unwrap()
        .sys_pll
        .as_mut()
        .unwrap();

    vreg_set_voltage(rp2350_core_voltage::VregVoltage::VregVoltage1_15);

    // 150 MHz config
    // pll_config.fbdiv = 125; // VCO 1500 MHz
    // pll_config.post_div1 = 5;
    // pll_config.post_div2 = 2;

    // 200 MHz config
    // pll_config.fbdiv = 100; // VCO 1200 MHz
    // pll_config.post_div1 = 6;
    // pll_config.post_div2 = 1;

    // 266 MHz config
    pll_config.fbdiv = 133; // VCO 1596 MHz
    pll_config.post_div1 = 6;
    pll_config.post_div2 = 1;

    let p = embassy_rp::init(rp_config);
    let config = uart::Config::default();
    let uart = uart::UartTx::new_blocking(p.UART0, p.PIN_46, config);

    let serialwrapper = SerialWrapper { uart };

    defmt_serial::defmt_serial(SERIAL.init(serialwrapper));

    let sys_freq = clocks::clk_sys_freq();
    info!(
        "Hello defmt-world!, croco-cartridge v2 revision {} {}{}.{}.{}",
        built_info::GIT_COMMIT_HASH_SHORT,
        env!("RELEASE_TYPE"),
        env!("VERSION_MAJOR"),
        env!("VERSION_MINOR"),
        env!("VERSION_PATCH")
    );
    info!("running at {} hz", sys_freq);

    let mut reset_pin = Output::new(p.PIN_45, Level::High);
    let mut _gb_bus_en = Output::new(p.PIN_44, Level::High);

    let Pio {
        common: mut pio0,
        sm0: sm0_0,
        sm1: sm0_1,
        sm2: sm0_2,
        sm3: sm0_3,
        ..
    } = Pio::new(p.PIO0, Irqs);

    let Pio {
        common: mut pio1,
        sm0: sm1_0,
        sm1: sm1_1,
        sm2: sm1_2,
        sm3: sm1_3,
        ..
    } = Pio::new(p.PIO1, Irqs);

    let Pio {
        common: mut pio2,
        sm0: mut sm2_0,
        ..
    } = Pio::new(p.PIO2, Irqs);

    let ws2812 = WS2812.init(Ws2812Spi::new(p.SPI1, p.PIN_47));

    let serialnum = otp::get_chipid().unwrap();
    let serial: &'static str = {
        static SERIALBUF: StaticCell<ArrayString<16>> = StaticCell::new();
        let serial = SERIALBUF.init(ArrayString::<16>::new());
        core::fmt::write(serial, format_args!("{:X}", serialnum)).unwrap();
        serial.as_str()
    };

    // The second core is started right away and owns the USB device. This core masks all
    // interrupts as soon as a game is running, so USB can only stay alive over there.
    let usb_peripheral = p.USB;
    spawn_core1(
        p.CORE1,
        unsafe { &mut *core::ptr::addr_of_mut!(CORE1_STACK) },
        move || {
            let executor1 = EXECUTOR1.init(Executor::new());
            executor1.run(|spawner| {
                unwrap!(spawner.spawn(core1_main(spawner, usb_peripheral, serial)));
            });
        },
    );

    #[rustfmt::skip]
    let gb_pio_pins = GbPioPins::new(
        &mut pio1,
        p.PIN_17, p.PIN_18, p.PIN_19,
        p.PIN_20, p.PIN_21, p.PIN_22, p.PIN_23, p.PIN_24, p.PIN_25, p.PIN_26, p.PIN_27,
        p.PIN_28, p.PIN_29, p.PIN_30, p.PIN_31, p.PIN_32, p.PIN_33, p.PIN_34, p.PIN_35,
        p.PIN_36, p.PIN_37, p.PIN_38, p.PIN_39, p.PIN_40, p.PIN_41, p.PIN_42, p.PIN_43,
        None::<Peri<'_, PIN_46>>
    );
    let mut gb_rom_detect_pio = GbRomDetect::new(&mut pio1, &pac::PIO1, sm1_2);
    let mut gb_rom_lower_pio = GbRomLower::new(&mut pio1, &pac::PIO1, sm1_0, &gb_pio_pins);
    let mut gb_rom_higher_pio = GbRomHigher::new(&mut pio1, &pac::PIO1, sm1_1, &gb_pio_pins);
    let mut gb_data_out_pio = GbDataOut::new(&mut pio1, &pac::PIO1, sm1_3, &gb_pio_pins);

    let mut gb_mbc_commands_pio = GbMbcCommands::new(&mut pio0, &pac::PIO0, sm0_1);
    let mut gb_ram_read_pio = GbRamRead::new(&mut pio0, &pac::PIO0, sm0_2);
    let mut gb_ram_write_pio = GbRamWrite::new(&mut pio0, &pac::PIO0, sm0_3);
    let mut gb_bus_mirror_pio = GbBusMirror::new(&mut pio0, &pac::PIO0, sm0_0);

    info!("gpiobase: {}", pac::PIO1.gpiobase().read().gpiobase());

    let gb_rom = unsafe {
        core::slice::from_raw_parts_mut(ptr::addr_of!(_s_gb_rom_memory) as *mut u8, 0x10000)
    };

    let gb_save_ram = unsafe {
        core::slice::from_raw_parts_mut(ptr::addr_of!(_s_gb_save_ram) as *mut u8, 0x20000)
    };

    let mut gb_rom_ptr = ptr::addr_of_mut!(_s_gb_rom_memory);
    let mut gb_ram_ptr = ptr::addr_of_mut!(_s_gb_save_ram);
    let mut current_higher_base_addr: u32 = 0x4000u32;

    let _read_dma_lower = GbReadDmaConfig::new(
        p.DMA_CH0.into(),
        p.DMA_CH1.into(),
        p.DMA_CH2.into(),
        ptr::addr_of_mut!(gb_rom_ptr),
        &gb_rom_lower_pio,
        &gb_data_out_pio,
    );

    let gb_rtc_registers =
        GB_RTC_REGISTERS.init(SpinlockMutex::new(RefCell::new(GbcRtcRegisters::new())));
    let gb_rtc = GB_RTC.init(GbRtc::new(gb_rtc_registers));
    let gb_rtc_stateprovider = GB_RTC_STATEPROVIDER.init(GbRtcStateProvider::new(gb_rtc_registers));

    // DMA_COMMAND_ENGINE must be allocated statically as all the command blocks need to be located at a fixed position
    let dma_command_machine = GB_DMA_COMMAND_ENGINE.init(GbDmaCommandMachine::new(
        p.DMA_CH3.into(),
        p.DMA_CH4.into(),
        p.DMA_CH5.into(),
        p.DMA_CH6.into(),
        p.DMA_CH7.into(),
    ));
    dma_command_machine.init(
        &gb_ram_read_pio,
        &gb_ram_write_pio,
        &gb_data_out_pio,
        ptr::addr_of_mut!(gb_ram_ptr),
        gb_rtc.get_latch_ptr(),
        gb_rtc.get_real_ptr(),
    );

    gb_rom_lower_pio.start();
    gb_data_out_pio.start();
    gb_mbc_commands_pio.start();
    gb_rom_detect_pio.start();
    gb_ram_read_pio.start();
    gb_ram_write_pio.start();

    // Mirror of the GB memory on 0xA000 to 0xFDFF, read by the host tether on the second core.
    // It runs from here on, so it also follows the bootloader menu and the boot of the game.
    let gb_bus_mirror = ptr::addr_of_mut!(_s_gb_bus_mirror);
    unsafe {
        ptr::write_bytes(gb_bus_mirror, 0, GB_BUS_MIRROR_SIZE);
    }
    let _bus_mirror_dma = GbBusMirrorDmaConfig::new(
        p.DMA_CH8.into(),
        p.DMA_CH13.into(),
        p.DMA_CH14.into(),
        p.DMA_CH15.into(),
        &gb_bus_mirror_pio,
        gb_bus_mirror,
    );
    gb_bus_mirror_pio.start();

    // SPI clock needs to be running at <= 400kHz during initialization of sd card
    let mut config = spi::Config::default();
    config.frequency = 400_000;
    let spi = spi::Spi::new_blocking(p.SPI0, p.PIN_2, p.PIN_3, p.PIN_0, config);

    let spi_bus = SpinlockMutex::new(RefCell::new(spi));
    let spi_bus = SPI_BUS.init(spi_bus);

    let cs_sd_pin = Output::new(p.PIN_1, Level::High);
    let cs_rtc_pin = Output::new(p.PIN_5, Level::High);

    // pre-initialize with 74 clock cycles according to SD-card spec
    spi_bus.lock(|bus| {
        bus.borrow_mut().blocking_write(&[0xFF; 10]).unwrap();
    });

    let mut config = spi::Config::default();
    config.frequency = 400_000;
    let spi_dev_sd = SpiDeviceWithConfig::new(spi_bus, cs_sd_pin, config);

    let mut config = spi::Config::default();
    config.frequency = 1_000_000;
    let spi_dev_rtc = SpiDeviceWithConfig::new(spi_bus, cs_rtc_pin, config);

    // open the sd card and fully initialize it
    let sdcard = SdCard::new(spi_dev_sd, embassy_time::Delay);
    match sdcard.num_bytes() {
        Ok(num_bytes) => {
            info!("Card size is {} bytes", num_bytes);
        }
        Err(_) => {
            warn!("Could not get card size");
        }
    };

    // Now that the card is initialized, the SPI clock can go faster
    let mut config = spi::Config::default();
    config.frequency = 16_000_000;
    sdcard.spi(|dev| dev.set_config(config));

    // Now let's look for volumes (also known as partitions) on our block device.
    // To do this we need a Volume Manager. It will take ownership of the block device.
    let volume_mgr = VOLUME_MANAGER.init(embedded_sdmmc::VolumeManager::new(
        sdcard,
        DummyTimesource(),
    ));

    let rtc = MCP795XX.init(Mcp795xx::new(spi_dev_rtc));

    let control = rtc.read_register(8).unwrap();
    info!("control {:#x}", control);
    if control != 0x40 {
        info!("writing control");
        rtc.write_register(8, 0x40).unwrap();
    }

    let weekd_status = rtc.read_register(4).unwrap();
    info!("weekd_status {:#x}", weekd_status);
    if weekd_status & 0x08 == 0 {
        info!("enabling VBat");
        rtc.write_register(4, 0x09u8).unwrap();

        let weekd_status2 = rtc.read_register(4).unwrap();
        info!("weekd_status2 {:#x}", weekd_status2);
    }

    let built_dt = DateTime::parse_from_rfc2822(built_info::BUILT_TIME_UTC)
        .unwrap()
        .naive_utc();
    info!("built_dt: {}", defmt::Debug2Format(&built_dt));
    let rtc_dt = rtc.datetime().unwrap_or_default();
    info!("rtc_dt: {}", defmt::Debug2Format(&rtc_dt));
    if built_dt > rtc_dt {
        info!("setting time to build time");
        rtc.set_datetime(&built_dt).unwrap();
    }

    let sec_status = rtc.read_register(1).unwrap();
    info!("sec_status {:#x}", sec_status);
    if sec_status & 0x80 == 0 {
        info!("enabling RTC oscillator");
        rtc.write_register(1, 0x80u8).unwrap();
    }

    let mut prot_eeprom_data = [0u8; 0x10];
    rtc.read_protected_eeprom(0, &mut prot_eeprom_data).unwrap();
    info!("prot eeprom: {}", prot_eeprom_data);

    let production_data = ProductionData::from_bytes(&prot_eeprom_data).unwrap_or_default();
    info!("production_data: {}", defmt::Debug2Format(&production_data));

    let hyperrampins = HyperRamPins::new(
        &mut pio2, p.PIN_6, p.PIN_7, p.PIN_8, p.PIN_9, p.PIN_10, p.PIN_11, p.PIN_12, p.PIN_13,
        p.PIN_14, p.PIN_15, p.PIN_16,
    );

    let rom_info = LOADED_ROM_INFO.init({
        let mut hyperram = HyperRam::new(&mut pio2, &mut sm2_0, &hyperrampins);

        hyperram.init();

        let id0 = hyperram.read_cfg_blocking(hyperram::ID0);
        let id1 = hyperram.read_cfg_blocking(hyperram::ID1);
        let cfg0 = hyperram.read_cfg_blocking(hyperram::CFG0);
        let cfg1 = hyperram.read_cfg_blocking(hyperram::CFG1);
        info!(
            "ID0 {:#x}, ID1 {:#x}, CFG0 {:#x}, CFG1 {:#x}",
            id0, id1, cfg0, cfg1
        );

        let mut gb_bootloader = GbBootloader::new(
            volume_mgr,
            gb_mbc_commands_pio.rx_fifo(),
            gb_rom,
            gb_save_ram,
            gb_rtc_stateprovider,
            ptr::addr_of_mut!(gb_rom_ptr),
            &mut reset_pin,
            &mut hyperram,
            ws2812,
            rtc,
            &production_data,
        );

        gb_bootloader.run().await
    });

    ws2812.write(&RGB8::default());

    spi_bus.lock(|bus| {
        bus.borrow_mut().blocking_write(&[0xFF; 2]).unwrap();
    });

    let mut hyperram = HyperRamReadOnly::new(&mut pio2, &pac::PIO2, sm2_0, hyperrampins);
    let dat = hyperram.read_blocking(0x4100u32);
    let dat2 = hyperram.read_blocking(0x4105u32);
    let dat3 = hyperram.read_blocking(0x5208u32);
    let dat4 = hyperram.read_blocking(0x5209u32);
    let dat5 = hyperram.read_blocking(0x6707u32);
    info!(
        "dat {:#x} dat2 {:#x} dat3 {:#x} dat4 {:#x} dat5 {:#x}",
        dat, dat2, dat3, dat4, dat5
    );

    dma_command_machine.disable_ram_access();

    info!("Mapper type {}", defmt::Debug2Format(&rom_info.mbc));

    let mbc: &mut dyn Mbc = match rom_info.mbc {
        MbcType::None => &mut NoMbc {},
        MbcType::Mbc1 => &mut Mbc1::new(
            gb_mbc_commands_pio.rx_fifo(),
            ptr::addr_of_mut!(current_higher_base_addr),
            ptr::addr_of_mut!(gb_ram_ptr),
            gb_save_ram,
            dma_command_machine,
        ),
        MbcType::Mbc3 => &mut Mbc3::new(
            gb_mbc_commands_pio.rx_fifo(),
            ptr::addr_of_mut!(current_higher_base_addr),
            ptr::addr_of_mut!(gb_ram_ptr),
            gb_save_ram,
            dma_command_machine,
            gb_rtc,
            rom_info.rom_bank_count,
        ),
        MbcType::Huc3 => &mut Huc3::new(
            gb_mbc_commands_pio.rx_fifo(),
            ptr::addr_of_mut!(current_higher_base_addr),
            ptr::addr_of_mut!(gb_ram_ptr),
            gb_save_ram,
            dma_command_machine,
            gb_rtc,
        ),
        MbcType::Mbc5 => &mut Mbc5::new(
            gb_mbc_commands_pio.rx_fifo(),
            ptr::addr_of_mut!(current_higher_base_addr),
            ptr::addr_of_mut!(gb_ram_ptr),
            gb_save_ram,
            dma_command_machine,
        ),
        _ => {
            panic!("unimplemented MBC");
        }
    };

    if rom_info.ram_bank_count > 0 || rom_info.has_rtc {
        let rom_info: &'static RomInfo = rom_info;
        let saveram_memory = unsafe {
            core::slice::from_raw_parts(
                ptr::addr_of!(_s_gb_save_ram) as *mut u8,
                rom_info.ram_bank_count as usize * 0x2000usize,
            )
        };
        GAME_SERVICES.signal(GameServices {
            button_pin: p.PIN_4.into(),
            led: ws2812,
            volume_mgr,
            rom_info,
            saveram_memory,
            rtc,
            rtc_state_provider: gb_rtc_stateprovider,
        });
    }

    let _hyperram_gb_dma = GbReadSniffDmaConfig::new(
        p.DMA_CH9.into(),
        p.DMA_CH10.into(),
        p.DMA_CH11.into(),
        p.DMA_CH12.into(),
        &gb_rom_higher_pio,
        &hyperram,
        &hyperram,
        &gb_data_out_pio,
        ptr::addr_of_mut!(current_higher_base_addr),
    );

    gb_rom_higher_pio.start();

    GAME_RUNNING.store(true, Ordering::Release);

    cortex_m::interrupt::disable();

    reset_pin.set_low();

    mbc.run();

    loop {
        // defmt::info!("hello there!");
        Timer::after_millis(1500).await;
        //reset_pin.toggle();
    }
}

/// Entry task of the second core.
///
/// The USB device is created here and not on the first core, so its interrupt gets enabled
/// in the NVIC of this core. The first core masks all interrupts while a game is running,
/// everything which has to stay responsive during a game needs to live on this core.
#[embassy_executor::task]
async fn core1_main(spawner: Spawner, usb: Peri<'static, USB>, serial: &'static str) {
    // Create the driver, from the HAL.
    let driver = Driver::new(usb, Irqs);

    // Create embassy-usb Config
    // Create a USB device RPI Vendor ID and on of these Product ID:
    // https://github.com/raspberrypi/picotool/blob/master/picoboot_connection/picoboot_connection.c#L23-L27
    let mut config = Config::new(0x2e8a, 0x0009);
    config.manufacturer = Some("Croco");
    config.product = Some("Cartridge V2");
    config.serial_number = Some(serial);
    config.max_power = 100;
    config.max_packet_size_0 = 64;

    // // Required for windows compatibility.
    // // https://developer.nordicsemi.com/nRF_Connect_SDK/doc/1.9.1/kconfig/CONFIG_CDC_ACM_IAD.html#help
    config.device_class = 0xEF;
    config.device_sub_class = 0x02;
    config.device_protocol = 0x01;
    config.composite_with_iads = true;

    let picotool = {
        static PICOTOOL: StaticCell<PicotoolReset> = StaticCell::new();
        let picotool = PicotoolReset::new();
        PICOTOOL.init(picotool)
    };

    // Create embassy-usb DeviceBuilder using the driver and config.
    // It needs some buffers for building the descriptors.
    let mut builder = {
        static CONFIG_DESCRIPTOR: StaticCell<[u8; 256]> = StaticCell::new();
        static BOS_DESCRIPTOR: StaticCell<[u8; 256]> = StaticCell::new();
        static MSOS_DESCRIPTOR: StaticCell<[u8; 256]> = StaticCell::new();
        static CONTROL_BUF: StaticCell<[u8; 64]> = StaticCell::new();

        let builder = embassy_usb::Builder::new(
            driver,
            config,
            CONFIG_DESCRIPTOR.init([0; 256]),
            BOS_DESCRIPTOR.init([0; 256]),
            MSOS_DESCRIPTOR.init([0; 256]), // no msos descriptors
            CONTROL_BUF.init([0; 64]),
        );
        builder
    };

    // Add the Microsoft OS Descriptor (MSOS/MOD) descriptor.
    // We tell Windows that this entire device is compatible with the "WINUSB" feature,
    // which causes it to use the built-in WinUSB driver automatically, which in turn
    // can be used by libusb/rusb software without needing a custom driver or INF file.
    // In principle you might want to call msos_feature() just on a specific function,
    // if your device also has other functions that still use standard class drivers.
    builder.msos_descriptor(windows_version::WIN8_1, 0);
    builder.msos_feature(msos::CompatibleIdFeatureDescriptor::new("WINUSB", ""));
    builder.msos_feature(msos::RegistryPropertyFeatureDescriptor::new(
        "DeviceInterfaceGUIDs",
        msos::PropertyData::RegMultiSz(DEVICE_INTERFACE_GUIDS),
    ));

    picotool.configure(&mut builder);

    // Serial port for the host tether. It stays usable while a game is running.
    let tether = {
        static TETHER_STATE: StaticCell<CdcAcmState> = StaticCell::new();
        CdcAcmClass::new(&mut builder, TETHER_STATE.init(CdcAcmState::new()), 64)
    };

    // Build the builder.
    let usb = builder.build();

    // Spawned tasks run in the background, concurrently.
    spawner.spawn(usb_task(usb)).unwrap();
    spawner.spawn(tether_task(tether)).unwrap();

    // Wait until a ROM with savegame or RTC got selected on the first core.
    let services = GAME_SERVICES.wait().await;
    spawner
        .spawn(core1_task(
            services.button_pin,
            services.led,
            services.volume_mgr,
            services.rom_info,
            services.saveram_memory,
            services.rtc,
            services.rtc_state_provider,
        ))
        .unwrap();
}

// Declare async tasks
type MyUsbDriver = Driver<'static, USB>;
type MyUsbDevice = UsbDevice<'static, MyUsbDriver>;

#[embassy_executor::task]
async fn usb_task(mut usb: MyUsbDevice) -> ! {
    usb.run().await
}

/// Minimal host tether over the USB serial port. Every received byte is one command:
///
/// * `p` answers `pong`
/// * `v` answers the tether protocol version
/// * `s` answers `menu` or `game`, depending on what the first core is doing
/// * `w` answers the work RAM (0xC000 to 0xDFFF) as 8192 raw bytes
/// * `d` answers `stall 0` or `stall 1`. 1 means the bus mirror lost records since the last `d`
///
/// No timers are used in here on purpose. The timer interrupt is handled on the first core
/// and does not fire anymore once a game is running.
#[embassy_executor::task]
async fn tether_task(mut class: CdcAcmClass<'static, MyUsbDriver>) -> ! {
    let mut buf = [0u8; 64];

    // Copy of the work RAM, taken in one go so it is as close to a single point in time as
    // possible, before it is sent out in USB packets.
    static WRAM_SNAPSHOT: StaticCell<[u8; GB_WRAM_SIZE]> = StaticCell::new();
    let snapshot = WRAM_SNAPSHOT.init([0u8; GB_WRAM_SIZE]);

    loop {
        class.wait_connection().await;
        info!("tether connected");

        'connection: loop {
            let len = match class.read_packet(&mut buf).await {
                Ok(len) => len,
                Err(_) => break 'connection,
            };

            for command in &buf[..len] {
                let reply: &[u8] = match *command {
                    b'p' => b"pong\n",
                    b'v' => b"croco-v2 tether 2\n",
                    b's' => {
                        if GAME_RUNNING.load(Ordering::Acquire) {
                            b"game\n"
                        } else {
                            b"menu\n"
                        }
                    }
                    b'w' => {
                        take_wram_snapshot(snapshot);
                        if write_all(&mut class, snapshot).await.is_err() {
                            break 'connection;
                        }
                        continue;
                    }
                    b'd' => {
                        if GbBusMirror::<PIO0, 0>::take_stalled(&pac::PIO0) {
                            b"stall 1\n"
                        } else {
                            b"stall 0\n"
                        }
                    }
                    b'\r' | b'\n' => continue,
                    _ => b"?\n",
                };

                if class.write_packet(reply).await.is_err() {
                    break 'connection;
                }
            }
        }

        info!("tether disconnected");
    }
}

/// Copies the work RAM out of the bus mirror. The mirror is written by DMA behind the back of the
/// compiler, so it is read with volatile accesses.
fn take_wram_snapshot(snapshot: &mut [u8; GB_WRAM_SIZE]) {
    let wram = unsafe { (ptr::addr_of!(_s_gb_bus_mirror) as *const u32).add(GB_WRAM_START / 4) };
    for (i, chunk) in snapshot.chunks_exact_mut(4).enumerate() {
        let word = unsafe { ptr::read_volatile(wram.add(i)) };
        chunk.copy_from_slice(&word.to_le_bytes());
    }
}

/// Sends a buffer of any size over the tether, split into USB packets.
async fn write_all(
    class: &mut CdcAcmClass<'static, MyUsbDriver>,
    data: &[u8],
) -> Result<(), embassy_usb::driver::EndpointError> {
    let packet_size = class.max_packet_size() as usize;
    for packet in data.chunks(packet_size) {
        class.write_packet(packet).await?;
    }
    Ok(())
}

#[embassy_executor::task]
async fn core1_task(
    button_pin: Peri<'static, AnyPin>,
    led: &'static mut dyn Ws2812Led,
    volume_mgr: &'static mut VolumeManagerType<'static>,
    rom_info: &'static RomInfo,
    saveram_memory: &'static [u8],
    timesource: &'static mut dyn DateTimeAccess<
        Error = mcp795xx::Mcp795xxError<
            embassy_embedded_hal::shared_bus::SpiDeviceError<spi::Error, core::convert::Infallible>,
        >,
    >,
    rtc_state_provider: &'static mut dyn GbRtcSaveStateProvider,
) {
    let mut async_input = Input::new(button_pin, Pull::Up);
    let saveram_filename = rom_info.savefile.as_str();

    info!("Core1 got saveram_filename {}", saveram_filename);

    let mut volume0 = volume_mgr
        .open_volume(embedded_sdmmc::VolumeIdx(0))
        .unwrap();
    let mut root_dir = volume0.open_root_dir().unwrap();

    let mut gb_savefile = GbSavefile::new(&mut root_dir, rom_info, timesource, rtc_state_provider);

    loop {
        info!("Hello from core 1");
        async_input.wait_for_high().await;
        async_input.wait_for_low().await;

        led.write(&RGB8::new(16, 0, 0));

        match gb_savefile.store(saveram_memory) {
            Ok(_) => {
                info!("Savegame storage succesful");
            }
            Err(error) => {
                error!(
                    "Error during savegame storage {}",
                    defmt::Debug2Format(&error)
                );
            }
        }

        led.write(&RGB8::default());
    }
}
