/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm interconnect IDs
 *
 * Copyright (c) 2018, Linaro Ltd.
 * Author: Georgi Djakov <georgi.djakov@linaro.org>
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_H

#define BIMC_SNOC_MAS			0
#define BIMC_SNOC_SLV			1
#define MASTER_AMPSS_M0			2
#define MASTER_BLSP_1			3
#define MASTER_CRYPTO_CORE0		4
#define MASTER_DEHR			5
#define MASTER_GRAPHICS_3D		6
#define MASTER_JPEG			7
#define MASTER_LPASS			8
#define MASTER_MDP_PORT0		9
#define MASTER_QDSS_BAM			10
#define MASTER_QDSS_ETR			11
#define MASTER_SDCC_1			12
#define MASTER_SDCC_2			13
#define MASTER_SNOC_CFG			14
#define MASTER_SPDM			15
#define MASTER_TCU_0			16
#define MASTER_TCU_1			17
#define MASTER_USB_HS			18
#define MASTER_VFE			19
#define MASTER_VIDEO_P0			20
#define PNOC_INT_0			21
#define PNOC_INT_1			22
#define PNOC_M_0			23
#define PNOC_M_1			24
#define PNOC_SLV_0			25
#define PNOC_SLV_1			26
#define PNOC_SLV_2			27
#define PNOC_SLV_3			28
#define PNOC_SLV_4			29
#define PNOC_SLV_8			30
#define PNOC_SLV_9			31
#define PNOC_SNOC_MAS			32
#define PNOC_SNOC_SLV			33
#define SLAVE_AMPSS_L2			34
#define SLAVE_BIMC_CFG			35
#define SLAVE_BLSP_1			36
#define SLAVE_BOOT_ROM			37
#define SLAVE_CAMERA_CFG		38
#define SLAVE_CATS_128			39
#define SLAVE_CLK_CTL			40
#define SLAVE_CRYPTO_0_CFG		41
#define SLAVE_DEHR_CFG			42
#define SLAVE_DISPLAY_CFG		43
#define SLAVE_EBI_CH0			44
#define SLAVE_GRAPHICS_3D_CFG		45
#define SLAVE_IMEM_CFG			46
#define SLAVE_LPASS			47
#define SLAVE_MPM			48
#define SLAVE_MSM_PDM			49
#define SLAVE_MSM_TCSR			50
#define SLAVE_MSS			51
#define SLAVE_OCMEM_64			52
#define SLAVE_PMIC_ARB			53
#define SLAVE_PNOC_CFG			54
#define SLAVE_PRNG			55
#define SLAVE_QDSS_CFG			56
#define SLAVE_QDSS_STM			57
#define SLAVE_RBCPR_CFG			58
#define SLAVE_RPM_MSG_RAM		59
#define SLAVE_SDCC_1			60
#define SLAVE_SDCC_4			61
#define SLAVE_SECURITY			62
#define SLAVE_SERVICE_SNOC		63
#define SLAVE_SNOC_CFG			64
#define SLAVE_SPDM			65
#define SLAVE_SYSTEM_IMEM		66
#define SLAVE_TLMM			67
#define SLAVE_USB_HS			68
#define SLAVE_VENUS_CFG			69
#define SNOC_BIMC_0_MAS			70
#define SNOC_BIMC_0_SLV			71
#define SNOC_BIMC_1_MAS			72
#define SNOC_BIMC_1_SLV			73
#define SNOC_INT_0			74
#define SNOC_INT_1			75
#define SNOC_INT_BIMC			76
#define SNOC_MM_INT_0			77
#define SNOC_MM_INT_1			78
#define SNOC_MM_INT_2			79
#define SNOC_MM_INT_BIMC		80
#define SNOC_PNOC_MAS			81
#define SNOC_PNOC_SLV			82
#define SNOC_QDSS_INT			83
#define SYSTEM_SLAVE_FAB_APPS		84

#define A0NOC_SNOC_MAS			85
#define A0NOC_SNOC_SLV			86
#define A1NOC_SNOC_MAS			87
#define A1NOC_SNOC_SLV			88
#define A2NOC_SNOC_MAS			89
#define A2NOC_SNOC_SLV			90
#define BIMC_SNOC_1_MAS			91
#define BIMC_SNOC_1_SLV			92
#define CNOC_A1NOC_MAS			93
#define CNOC_SNOC_SLV			94
#define MASTER_BLSP_2			95
#define MASTER_CNOC_MNOC_CFG		96
#define MASTER_CNOC_MNOC_MMSS_CFG	97
#define MASTER_CPP			98
#define MASTER_HMSS			99
#define MASTER_IPA			100
#define MASTER_MDP_PORT1		101
#define MASTER_PCIE			102
#define MASTER_PCIE_1			103
#define MASTER_PCIE_2			104
#define MASTER_QDSS_DAP			105
#define MASTER_ROTATOR			106
#define MASTER_SDCC_4			107
#define MASTER_SNOC_VMEM		108
#define MASTER_TSIF			109
#define MASTER_UFS			110
#define MASTER_USB3			111
#define MASTER_VIDEO_P0_OCMEM		112
#define MNOC_BIMC_MAS			113
#define MNOC_BIMC_SLV			114
#define PNOC_A1NOC_MAS			115
#define PNOC_A1NOC_SLV			116
#define SLAVE_A0NOC_CFG			117
#define SLAVE_A0NOC_MPU_CFG		118
#define SLAVE_A0NOC_SMMU_CFG		119
#define SLAVE_A1NOC_CFG			120
#define SLAVE_A1NOC_MPU_CFG		121
#define SLAVE_A1NOC_SMMU_CFG		122
#define SLAVE_A2NOC_CFG			123
#define SLAVE_A2NOC_MPU_CFG		124
#define SLAVE_A2NOC_SMMU_CFG		125
#define SLAVE_AHB2PHY			126
#define SLAVE_APPSS			127
#define SLAVE_BLSP_2			128
#define SLAVE_CAMERA_THROTTLE_CFG	129
#define SLAVE_CNOC_MNOC_CFG		130
#define SLAVE_CNOC_MNOC_MMSS_CFG	131
#define SLAVE_CPR_CFG			132
#define SLAVE_DCC_CFG			133
#define SLAVE_DISPLAY_THROTTLE_CFG	134
#define SLAVE_DSA_CFG			135
#define SLAVE_DSA_MPU_CFG		136
#define SLAVE_EBI1_PHY_CFG		137
#define SLAVE_HMSS_L3			138
#define SLAVE_LPASS_SMMU_CFG		139
#define SLAVE_MESSAGE_RAM		140
#define SLAVE_MISC_CFG			141
#define SLAVE_MMAGIC_CFG		142
#define SLAVE_MMSS_CLK_CFG		143
#define SLAVE_MNOC_MPU_CFG		144
#define SLAVE_OCIMEM			145
#define SLAVE_PCIE_0			146
#define SLAVE_PCIE_0_CFG		147
#define SLAVE_PCIE_1			148
#define SLAVE_PCIE_1_CFG		149
#define SLAVE_PCIE_2			150
#define SLAVE_PCIE20_AHB2PHY		151
#define SLAVE_PCIE_2_CFG		152
#define SLAVE_PDM			153
#define SLAVE_PIMEM			154
#define SLAVE_PIMEM_CFG			155
#define SLAVE_QDSS_RBCPR_APU_CFG	156
#define SLAVE_RBCPR_CX			157
#define SLAVE_RBCPR_MX			158
#define SLAVE_SDCC_2			159
#define SLAVE_SERVICE_MNOC		160
#define SLAVE_SMMU_CPP_CFG		161
#define SLAVE_SMMU_JPEG_CFG		162
#define SLAVE_SMMU_MDP_CFG		163
#define SLAVE_SMMU_ROTATOR_CFG		164
#define SLAVE_SMMU_VENUS_CFG		165
#define SLAVE_SMMU_VFE_CFG		166
#define SLAVE_SNOC_MPU_CFG		167
#define SLAVE_SNOC_VMEM			168
#define SLAVE_SSC_CFG			169
#define SLAVE_TCSR			170
#define SLAVE_TSIF			171
#define SLAVE_UFS_CFG			172
#define SLAVE_USB3			173
#define SLAVE_VENUS_THROTTLE_CFG	174
#define SLAVE_VMEM			175
#define SLAVE_VMEM_CFG			176
#define SNOC_BIMC_MAS			177
#define SNOC_BIMC_SLV			178
#define SNOC_CNOC_MAS			179
#define SNOC_CNOC_SLV			180

#endif
