$date
	Thu Nov 16 08:09:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_sign_bit_TB $end
$var wire 32 ! mux_out [31:0] $end
$var reg 32 " I1 [31:0] $end
$scope module mux_sign_bit_instance $end
$var wire 32 # I1 [31:0] $end
$var reg 32 $ I0 [31:0] $end
$var reg 32 % mux_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111110010011001100110011001101 %
b0 $
b111110010011001100110011001101 #
b111110010011001100110011001101 "
b111110010011001100110011001101 !
$end
#10
b0 !
b0 %
b10111110010011001100110011001101 "
b10111110010011001100110011001101 #
#20
b111110010011001100110011001101 !
b111110010011001100110011001101 %
b111110010011001100110011001101 "
b111110010011001100110011001101 #
#30
b0 !
b0 %
b10111110010011001100110011001101 "
b10111110010011001100110011001101 #
#40
