// Seed: 2301066907
module module_0;
  wire id_2 = id_1++;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4
);
  supply0 id_6;
  supply1 id_8;
  module_0 modCall_1 ();
  id_9 :
  assert property (@(posedge id_8 == id_3) id_4 ? 1 : 1)
  else $display(1, id_8 == id_6 < 1, 1, id_8);
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wand id_3
    , id_20,
    output tri0 id_4,
    output wor id_5,
    input wire id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri1 id_10
    , id_21,
    output tri id_11,
    input wor id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri id_15,
    output tri id_16,
    input wand id_17,
    output uwire id_18
);
  assign id_1 = 1;
  wire id_22;
  module_0 modCall_1 ();
endmodule
