{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 16:43:50 2021 " "Info: Processing started: Mon Mar 15 16:43:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ring_counter\[4\] register clear~reg0 324.57 MHz 3.081 ns Internal " "Info: Clock \"clock\" has Internal fmax of 324.57 MHz between source register \"ring_counter\[4\]\" and destination register \"clear~reg0\" (period= 3.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.817 ns + Longest register register " "Info: + Longest register to register delay is 2.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ring_counter\[4\] 1 REG LCFF_X26_Y7_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N13; Fanout = 12; REG Node = 'ring_counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring_counter[4] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.534 ns) 1.057 ns Equal0~0 2 COMB LCCOMB_X26_Y7_N16 3 " "Info: 2: + IC(0.523 ns) + CELL(0.534 ns) = 1.057 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { ring_counter[4] Equal0~0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.615 ns) 2.709 ns clear~2 3 COMB LCCOMB_X27_Y7_N8 1 " "Info: 3: + IC(1.037 ns) + CELL(0.615 ns) = 2.709 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 1; COMB Node = 'clear~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { Equal0~0 clear~2 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.817 ns clear~reg0 4 REG LCFF_X27_Y7_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X27_Y7_N9; Fanout = 3; REG Node = 'clear~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clear~2 clear~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 44.62 % ) " "Info: Total cell delay = 1.257 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.560 ns ( 55.38 % ) " "Info: Total interconnect delay = 1.560 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { ring_counter[4] Equal0~0 clear~2 clear~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { ring_counter[4] {} Equal0~0 {} clear~2 {} clear~reg0 {} } { 0.000ns 0.523ns 1.037ns 0.000ns } { 0.000ns 0.534ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.738 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 19 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns clear~reg0 3 REG LCFF_X27_Y7_N9 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X27_Y7_N9; Fanout = 3; REG Node = 'clear~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clock~clkctrl clear~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl clear~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} clear~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.738 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 19 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns ring_counter\[4\] 3 REG LCFF_X26_Y7_N13 12 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X26_Y7_N13; Fanout = 12; REG Node = 'ring_counter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clock~clkctrl ring_counter[4] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl ring_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} ring_counter[4] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl clear~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} clear~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl ring_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} ring_counter[4] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { ring_counter[4] Equal0~0 clear~2 clear~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.817 ns" { ring_counter[4] {} Equal0~0 {} clear~2 {} clear~reg0 {} } { 0.000ns 0.523ns 1.037ns 0.000ns } { 0.000ns 0.534ns 0.615ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl clear~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} clear~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl ring_counter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} ring_counter[4] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control_word\[9\]~reg0 instruction\[2\] clock 2.473 ns register " "Info: tsu for register \"control_word\[9\]~reg0\" (data pin = \"instruction\[2\]\", clock pin = \"clock\") is 2.473 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.251 ns + Longest pin register " "Info: + Longest pin to register delay is 5.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns instruction\[2\] 1 PIN PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; PIN Node = 'instruction\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.534 ns) 2.634 ns control_word~27 2 COMB LCCOMB_X27_Y7_N18 3 " "Info: 2: + IC(0.990 ns) + CELL(0.534 ns) = 2.634 ns; Loc. = LCCOMB_X27_Y7_N18; Fanout = 3; COMB Node = 'control_word~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { instruction[2] control_word~27 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.624 ns) 3.953 ns Selector0~0 3 COMB LCCOMB_X26_Y7_N30 1 " "Info: 3: + IC(0.695 ns) + CELL(0.624 ns) = 3.953 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { control_word~27 Selector0~0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.206 ns) 5.143 ns Selector0~1 4 COMB LCCOMB_X27_Y7_N4 1 " "Info: 4: + IC(0.984 ns) + CELL(0.206 ns) = 5.143 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.251 ns control_word\[9\]~reg0 5 REG LCFF_X27_Y7_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.251 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 1; REG Node = 'control_word\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector0~1 control_word[9]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.582 ns ( 49.17 % ) " "Info: Total cell delay = 2.582 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 50.83 % ) " "Info: Total interconnect delay = 2.669 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { instruction[2] control_word~27 Selector0~0 Selector0~1 control_word[9]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.251 ns" { instruction[2] {} instruction[2]~combout {} control_word~27 {} Selector0~0 {} Selector0~1 {} control_word[9]~reg0 {} } { 0.000ns 0.000ns 0.990ns 0.695ns 0.984ns 0.000ns } { 0.000ns 1.110ns 0.534ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.738 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 19 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns control_word\[9\]~reg0 3 REG LCFF_X27_Y7_N5 1 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X27_Y7_N5; Fanout = 1; REG Node = 'control_word\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clock~clkctrl control_word[9]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[9]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[9]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { instruction[2] control_word~27 Selector0~0 Selector0~1 control_word[9]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.251 ns" { instruction[2] {} instruction[2]~combout {} control_word~27 {} Selector0~0 {} Selector0~1 {} control_word[9]~reg0 {} } { 0.000ns 0.000ns 0.990ns 0.695ns 0.984ns 0.000ns } { 0.000ns 1.110ns 0.534ns 0.624ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[9]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[9]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock control_word\[6\] control_word\[6\]~reg0 8.741 ns register " "Info: tco from clock \"clock\" to destination pin \"control_word\[6\]\" through register \"control_word\[6\]~reg0\" is 8.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.738 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 19 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns control_word\[6\]~reg0 3 REG LCFF_X26_Y7_N25 1 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 1; REG Node = 'control_word\[6\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clock~clkctrl control_word[6]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[6]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[6]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.699 ns + Longest register pin " "Info: + Longest register to pin delay is 5.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_word\[6\]~reg0 1 REG LCFF_X26_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 1; REG Node = 'control_word\[6\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_word[6]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(3.236 ns) 5.699 ns control_word\[6\] 2 PIN PIN_40 0 " "Info: 2: + IC(2.463 ns) + CELL(3.236 ns) = 5.699 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'control_word\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { control_word[6]~reg0 control_word[6] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 56.78 % ) " "Info: Total cell delay = 3.236 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.463 ns ( 43.22 % ) " "Info: Total interconnect delay = 2.463 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { control_word[6]~reg0 control_word[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { control_word[6]~reg0 {} control_word[6] {} } { 0.000ns 2.463ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[6]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[6]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { control_word[6]~reg0 control_word[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { control_word[6]~reg0 {} control_word[6] {} } { 0.000ns 2.463ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clock clock_inv 5.432 ns Longest " "Info: Longest tpd from source pin \"clock\" to destination pin \"clock_inv\" is 5.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(3.056 ns) 5.432 ns clock_inv 2 PIN PIN_8 0 " "Info: 2: + IC(1.276 ns) + CELL(3.056 ns) = 5.432 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'clock_inv'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { clock clock_inv } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.156 ns ( 76.51 % ) " "Info: Total cell delay = 4.156 ns ( 76.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 23.49 % ) " "Info: Total interconnect delay = 1.276 ns ( 23.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.432 ns" { clock clock_inv } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.432 ns" { clock {} clock~combout {} clock_inv {} } { 0.000ns 0.000ns 1.276ns } { 0.000ns 1.100ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control_word\[0\]~reg0 instruction\[2\] clock 0.280 ns register " "Info: th for register \"control_word\[0\]~reg0\" (data pin = \"instruction\[2\]\", clock pin = \"clock\") is 0.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.738 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clock 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clock~clkctrl 2 COMB CLKCTRL_G2 19 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns control_word\[0\]~reg0 3 REG LCFF_X26_Y7_N29 1 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 1; REG Node = 'control_word\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clock~clkctrl control_word[0]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.764 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns instruction\[2\] 1 PIN PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; PIN Node = 'instruction\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.624 ns) 2.656 ns control_word~19 2 COMB LCCOMB_X26_Y7_N28 2 " "Info: 2: + IC(0.922 ns) + CELL(0.624 ns) = 2.656 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 2; COMB Node = 'control_word~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { instruction[2] control_word~19 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.764 ns control_word\[0\]~reg0 3 REG LCFF_X26_Y7_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.764 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 1; REG Node = 'control_word\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control_word~19 control_word[0]~reg0 } "NODE_NAME" } } { "SAP_1.v" "" { Text "D:/Documents/BUET/My Files/Microprocessor/SAP-1/SAP_1.v" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 66.64 % ) " "Info: Total cell delay = 1.842 ns ( 66.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 33.36 % ) " "Info: Total interconnect delay = 0.922 ns ( 33.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { instruction[2] control_word~19 control_word[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { instruction[2] {} instruction[2]~combout {} control_word~19 {} control_word[0]~reg0 {} } { 0.000ns 0.000ns 0.922ns 0.000ns } { 0.000ns 1.110ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock clock~clkctrl control_word[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { clock {} clock~combout {} clock~clkctrl {} control_word[0]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { instruction[2] control_word~19 control_word[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.764 ns" { instruction[2] {} instruction[2]~combout {} control_word~19 {} control_word[0]~reg0 {} } { 0.000ns 0.000ns 0.922ns 0.000ns } { 0.000ns 1.110ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 16:43:50 2021 " "Info: Processing ended: Mon Mar 15 16:43:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
