# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../LAB01/LAB01.srcs/sources_1/new/global_pkg.vhd" \
"../../../../project_1.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../project_1.srcs/sim_1/new/RegisterFileTB.vhd" \

# Do not sort compile order
nosort
