// Seed: 1486439765
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0({1, 1 | 1}),
      .id_1(1'd0),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(!((1))),
      .id_8(1),
      .id_9(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_4) begin
    id_1 <= id_4 + id_3;
    id_1 <= 1;
  end
  supply0 id_5 = 1;
  wire id_6;
  module_0(
      id_3, id_6, id_2
  );
endmodule
