WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 26 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 52 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 10019367 heartbeat IPC: 1.992 cumulative IPC: 1.327 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 20810197 heartbeat IPC: 0.9267 cumulative IPC: 1.03 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 30718417 heartbeat IPC: 1.009 cumulative IPC: 1.022 (Simulation time: 00 hr 03 min 40 sec)
Simulation finished CPU 0 instructions: 25000003 cycles: 24468330 cumulative IPC: 1.022 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 25000003 cycles: 24468330 cumulative IPC: 1.022 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-202B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.022 instructions: 25000003 cycles: 24468330
CPU 0 Branch Prediction Accuracy: 95.19% MPKI: 13.3 Average ROB Occupancy at Mispredict: 44.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     674109 HIT:     266094 MISS:     408015
LLC LOAD         ACCESS:      84560 HIT:      36428 MISS:      48132
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:     589519 HIT:     229666 MISS:     359853
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         30 HIT:          0 MISS:         30
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 349.3 cycles
cpu0_DTLB TOTAL        ACCESS:    5681049 HIT:    5634531 MISS:      46518
cpu0_DTLB LOAD         ACCESS:    5681049 HIT:    5634531 MISS:      46518
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0.9577 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   12110358 HIT:    9355393 MISS:    2754965
cpu0_L1D LOAD         ACCESS:    6742796 HIT:    5102620 MISS:    1640176
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    4923828 HIT:    3809070 MISS:    1114758
cpu0_L1D WRITE        ACCESS:     443625 HIT:     443625 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:        109 HIT:         78 MISS:         31
cpu0_L1D PREFETCH REQUESTED:    6743199 ISSUED:    4923820 USEFUL:     114155 USELESS:      51338
cpu0_L1D AVERAGE MISS LATENCY: 15.37 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1624418 HIT:     704068 MISS:     920350
cpu0_L2C LOAD         ACCESS:     514233 HIT:     353025 MISS:     161208
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:    1110154 HIT:     351042 MISS:     759112
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31 HIT:          1 MISS:         30
cpu0_L2C PREFETCH REQUESTED:     944578 ISSUED:     944578 USEFUL:     470960 USELESS:       7503
cpu0_L2C AVERAGE MISS LATENCY: 147 cycles
cpu0_STLB TOTAL        ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB LOAD         ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 293.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     388451
  ROW_BUFFER_MISS:      18994
 AVG DBUS CONGESTED CYCLE: 3.911
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
