library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity ALUOUT is
port(
	clk : in std_logic;
	ao : in std_logic_vector(15 downto 0);
	aout : out std_logic_vector(15 downto 0)
);
end ALUOUT;

architecture arc_ALUOUT of ALUOUT is
begin
	process ( )
end arc_ALUOUT;