

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_15'
================================================================
* Date:           Sat Jun  3 22:30:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8412|  10557|  8412|  10557|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+------+------+------+------+---------+
        |                           |                |   Latency   |   Interval  | Pipeline|
        |          Instance         |     Module     |  min |  max |  min |  max |   Type  |
        +---------------------------+----------------+------+------+------+------+---------+
        |grp_barrett_reduce_fu_153  |barrett_reduce  |  5050|  7195|  5050|  7195|   none  |
        +---------------------------+----------------+------+------+------+------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    64|    64|         1|          -|          -|    64|    no    |
        |- Loop 2     |  3168|  3168|        99|          -|          -|    32|    no    |
        | + Loop 2.1  |    96|    96|         3|          -|          -|    32|    no    |
        |- Loop 3     |   126|   126|         2|          -|          -|    63|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        5|      6|     400|    1343|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     214|    -|
|Register         |        -|      -|     142|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        7|      9|     542|    1745|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+----------------+---------+-------+-----+------+
    |grp_barrett_reduce_fu_153  |barrett_reduce  |        5|      6|  400|  1343|
    +---------------------------+----------------+---------+-------+-----+------+
    |Total                      |                |        5|      6|  400|  1343|
    +---------------------------+----------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255Zio  |        2|  0|   0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_786_fu_221_p2    |     *    |      3|  0|  20|          32|          32|
    |i_53_fu_170_p2       |     +    |      0|  0|  15|           7|           1|
    |i_54_fu_187_p2       |     +    |      0|  0|  15|           6|           1|
    |i_55_fu_242_p2       |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_204_p2        |     +    |      0|  0|  15|           6|           1|
    |t_d1                 |     +    |      0|  0|  39|          32|          32|
    |tmp_787_fu_215_p2    |     +    |      0|  0|  15|           6|           6|
    |tmp_789_fu_230_p2    |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_198_p2  |   icmp   |      0|  0|   4|           6|           7|
    |exitcond2_fu_181_p2  |   icmp   |      0|  0|   4|           6|           7|
    |exitcond3_fu_164_p2  |   icmp   |      0|  0|   4|           7|           8|
    |exitcond_fu_236_p2   |   icmp   |      0|  0|   3|           6|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 188|         152|         130|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  50|         11|    1|         11|
    |i_1_reg_119   |   9|          2|    6|         12|
    |i_2_reg_142   |   9|          2|    6|         12|
    |i_reg_108     |   9|          2|    7|         14|
    |j_reg_131     |   9|          2|    6|         12|
    |r_v_address0  |  15|          3|    5|         15|
    |r_v_ce0       |  15|          3|    1|          3|
    |r_v_we0       |   9|          2|    1|          2|
    |t_address0    |  38|          7|    6|         42|
    |t_address1    |  15|          3|    6|         18|
    |t_ce0         |  15|          3|    1|          3|
    |t_d0          |  21|          4|   32|        128|
    +--------------+----+-----------+-----+-----------+
    |Total         | 214|         44|   78|        272|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_reg_grp_barrett_reduce_fu_153_ap_start  |   1|   0|    1|          0|
    |i_1_reg_119                                |   6|   0|    6|          0|
    |i_2_reg_142                                |   6|   0|    6|          0|
    |i_54_reg_299                               |   6|   0|    6|          0|
    |i_55_reg_345                               |   6|   0|    6|          0|
    |i_reg_108                                  |   7|   0|    7|          0|
    |j_1_reg_317                                |   6|   0|    6|          0|
    |j_reg_131                                  |   6|   0|    6|          0|
    |r_v_load_reg_309                           |  32|   0|   32|          0|
    |t_addr_2_reg_350                           |   6|   0|    6|          0|
    |t_addr_3_reg_355                           |   6|   0|    6|          0|
    |t_addr_4_reg_337                           |   6|   0|    6|          0|
    |tmp_786_reg_332                            |  32|   0|   32|          0|
    |tmp_787_reg_327                            |   6|   0|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 142|   0|  142|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------+-----+-----+------------+-------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.15 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v           |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v           |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v           |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v           |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v           |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v           |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v           |     array    |
+--------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	8  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
	3  / (exitcond1)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond)
	10  / (exitcond)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.24ns
ST_1: t (5)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:186
:0  %t = alloca [64 x i32], align 16

ST_1: StgValue_12 (6)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:187
:1  br label %1


 <State 2>: 1.24ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_53, %2 ]

ST_2: exitcond3 (9)  [1/1] 0.56ns  loc: ed25519_ref/src/sc25519.c:187
:1  %exitcond3 = icmp eq i7 %i, -64

ST_2: empty (10)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_2: i_53 (11)  [1/1] 1.10ns  loc: ed25519_ref/src/sc25519.c:187
:3  %i_53 = add i7 %i, 1

ST_2: StgValue_17 (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

ST_2: tmp (14)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:0  %tmp = zext i7 %i to i64

ST_2: t_addr (15)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:1  %t_addr = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp

ST_2: StgValue_20 (16)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:187
:2  store i32 0, i32* %t_addr, align 4

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:187
:3  br label %1

ST_2: StgValue_22 (19)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5.preheader:0  br label %.preheader5


 <State 3>: 1.24ns
ST_3: i_1 (21)  [1/1] 0.00ns
.preheader5:0  %i_1 = phi i6 [ %i_54, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

ST_3: exitcond2 (22)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:1  %exitcond2 = icmp eq i6 %i_1, -32

ST_3: empty_68 (23)  [1/1] 0.00ns
.preheader5:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: i_54 (24)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:3  %i_54 = add i6 %i_1, 1

ST_3: StgValue_27 (25)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:189
.preheader5:4  br i1 %exitcond2, label %.preheader.preheader, label %.preheader4.preheader

ST_3: tmp_s (27)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:0  %tmp_s = zext i6 %i_1 to i64

ST_3: r_v_addr (28)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

ST_3: r_v_load (29)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

ST_3: StgValue_31 (52)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:194
.preheader.preheader:0  br label %.preheader


 <State 4>: 1.24ns
ST_4: r_v_load (29)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
.preheader4.preheader:2  %r_v_load = load i32* %r_v_addr, align 4

ST_4: StgValue_33 (30)  [1/1] 0.66ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4.preheader:3  br label %.preheader4


 <State 5>: 1.24ns
ST_5: j (32)  [1/1] 0.00ns
.preheader4:0  %j = phi i6 [ %j_1, %3 ], [ 0, %.preheader4.preheader ]

ST_5: exitcond1 (33)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:1  %exitcond1 = icmp eq i6 %j, -32

ST_5: empty_69 (34)  [1/1] 0.00ns
.preheader4:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_5: j_1 (35)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:3  %j_1 = add i6 %j, 1

ST_5: StgValue_38 (36)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:190
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %3

ST_5: tmp_785 (38)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:0  %tmp_785 = zext i6 %j to i64

ST_5: y_v_addr (39)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:1  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_785

ST_5: y_v_load (40)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_5: tmp_787 (42)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:191
:4  %tmp_787 = add i6 %i_1, %j

ST_5: StgValue_43 (50)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 6>: 6.69ns
ST_6: y_v_load (40)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:2  %y_v_load = load i32* %y_v_addr, align 4

ST_6: tmp_786 (41)  [1/1] 5.45ns  loc: ed25519_ref/src/sc25519.c:191
:3  %tmp_786 = mul i32 %r_v_load, %y_v_load

ST_6: tmp_788 (43)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:5  %tmp_788 = zext i6 %tmp_787 to i64

ST_6: t_addr_4 (44)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:191
:6  %t_addr_4 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_788

ST_6: t_load_2 (45)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:7  %t_load_2 = load i32* %t_addr_4, align 4


 <State 7>: 3.82ns
ST_7: t_load_2 (45)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:7  %t_load_2 = load i32* %t_addr_4, align 4

ST_7: tmp_789 (46)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:191
:8  %tmp_789 = add i32 %t_load_2, %tmp_786

ST_7: StgValue_51 (47)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:191
:9  store i32 %tmp_789, i32* %t_addr_4, align 4

ST_7: StgValue_52 (48)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:190
:10  br label %.preheader4


 <State 8>: 2.35ns
ST_8: i_2 (54)  [1/1] 0.00ns
.preheader:0  %i_2 = phi i6 [ %i_55, %4 ], [ 0, %.preheader.preheader ]

ST_8: exitcond (55)  [1/1] 0.71ns  loc: ed25519_ref/src/sc25519.c:194
.preheader:1  %exitcond = icmp eq i6 %i_2, -1

ST_8: empty_70 (56)  [1/1] 0.00ns
.preheader:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

ST_8: i_55 (57)  [1/1] 1.11ns  loc: ed25519_ref/src/sc25519.c:197
.preheader:3  %i_55 = add i6 %i_2, 1

ST_8: StgValue_57 (58)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:194
.preheader:4  br i1 %exitcond, label %5, label %4

ST_8: tmp_782 (60)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:0  %tmp_782 = zext i6 %i_2 to i64

ST_8: t_addr_2 (61)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:1  %t_addr_2 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_782

ST_8: t_load (62)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:196
:2  %t_load = load i32* %t_addr_2, align 4

ST_8: tmp_783 (66)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:197
:6  %tmp_783 = zext i6 %i_55 to i64

ST_8: t_addr_3 (67)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:197
:7  %t_addr_3 = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_783

ST_8: t_load_1 (68)  [2/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:8  %t_load_1 = load i32* %t_addr_3, align 4

ST_8: StgValue_64 (75)  [2/2] 0.00ns  loc: ed25519_ref/src/sc25519.c:201
:0  call fastcc void @barrett_reduce([32 x i32]* %r_v, [64 x i32]* %t)


 <State 9>: 3.82ns
ST_9: t_load (62)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:196
:2  %t_load = load i32* %t_addr_2, align 4

ST_9: tmp_790 (63)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:3  %tmp_790 = trunc i32 %t_load to i8

ST_9: carry (64)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:4  %carry = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %t_load, i32 8, i32 31)

ST_9: carry_2 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:196
:5  %carry_2 = zext i24 %carry to i32

ST_9: t_load_1 (68)  [1/2] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:8  %t_load_1 = load i32* %t_addr_3, align 4

ST_9: tmp_784 (69)  [1/1] 1.34ns  loc: ed25519_ref/src/sc25519.c:197
:9  %tmp_784 = add i32 %carry_2, %t_load_1

ST_9: StgValue_71 (70)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:197
:10  store i32 %tmp_784, i32* %t_addr_3, align 4

ST_9: tmp_843_cast (71)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:198
:11  %tmp_843_cast = zext i8 %tmp_790 to i32

ST_9: StgValue_73 (72)  [1/1] 1.24ns  loc: ed25519_ref/src/sc25519.c:198
:12  store i32 %tmp_843_cast, i32* %t_addr_2, align 4

ST_9: StgValue_74 (73)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:194
:13  br label %.preheader


 <State 10>: 0.00ns
ST_10: StgValue_75 (75)  [1/2] 0.00ns  loc: ed25519_ref/src/sc25519.c:201
:0  call fastcc void @barrett_reduce([32 x i32]* %r_v, [64 x i32]* %t)

ST_10: StgValue_76 (76)  [1/1] 0.00ns  loc: ed25519_ref/src/sc25519.c:202
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mu]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ m]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t            (alloca           ) [ 00111111111]
StgValue_12  (br               ) [ 01100000000]
i            (phi              ) [ 00100000000]
exitcond3    (icmp             ) [ 00100000000]
empty        (speclooptripcount) [ 00000000000]
i_53         (add              ) [ 01100000000]
StgValue_17  (br               ) [ 00000000000]
tmp          (zext             ) [ 00000000000]
t_addr       (getelementptr    ) [ 00000000000]
StgValue_20  (store            ) [ 00000000000]
StgValue_21  (br               ) [ 01100000000]
StgValue_22  (br               ) [ 00111111000]
i_1          (phi              ) [ 00011111000]
exitcond2    (icmp             ) [ 00011111000]
empty_68     (speclooptripcount) [ 00000000000]
i_54         (add              ) [ 00111111000]
StgValue_27  (br               ) [ 00000000000]
tmp_s        (zext             ) [ 00000000000]
r_v_addr     (getelementptr    ) [ 00001000000]
StgValue_31  (br               ) [ 00011111110]
r_v_load     (load             ) [ 00000111000]
StgValue_33  (br               ) [ 00011111000]
j            (phi              ) [ 00000100000]
exitcond1    (icmp             ) [ 00011111000]
empty_69     (speclooptripcount) [ 00000000000]
j_1          (add              ) [ 00011111000]
StgValue_38  (br               ) [ 00000000000]
tmp_785      (zext             ) [ 00000000000]
y_v_addr     (getelementptr    ) [ 00000010000]
tmp_787      (add              ) [ 00000010000]
StgValue_43  (br               ) [ 00111111000]
y_v_load     (load             ) [ 00000000000]
tmp_786      (mul              ) [ 00000001000]
tmp_788      (zext             ) [ 00000000000]
t_addr_4     (getelementptr    ) [ 00000001000]
t_load_2     (load             ) [ 00000000000]
tmp_789      (add              ) [ 00000000000]
StgValue_51  (store            ) [ 00000000000]
StgValue_52  (br               ) [ 00011111000]
i_2          (phi              ) [ 00000000100]
exitcond     (icmp             ) [ 00000000110]
empty_70     (speclooptripcount) [ 00000000000]
i_55         (add              ) [ 00010000110]
StgValue_57  (br               ) [ 00000000000]
tmp_782      (zext             ) [ 00000000000]
t_addr_2     (getelementptr    ) [ 00000000010]
tmp_783      (zext             ) [ 00000000000]
t_addr_3     (getelementptr    ) [ 00000000010]
t_load       (load             ) [ 00000000000]
tmp_790      (trunc            ) [ 00000000000]
carry        (partselect       ) [ 00000000000]
carry_2      (zext             ) [ 00000000000]
t_load_1     (load             ) [ 00000000000]
tmp_784      (add              ) [ 00000000000]
StgValue_71  (store            ) [ 00000000000]
tmp_843_cast (zext             ) [ 00000000000]
StgValue_73  (store            ) [ 00000000000]
StgValue_74  (br               ) [ 00010000110]
StgValue_75  (call             ) [ 00000000000]
StgValue_76  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mu">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mu"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="barrett_reduce"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="t_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_20/2 t_load_2/6 StgValue_51/7 t_load/8 t_load_1/8 StgValue_71/9 StgValue_73/9 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_v_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_v_load/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_v_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_v_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_v_load/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="t_addr_4_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="t_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="t_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/8 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="1"/>
<pin id="110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="1"/>
<pin id="121" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_2_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_2_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_barrett_reduce_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="3" bw="8" slack="0"/>
<pin id="158" dir="0" index="4" bw="8" slack="0"/>
<pin id="159" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_64/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_53_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_53/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_54_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_54/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_785_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_785/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_787_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="2"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_787/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_786_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_786/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_788_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_788/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_789_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_789/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_55_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_55/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_782_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_782/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_783_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_783/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_790_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_790/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="carry_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="carry_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="carry_2/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_784_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_784/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_843_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_843_cast/9 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_53_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_53 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_54_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_54 "/>
</bind>
</comp>

<comp id="304" class="1005" name="r_v_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="r_v_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r_v_load "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="y_v_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_v_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_787_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_787 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_786_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_786 "/>
</bind>
</comp>

<comp id="337" class="1005" name="t_addr_4_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_55_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_55 "/>
</bind>
</comp>

<comp id="350" class="1005" name="t_addr_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="1"/>
<pin id="352" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="t_addr_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="84" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="168"><net_src comp="112" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="112" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="112" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="185"><net_src comp="123" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="123" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="123" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="202"><net_src comp="135" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="135" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="135" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="219"><net_src comp="119" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="135" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="79" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="234"><net_src comp="54" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="230" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="240"><net_src comp="146" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="146" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="146" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="256"><net_src comp="242" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="261"><net_src comp="54" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="54" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="262" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="54" pin="5"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="2"/><net_sink comp="54" pin=4"/></net>

<net id="286"><net_src comp="258" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="294"><net_src comp="170" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="302"><net_src comp="187" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="307"><net_src comp="60" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="312"><net_src comp="67" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="320"><net_src comp="204" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="325"><net_src comp="72" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="330"><net_src comp="215" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="335"><net_src comp="221" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="340"><net_src comp="84" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="348"><net_src comp="242" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="353"><net_src comp="91" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="358"><net_src comp="98" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="54" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {8 10 }
	Port: mu | {}
	Port: m | {}
 - Input state : 
	Port: crypto_sign_ed25519_.15 : r_v | {3 4 8 10 }
	Port: crypto_sign_ed25519_.15 : y_v | {5 6 }
	Port: crypto_sign_ed25519_.15 : mu | {8 10 }
	Port: crypto_sign_ed25519_.15 : m | {8 10 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_53 : 1
		StgValue_17 : 2
		tmp : 1
		t_addr : 2
		StgValue_20 : 3
	State 3
		exitcond2 : 1
		i_54 : 1
		StgValue_27 : 2
		tmp_s : 1
		r_v_addr : 2
		r_v_load : 3
	State 4
	State 5
		exitcond1 : 1
		j_1 : 1
		StgValue_38 : 2
		tmp_785 : 1
		y_v_addr : 2
		y_v_load : 3
		tmp_787 : 1
	State 6
		tmp_786 : 1
		t_addr_4 : 1
		t_load_2 : 2
	State 7
		tmp_789 : 1
		StgValue_51 : 2
	State 8
		exitcond : 1
		i_55 : 1
		StgValue_57 : 2
		tmp_782 : 1
		t_addr_2 : 2
		t_load : 3
		tmp_783 : 2
		t_addr_3 : 3
		t_load_1 : 4
	State 9
		tmp_790 : 1
		carry : 1
		carry_2 : 2
		tmp_784 : 3
		StgValue_71 : 4
		tmp_843_cast : 2
		StgValue_73 : 3
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   call   | grp_barrett_reduce_fu_153 |    5    |    6    | 10.9492 |   662   |   1034  |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |        i_53_fu_170        |    0    |    0    |    0    |    0    |    15   |
|          |        i_54_fu_187        |    0    |    0    |    0    |    0    |    15   |
|          |         j_1_fu_204        |    0    |    0    |    0    |    0    |    15   |
|    add   |       tmp_787_fu_215      |    0    |    0    |    0    |    0    |    15   |
|          |       tmp_789_fu_230      |    0    |    0    |    0    |    0    |    39   |
|          |        i_55_fu_242        |    0    |    0    |    0    |    0    |    15   |
|          |       tmp_784_fu_276      |    0    |    0    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|    mul   |       tmp_786_fu_221      |    0    |    3    |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      exitcond3_fu_164     |    0    |    0    |    0    |    0    |    4    |
|   icmp   |      exitcond2_fu_181     |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond1_fu_198     |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond_fu_236      |    0    |    0    |    0    |    0    |    3    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |         tmp_fu_176        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_193       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_785_fu_210      |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_788_fu_226      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_782_fu_248      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_783_fu_253      |    0    |    0    |    0    |    0    |    0    |
|          |       carry_2_fu_272      |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_843_cast_fu_283    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   trunc  |       tmp_790_fu_258      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|partselect|        carry_fu_262       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    5    |    9    | 10.9492 |   662   |   1220  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_1_reg_119  |    6   |
|   i_2_reg_142  |    6   |
|  i_53_reg_291  |    7   |
|  i_54_reg_299  |    6   |
|  i_55_reg_345  |    6   |
|    i_reg_108   |    7   |
|   j_1_reg_317  |    6   |
|    j_reg_131   |    6   |
|r_v_addr_reg_304|    5   |
|r_v_load_reg_309|   32   |
|t_addr_2_reg_350|    6   |
|t_addr_3_reg_355|    6   |
|t_addr_4_reg_337|    6   |
| tmp_786_reg_332|   32   |
| tmp_787_reg_327|    6   |
|y_v_addr_reg_322|    5   |
+----------------+--------+
|      Total     |   148  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   5  |   6  |   30   ||    27   |
| grp_access_fu_54 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_54 |  p3  |   2  |   6  |   12   ||    9    |
| grp_access_fu_67 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
|    i_1_reg_119   |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   170  ||  4.011  ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |    9   |   10   |   662  |  1220  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   78   |
|  Register |    -   |    -   |    -   |   148  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |    9   |   14   |   810  |  1298  |
+-----------+--------+--------+--------+--------+--------+
