#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x189db90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x186e180 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x18c9800 .functor NOT 1, L_0x18caef0, C4<0>, C4<0>, C4<0>;
L_0x18cacf0 .functor XOR 2, L_0x18caa70, L_0x18cac50, C4<00>, C4<00>;
L_0x18cae30 .functor XOR 2, L_0x18cacf0, L_0x18cad60, C4<00>, C4<00>;
v0x18c85c0_0 .net *"_ivl_10", 1 0, L_0x18cad60;  1 drivers
v0x18c86c0_0 .net *"_ivl_12", 1 0, L_0x18cae30;  1 drivers
v0x18c87a0_0 .net *"_ivl_2", 1 0, L_0x18ca9b0;  1 drivers
v0x18c8860_0 .net *"_ivl_4", 1 0, L_0x18caa70;  1 drivers
v0x18c8940_0 .net *"_ivl_6", 1 0, L_0x18cac50;  1 drivers
v0x18c8a20_0 .net *"_ivl_8", 1 0, L_0x18cacf0;  1 drivers
v0x18c8b00_0 .var "clk", 0 0;
v0x18c8ba0_0 .net "p1a", 0 0, v0x18c2740_0;  1 drivers
v0x18c8c40_0 .net "p1b", 0 0, v0x18c2800_0;  1 drivers
v0x18c8d70_0 .net "p1c", 0 0, v0x18c28a0_0;  1 drivers
v0x18c8e10_0 .net "p1d", 0 0, v0x18c2940_0;  1 drivers
v0x18c8eb0_0 .net "p1y_dut", 0 0, L_0x18ca750;  1 drivers
v0x18c8f50_0 .net "p1y_ref", 0 0, L_0x18c99d0;  1 drivers
v0x18c8ff0_0 .net "p2a", 0 0, v0x18c2a30_0;  1 drivers
v0x18c9090_0 .net "p2b", 0 0, v0x18c2b00_0;  1 drivers
v0x18c9130_0 .net "p2c", 0 0, v0x18c2bd0_0;  1 drivers
v0x18c91d0_0 .net "p2d", 0 0, v0x18c2ca0_0;  1 drivers
v0x18c9270_0 .net "p2y_dut", 0 0, L_0x18ca890;  1 drivers
v0x18c9310_0 .net "p2y_ref", 0 0, L_0x18c9b10;  1 drivers
v0x18c93e0_0 .var/2u "stats1", 223 0;
v0x18c9480_0 .var/2u "strobe", 0 0;
v0x18c9520_0 .net "tb_match", 0 0, L_0x18caef0;  1 drivers
v0x18c95c0_0 .net "tb_mismatch", 0 0, L_0x18c9800;  1 drivers
v0x18c9660_0 .net "wavedrom_enable", 0 0, v0x18c2e00_0;  1 drivers
v0x18c9730_0 .net "wavedrom_title", 511 0, v0x18c2ea0_0;  1 drivers
L_0x18ca9b0 .concat [ 1 1 0 0], L_0x18c9b10, L_0x18c99d0;
L_0x18caa70 .concat [ 1 1 0 0], L_0x18c9b10, L_0x18c99d0;
L_0x18cac50 .concat [ 1 1 0 0], L_0x18ca890, L_0x18ca750;
L_0x18cad60 .concat [ 1 1 0 0], L_0x18c9b10, L_0x18c99d0;
L_0x18caef0 .cmp/eeq 2, L_0x18ca9b0, L_0x18cae30;
S_0x1877cf0 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x186e180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x189f250_0 .net *"_ivl_0", 3 0, L_0x18c98d0;  1 drivers
v0x189f2f0_0 .net *"_ivl_4", 3 0, L_0x18c9a70;  1 drivers
v0x18c1270_0 .net "p1a", 0 0, v0x18c2740_0;  alias, 1 drivers
v0x18c1310_0 .net "p1b", 0 0, v0x18c2800_0;  alias, 1 drivers
v0x18c13d0_0 .net "p1c", 0 0, v0x18c28a0_0;  alias, 1 drivers
v0x18c14e0_0 .net "p1d", 0 0, v0x18c2940_0;  alias, 1 drivers
v0x18c15a0_0 .net "p1y", 0 0, L_0x18c99d0;  alias, 1 drivers
v0x18c1660_0 .net "p2a", 0 0, v0x18c2a30_0;  alias, 1 drivers
v0x18c1720_0 .net "p2b", 0 0, v0x18c2b00_0;  alias, 1 drivers
v0x18c17e0_0 .net "p2c", 0 0, v0x18c2bd0_0;  alias, 1 drivers
v0x18c18a0_0 .net "p2d", 0 0, v0x18c2ca0_0;  alias, 1 drivers
v0x18c1960_0 .net "p2y", 0 0, L_0x18c9b10;  alias, 1 drivers
L_0x18c98d0 .concat [ 1 1 1 1], v0x18c2940_0, v0x18c28a0_0, v0x18c2800_0, v0x18c2740_0;
L_0x18c99d0 .reduce/nand L_0x18c98d0;
L_0x18c9a70 .concat [ 1 1 1 1], v0x18c2ca0_0, v0x18c2bd0_0, v0x18c2b00_0, v0x18c2a30_0;
L_0x18c9b10 .reduce/nand L_0x18c9a70;
S_0x18c1b60 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x186e180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x18c2680_0 .net "clk", 0 0, v0x18c8b00_0;  1 drivers
v0x18c2740_0 .var "p1a", 0 0;
v0x18c2800_0 .var "p1b", 0 0;
v0x18c28a0_0 .var "p1c", 0 0;
v0x18c2940_0 .var "p1d", 0 0;
v0x18c2a30_0 .var "p2a", 0 0;
v0x18c2b00_0 .var "p2b", 0 0;
v0x18c2bd0_0 .var "p2c", 0 0;
v0x18c2ca0_0 .var "p2d", 0 0;
v0x18c2e00_0 .var "wavedrom_enable", 0 0;
v0x18c2ea0_0 .var "wavedrom_title", 511 0;
S_0x18c1e80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x18c1b60;
 .timescale -12 -12;
v0x18c20c0_0 .var/2s "count", 31 0;
E_0x187ffe0/0 .event negedge, v0x18c2680_0;
E_0x187ffe0/1 .event posedge, v0x18c2680_0;
E_0x187ffe0 .event/or E_0x187ffe0/0, E_0x187ffe0/1;
E_0x18801b0 .event posedge, v0x18c2680_0;
S_0x18c21c0 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x18c1b60;
 .timescale -12 -12;
v0x18c23c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18c24a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x18c1b60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18c2fc0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x186e180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x18ca750 .functor BUFZ 1, L_0x18ca090, C4<0>, C4<0>, C4<0>;
L_0x18ca890 .functor BUFZ 1, L_0x18ca6c0, C4<0>, C4<0>, C4<0>;
v0x18c74e0_0 .net "nand1_out", 0 0, L_0x18ca090;  1 drivers
v0x18c75f0_0 .net "nand2_out", 0 0, L_0x18ca6c0;  1 drivers
v0x18c7700_0 .net "p1a", 0 0, v0x18c2740_0;  alias, 1 drivers
v0x18c7830_0 .net "p1b", 0 0, v0x18c2800_0;  alias, 1 drivers
v0x18c7960_0 .net "p1c", 0 0, v0x18c28a0_0;  alias, 1 drivers
v0x18c7a90_0 .net "p1d", 0 0, v0x18c2940_0;  alias, 1 drivers
v0x18c7bc0_0 .net "p1y", 0 0, L_0x18ca750;  alias, 1 drivers
v0x18c7c60_0 .net "p2a", 0 0, v0x18c2a30_0;  alias, 1 drivers
v0x18c7d90_0 .net "p2b", 0 0, v0x18c2b00_0;  alias, 1 drivers
v0x18c7f50_0 .net "p2c", 0 0, v0x18c2bd0_0;  alias, 1 drivers
v0x18c8080_0 .net "p2d", 0 0, v0x18c2ca0_0;  alias, 1 drivers
v0x18c81b0_0 .net "p2y", 0 0, L_0x18ca890;  alias, 1 drivers
S_0x18c32d0 .scope module, "nand1" "nand4" 4 17, 4 25 0, S_0x18c2fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x18c4d10_0 .net "a", 0 0, v0x18c2740_0;  alias, 1 drivers
v0x18c4db0_0 .net "b", 0 0, v0x18c2800_0;  alias, 1 drivers
v0x18c4e70_0 .net "c", 0 0, v0x18c28a0_0;  alias, 1 drivers
v0x18c4f10_0 .net "d", 0 0, v0x18c2940_0;  alias, 1 drivers
v0x18c4fb0_0 .net "nand1_out", 0 0, L_0x18c9c50;  1 drivers
v0x18c50f0_0 .net "nand2_out", 0 0, L_0x18c9d30;  1 drivers
v0x18c51e0_0 .net "nand3_out", 0 0, L_0x18c9ee0;  1 drivers
v0x18c5280_0 .net "y", 0 0, L_0x18ca090;  alias, 1 drivers
S_0x18c3590 .scope module, "nand1" "nand2" 4 36, 4 44 0, S_0x18c32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18c9be0 .functor AND 1, v0x18c2740_0, v0x18c2800_0, C4<1>, C4<1>;
L_0x18c9c50 .functor NOT 1, L_0x18c9be0, C4<0>, C4<0>, C4<0>;
v0x18c37b0_0 .net *"_ivl_0", 0 0, L_0x18c9be0;  1 drivers
v0x18c38b0_0 .net "a", 0 0, v0x18c2740_0;  alias, 1 drivers
v0x18c39c0_0 .net "b", 0 0, v0x18c2800_0;  alias, 1 drivers
v0x18c3ab0_0 .net "y", 0 0, L_0x18c9c50;  alias, 1 drivers
S_0x18c3bb0 .scope module, "nand2" "nand2" 4 37, 4 44 0, S_0x18c32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18c9cc0 .functor AND 1, v0x18c28a0_0, v0x18c2940_0, C4<1>, C4<1>;
L_0x18c9d30 .functor NOT 1, L_0x18c9cc0, C4<0>, C4<0>, C4<0>;
v0x18c3d90_0 .net *"_ivl_0", 0 0, L_0x18c9cc0;  1 drivers
v0x18c3e90_0 .net "a", 0 0, v0x18c28a0_0;  alias, 1 drivers
v0x18c3fa0_0 .net "b", 0 0, v0x18c2940_0;  alias, 1 drivers
v0x18c4090_0 .net "y", 0 0, L_0x18c9d30;  alias, 1 drivers
S_0x18c4190 .scope module, "nand3" "nand2" 4 38, 4 44 0, S_0x18c32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18c9dc0 .functor AND 1, L_0x18c9c50, L_0x18c9d30, C4<1>, C4<1>;
L_0x18c9ee0 .functor NOT 1, L_0x18c9dc0, C4<0>, C4<0>, C4<0>;
v0x18c4370_0 .net *"_ivl_0", 0 0, L_0x18c9dc0;  1 drivers
v0x18c4450_0 .net "a", 0 0, L_0x18c9c50;  alias, 1 drivers
v0x18c4510_0 .net "b", 0 0, L_0x18c9d30;  alias, 1 drivers
v0x18c4610_0 .net "y", 0 0, L_0x18c9ee0;  alias, 1 drivers
S_0x18c46d0 .scope module, "nand4" "nand2" 4 41, 4 44 0, S_0x18c32d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18ca000 .functor AND 1, L_0x18c9ee0, L_0x18c9ee0, C4<1>, C4<1>;
L_0x18ca090 .functor NOT 1, L_0x18ca000, C4<0>, C4<0>, C4<0>;
v0x18c4920_0 .net *"_ivl_0", 0 0, L_0x18ca000;  1 drivers
v0x18c4a20_0 .net "a", 0 0, L_0x18c9ee0;  alias, 1 drivers
v0x18c4b10_0 .net "b", 0 0, L_0x18c9ee0;  alias, 1 drivers
v0x18c4c30_0 .net "y", 0 0, L_0x18ca090;  alias, 1 drivers
S_0x18c5360 .scope module, "nand2" "nand4" 4 18, 4 25 0, S_0x18c2fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x18c6e90_0 .net "a", 0 0, v0x18c2a30_0;  alias, 1 drivers
v0x18c6f30_0 .net "b", 0 0, v0x18c2b00_0;  alias, 1 drivers
v0x18c6ff0_0 .net "c", 0 0, v0x18c2bd0_0;  alias, 1 drivers
v0x18c7090_0 .net "d", 0 0, v0x18c2ca0_0;  alias, 1 drivers
v0x18c7130_0 .net "nand1_out", 0 0, L_0x18ca1b0;  1 drivers
v0x18c7270_0 .net "nand2_out", 0 0, L_0x18ca2d0;  1 drivers
v0x18c7360_0 .net "nand3_out", 0 0, L_0x18ca510;  1 drivers
v0x18c7400_0 .net "y", 0 0, L_0x18ca6c0;  alias, 1 drivers
S_0x18c5610 .scope module, "nand1" "nand2" 4 36, 4 44 0, S_0x18c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18ca120 .functor AND 1, v0x18c2a30_0, v0x18c2b00_0, C4<1>, C4<1>;
L_0x18ca1b0 .functor NOT 1, L_0x18ca120, C4<0>, C4<0>, C4<0>;
v0x18c5880_0 .net *"_ivl_0", 0 0, L_0x18ca120;  1 drivers
v0x18c5980_0 .net "a", 0 0, v0x18c2a30_0;  alias, 1 drivers
v0x18c5a90_0 .net "b", 0 0, v0x18c2b00_0;  alias, 1 drivers
v0x18c5b80_0 .net "y", 0 0, L_0x18ca1b0;  alias, 1 drivers
S_0x18c5c80 .scope module, "nand2" "nand2" 4 37, 4 44 0, S_0x18c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18ca240 .functor AND 1, v0x18c2bd0_0, v0x18c2ca0_0, C4<1>, C4<1>;
L_0x18ca2d0 .functor NOT 1, L_0x18ca240, C4<0>, C4<0>, C4<0>;
v0x18c5ed0_0 .net *"_ivl_0", 0 0, L_0x18ca240;  1 drivers
v0x18c5fd0_0 .net "a", 0 0, v0x18c2bd0_0;  alias, 1 drivers
v0x18c60e0_0 .net "b", 0 0, v0x18c2ca0_0;  alias, 1 drivers
v0x18c61d0_0 .net "y", 0 0, L_0x18ca2d0;  alias, 1 drivers
S_0x18c62d0 .scope module, "nand3" "nand2" 4 38, 4 44 0, S_0x18c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18ca360 .functor AND 1, L_0x18ca1b0, L_0x18ca2d0, C4<1>, C4<1>;
L_0x18ca510 .functor NOT 1, L_0x18ca360, C4<0>, C4<0>, C4<0>;
v0x18c6520_0 .net *"_ivl_0", 0 0, L_0x18ca360;  1 drivers
v0x18c6600_0 .net "a", 0 0, L_0x18ca1b0;  alias, 1 drivers
v0x18c66c0_0 .net "b", 0 0, L_0x18ca2d0;  alias, 1 drivers
v0x18c6790_0 .net "y", 0 0, L_0x18ca510;  alias, 1 drivers
S_0x18c6850 .scope module, "nand4" "nand2" 4 41, 4 44 0, S_0x18c5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x18ca630 .functor AND 1, L_0x18ca510, L_0x18ca510, C4<1>, C4<1>;
L_0x18ca6c0 .functor NOT 1, L_0x18ca630, C4<0>, C4<0>, C4<0>;
v0x18c6aa0_0 .net *"_ivl_0", 0 0, L_0x18ca630;  1 drivers
v0x18c6ba0_0 .net "a", 0 0, L_0x18ca510;  alias, 1 drivers
v0x18c6c90_0 .net "b", 0 0, L_0x18ca510;  alias, 1 drivers
v0x18c6db0_0 .net "y", 0 0, L_0x18ca6c0;  alias, 1 drivers
S_0x18c83f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x186e180;
 .timescale -12 -12;
E_0x1880400 .event anyedge, v0x18c9480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c9480_0;
    %nor/r;
    %assign/vec4 v0x18c9480_0, 0;
    %wait E_0x1880400;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18c1b60;
T_3 ;
    %fork t_1, S_0x18c1e80;
    %jmp t_0;
    .scope S_0x18c1e80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18c20c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18c2940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2800_0, 0;
    %assign/vec4 v0x18c2740_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18c2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2b00_0, 0;
    %assign/vec4 v0x18c2a30_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18801b0;
    %load/vec4 v0x18c20c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18c2940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2800_0, 0;
    %assign/vec4 v0x18c2740_0, 0;
    %load/vec4 v0x18c20c0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18c2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2b00_0, 0;
    %assign/vec4 v0x18c2a30_0, 0;
    %load/vec4 v0x18c20c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x18c20c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18c24a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ffe0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x18c2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c28a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c2800_0, 0;
    %assign/vec4 v0x18c2740_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x18c1b60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x186e180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c8b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c9480_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x186e180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c8b00_0;
    %inv;
    %store/vec4 v0x18c8b00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x186e180;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18c2680_0, v0x18c95c0_0, v0x18c8ba0_0, v0x18c8c40_0, v0x18c8d70_0, v0x18c8e10_0, v0x18c8ff0_0, v0x18c9090_0, v0x18c9130_0, v0x18c91d0_0, v0x18c8f50_0, v0x18c8eb0_0, v0x18c9310_0, v0x18c9270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x186e180;
T_7 ;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x186e180;
T_8 ;
    %wait E_0x187ffe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c93e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
    %load/vec4 v0x18c9520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c93e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18c8f50_0;
    %load/vec4 v0x18c8f50_0;
    %load/vec4 v0x18c8eb0_0;
    %xor;
    %load/vec4 v0x18c8f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18c9310_0;
    %load/vec4 v0x18c9310_0;
    %load/vec4 v0x18c9270_0;
    %xor;
    %load/vec4 v0x18c9310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18c93e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c93e0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/7420/7420_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/7420/iter0/response1/top_module.sv";
