// Seed: 3511811711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8 = id_8;
  assign id_6 = 1 - 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_6, id_1, id_3, id_6
  );
  tri id_7;
  assign id_4[1'b0] = 1;
  wor id_8;
  assign id_3 = 1;
  wire id_9;
  tri1 id_10 = 1;
  wire id_11;
  assign id_10 = id_8 && id_7 && 1 < 1'h0;
  wire id_12;
endmodule
