/dts-v1/;

/ {
	model = "MT6797";
	compatible = "mediatek,MT6797";
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;

	chosen {
		bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram initrd=0x44000000,0x4B434E loglevel=8";
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-fb_base_l = "^`P";
		atag,videolfb-islcmfound = <0x1>;
		atag,videolfb-islcm_inited = <0x0>;
		atag,videolfb-fps = <0x1770>;
		atag,videolfb-vramSize = <0x17bb000>;
		atag,videolfb-lcmname = "r63419_wqhd_truly_phantom_2k_cmd_ok";
	};

	mtk-msdc.0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		msdc0@11230000 {
			compatible = "mediatek,mt6797-mmc";
			reg = <0x11230000 0x10000>;
			interrupts = <0x0 0x4f 0x8>;
			clocks = <0x2 0x21>;
			clock-names = "msdc0-clock";
			status = "okay";
			clk_src = [01];
			bus-width = <0x8>;
			max-frequency = <0xbebc200>;
			cap-mmc-highspeed;
			msdc-sys-suspend;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			non-removable;
			pinctl = <0x3>;
			register_setting = <0x4>;
			host_function = [00];
			bootable;
		};

		msdc1@11240000 {
			compatible = "mediatek,mt6797-mmc";
			reg = <0x11240000 0x10000>;
			interrupts = <0x0 0x50 0x8>;
			clocks = <0x2 0x23>;
			clock-names = "msdc1-clock";
			status = "okay";
			clk_src = [02];
			bus-width = <0x4>;
			max-frequency = <0xbebc200>;
			msdc-sys-suspend;
			cap-sd-highspeed;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			sd-uhs-sdr104;
			pinctrl-names = "default", "insert_cfg";
			pinctrl-0 = <0x5>;
			pinctrl-1 = <0x6>;
			pinctl = <0x7>;
			pinctl_sdr104 = <0x8>;
			pinctl_sdr50 = <0x9>;
			pinctl_ddr50 = <0xa>;
			register_setting = <0xb>;
			host_function = [01];
			cd_level = [01];
			cd-gpios = <0xc 0x43 0x0>;
		};
	};

	msdc1_ins@0 {
		compatible = "mediatek,mt6797-sdcard-ins";
		interrupt-parent = <0xd>;
		interrupts = <0x43 0x4>;
		debounce = <0x43 0x3e8>;
		status = "okay";
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
		cpu_suspend = <0x84000001>;
		cpu_off = <0x84000002>;
		cpu_on = <0x84000003>;
		affinity_info = <0x84000004>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x124 0x1>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x125 0x1>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x12e 0x1 0x0 0x12f 0x1>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x52e8f9c0>;
			linux,phandle = <0x10>;
			phandle = <0x10>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x1>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x52e8f9c0>;
			linux,phandle = <0x11>;
			phandle = <0x11>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x2>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x52e8f9c0>;
			linux,phandle = <0x12>;
			phandle = <0x12>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x3>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x52e8f9c0>;
			linux,phandle = <0x13>;
			phandle = <0x13>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x100>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x743aa380>;
			linux,phandle = <0x14>;
			phandle = <0x14>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x101>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x743aa380>;
			linux,phandle = <0x15>;
			phandle = <0x15>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x102>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x743aa380>;
			linux,phandle = <0x16>;
			phandle = <0x16>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x103>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x743aa380>;
			linux,phandle = <0x17>;
			phandle = <0x17>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x200>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x88601c00>;
			linux,phandle = <0x18>;
			phandle = <0x18>;
		};

		cpu@201 {
			device_type = "cpu";
			compatible = "arm,cortex-a72";
			reg = <0x201>;
			enable-method = "psci";
			cpu-idle-states = <0xe 0xe 0xe 0xf 0xf 0xf>;
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <0x88601c00>;
			linux,phandle = <0x19>;
			phandle = <0x19>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core3 {
					cpu = <0x13>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x14>;
				};

				core1 {
					cpu = <0x15>;
				};

				core2 {
					cpu = <0x16>;
				};

				core3 {
					cpu = <0x17>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x18>;
				};

				core1 {
					cpu = <0x19>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpu-sleep-0-0 {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10000>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				linux,phandle = <0xf>;
				phandle = <0xf>;
			};

			cluster-sleep-0 {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010000>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				linux,phandle = <0xe>;
				phandle = <0xe>;
			};
		};
	};

	memory@00000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		spm-dummy-1@40000000 {
			compatible = "mediatek,spm-dummy-1";
			reg = <0x0 0x40000000 0x0 0x1000>;
		};

		reserve-memory-ccci_md1 {
			compatible = "mediatek,reserve-memory-ccci_md1";
			no-map;
			size = <0x0 0xa100000>;
			alignment = <0x0 0x2000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		reserve-memory-ccci_share {
			compatible = "mediatek,reserve-memory-ccci_share";
			no-map;
			size = <0x0 0x600000>;
			alignment = <0x0 0x4000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
		};

		minirdump-reserved-memory@444f0000 {
			compatible = "minirdump-reserve-memory";
			reg = <0x0 0x444f0000 0x0 0x10000>;
		};

		preloader-reserved-memory@44800000 {
			compatible = "mediatek,preloader";
			reg = <0x0 0x44800000 0x0 0x100000>;
		};

		lk-reserved-memory@46000000 {
			compatible = "mediatek,lk";
			reg = <0x0 0x46000000 0x0 0x400000>;
		};

		ram_console-reserved-memory@44400000 {
			compatible = "ram_console-reserve-memory";
			reg = <0x0 0x44400000 0x0 0x10000>;
		};

		pstore-reserved-memory@44410000 {
			compatible = "mediatek,pstore";
			reg = <0x0 0x44410000 0x0 0xe0000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x200000>;
			alignment = <0x0 0x200000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		spm-reserve-memory {
			compatible = "mediatek,spm-reserve-memory";
			no-map;
			size = <0x0 0x16000>;
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
		};

		atf-reserved-memory@44600000 {
			compatible = "mediatek,mt6797-atf-reserved-memory";
			no-map;
			reg = <0x0 0x44600000 0x0 0x10000>;
		};

		atf-ramdump-memory@44610000 {
			compatible = "mediatek,mt6797-atf-ramdump-memory";
			no-map;
			reg = <0x0 0x44610000 0x0 0x30000>;
		};

		cache-dump-memory@44640000 {
			compatible = "mediatek,cache-dump-memory";
			no-map;
			reg = <0x0 0x44640000 0x0 0x30000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x1000000>;
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
		};

		memory-lowpower-reserved-memory {
			compatible = "mediatek,memory-lowpower";
			size = <0x0 0x40000000>;
			alloc-ranges = <0x0 0xe0000000 0x0 0x40000000>;
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x1 0x7 0x8>;
	};

	interrupt-controller@19000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x3>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		#redistributor-regions = <0x1>;
		interrupt-controller;
		reg = <0x0 0x19000000 0x0 0x40000 0x0 0x19200000 0x0 0x200000 0x0 0x10220620 0x0 0x1000 0x0 0x10220690 0x0 0x1000>;
		interrupts = <0x1 0x9 0x4>;
		mediatek,wdt_irq = <0xa9>;
		mediatek,reg_len_pol0 = <0x8>;
		linux,phandle = <0x1>;
		phandle = <0x1>;
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			linux,phandle = <0x56>;
			phandle = <0x56>;
		};
	};

	mt_pmic_regulator {
		compatible = "mediatek,mt_pmic";

		buck_regulators {
			compatible = "mediatek,mt_pmic_buck_regulators";

			buck_vcore {
				regulator-name = "vcore";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
			};

			buck_vgpu {
				regulator-name = "vgpu";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vmodem {
				regulator-name = "vmodem";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vmd1 {
				regulator-name = "vmd1";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vsram_md {
				regulator-name = "vsram_md";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vs1 {
				regulator-name = "vs1";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vs2 {
				regulator-name = "vs2";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vpa {
				regulator-name = "vpa";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};

			buck_vsram_proc {
				regulator-name = "vsram_proc";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-ramp-delay = <0x186a>;
				regulator-enable-ramp-delay = <0xb4>;
				regulator-always-on;
				regulator-boot-on;
			};
		};

		ldo_regulators {
			compatible = "mediatek,mt_pmic_ldo_regulators";

			ldo_va18 {
				regulator-name = "va18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
				linux,phandle = <0x1a>;
				phandle = <0x1a>;
			};

			ldo_vtcxo24 {
				regulator-name = "vtcxo24";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x6e>;
				regulator-boot-on;
				linux,phandle = <0x1b>;
				phandle = <0x1b>;
			};

			ldo_vtcxo28 {
				regulator-name = "vtcxo28";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x6e>;
				linux,phandle = <0x1c>;
				phandle = <0x1c>;
			};

			ldo_vcn28 {
				regulator-name = "vcn28";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x2e>;
				phandle = <0x2e>;
			};

			ldo_vcama {
				regulator-name = "vcama";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x90>;
				phandle = <0x90>;
			};

			ldo_vusb33 {
				regulator-name = "vusb33";
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
			};

			ldo_vsim1 {
				regulator-name = "vsim1";
				regulator-min-microvolt = <0x19f0a0>;
				regulator-max-microvolt = <0x2f4d60>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x1d>;
				phandle = <0x1d>;
			};

			ldo_vsim2 {
				regulator-name = "vsim2";
				regulator-min-microvolt = <0x19f0a0>;
				regulator-max-microvolt = <0x2f4d60>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x1e>;
				phandle = <0x1e>;
			};

			ldo_vemc {
				regulator-name = "vemc_3v3";
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x2c>;
				regulator-boot-on;
				linux,phandle = <0x1f>;
				phandle = <0x1f>;
			};

			ldo_vmch {
				regulator-name = "vmch";
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x2c>;
				linux,phandle = <0x20>;
				phandle = <0x20>;
			};

			ldo_vio28 {
				regulator-name = "vio28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
				linux,phandle = <0x22>;
				phandle = <0x22>;
			};

			ldo_vibr {
				regulator-name = "vibr";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x2c>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x23>;
				phandle = <0x23>;
			};

			ldo_vcamd {
				regulator-name = "vcamd";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x127690>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x91>;
				phandle = <0x91>;
			};

			ldo_vrf18 {
				regulator-name = "vrf18";
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x1b9e50>;
				regulator-enable-ramp-delay = <0xdc>;
				linux,phandle = <0x24>;
				phandle = <0x24>;
			};

			ldo_vio18 {
				regulator-name = "vio18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
				linux,phandle = <0x25>;
				phandle = <0x25>;
			};

			ldo_vcn18 {
				regulator-name = "vcn18";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x2c>;
				linux,phandle = <0x2d>;
				phandle = <0x2d>;
			};

			ldo_vcamio {
				regulator-name = "vcamio";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0xdc>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x93>;
				phandle = <0x93>;
			};

			ldo_vsram_proc {
				regulator-name = "vsram_proc";
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x154456>;
				regulator-enable-ramp-delay = <0xdc>;
				regulator-boot-on;
				linux,phandle = <0x26>;
				phandle = <0x26>;
			};

			ldo_vxo22 {
				regulator-name = "vxo22";
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x6e>;
				regulator-boot-on;
				linux,phandle = <0x27>;
				phandle = <0x27>;
			};

			ldo_vrf12 {
				regulator-name = "vrf12";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x124f80>;
				regulator-enable-ramp-delay = <0xdc>;
				linux,phandle = <0x28>;
				phandle = <0x28>;
			};

			ldo_va10 {
				regulator-name = "va10";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-boot-on;
			};

			ldo_vdram {
				regulator-name = "vdram";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x127690>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x29>;
				phandle = <0x29>;
			};

			ldo_vmipi {
				regulator-name = "vmipi";
				regulator-min-microvolt = <0xdbba0>;
				regulator-max-microvolt = <0x1b7740>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x2a>;
				phandle = <0x2a>;
			};

			ldo_vgp3 {
				regulator-name = "vgp3";
				regulator-min-microvolt = <0xf4240>;
				regulator-max-microvolt = <0x1b9e50>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x0>;
				status = "okay";
				linux,phandle = <0x31>;
				phandle = <0x31>;
			};

			ldo_vbif28 {
				regulator-name = "vbif28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x2b>;
				phandle = <0x2b>;
			};

			ldo_vefuse {
				regulator-name = "vefuse";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x2191c0>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x2c>;
				phandle = <0x2c>;
			};

			ldo_vcn33_bt {
				regulator-name = "vcn33_bt";
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x36ee80>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x2f>;
				phandle = <0x2f>;
			};

			ldo_vcn33_wifi {
				regulator-name = "vcn33_wifi";
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x36ee80>;
				regulator-enable-ramp-delay = <0x108>;
				linux,phandle = <0x30>;
				phandle = <0x30>;
			};

			ldo_vldo28 {
				regulator-name = "vldo28";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
				regulator-default-on = <0x1>;
				status = "okay";
				linux,phandle = <0x92>;
				phandle = <0x92>;
			};

			ldo_vmc {
				regulator-name = "vmc";
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-enable-ramp-delay = <0x2c>;
				linux,phandle = <0x21>;
				phandle = <0x21>;
			};

			ldo_vldo28_0 {
				regulator-name = "vldo28_0";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
			};

			ldo_vldo28_1 {
				regulator-name = "vldo28_1";
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				regulator-enable-ramp-delay = <0x108>;
			};
		};

		regulators_supply {
			compatible = "mediatek,mt_pmic_regulator_supply";
			va18-supply = <0x1a>;
			vtcxo24-supply = <0x1b>;
			vtcxo28-supply = <0x1c>;
			vsim1-supply = <0x1d>;
			vsim2-supply = <0x1e>;
			vemc-supply = <0x1f>;
			vmch-supply = <0x20>;
			vmc-supply = <0x21>;
			vio28-supply = <0x22>;
			vibr-supply = <0x23>;
			vrf18-supply = <0x24>;
			vio18-supply = <0x25>;
			vsram_proc-supply = <0x26>;
			vxo22-supply = <0x27>;
			vrf12-supply = <0x28>;
			vdram-supply = <0x29>;
			vmipi-supply = <0x2a>;
			vbif28-supply = <0x2b>;
			vefuse-supply = <0x2c>;
			vcn18-supply = <0x2d>;
			vcn28-supply = <0x2e>;
			vcn33_bt-supply = <0x2f>;
			vcn33_wifi-supply = <0x30>;
			mhl_12v-supply = <0x31>;
		};
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		chipid@08000000 {
			compatible = "mediatek,chipid";
			reg = <0x8000000 0x4 0x8000004 0x4 0x8000008 0x4 0x800000c 0x4>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0x10000000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x54>;
			phandle = <0x54>;
		};

		power_gs@10000000 {
			compatible = "mediatek,mt6797-power_gs";
			reg = <0x10000000 0x11001 0x12000000 0x8001011>;
		};

		usb2jtag@10001000 {
			compatible = "mediatek,usb2jtag_v1";
			reg = <0x10001000 0x1000 0x11290000 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0x10001000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x2>;
			phandle = <0x2>;
		};

		scpsys@10001000 {
			compatible = "mediatek,mt6797-scpsys";
			reg = <0x10001000 0x1000 0x10006000 0x1000 0x10201000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x33>;
			phandle = <0x33>;
		};

		btcvsd@10001000 {
			compatible = "mediatek,audio_bt_cvsd";
			offset = <0xf00 0x800 0xfd0 0xfd4 0xfd8>;
			reg = <0x10001000 0x1000 0x18000000 0x10000 0x18080000 0x8000>;
			interrupts = <0x0 0x11e 0x8>;
		};

		mt_soc_btcvsd_rx_pcm@10001000 {
			compatible = "mediatek,mt_soc_btcvsd_rx_pcm";
		};

		mt_soc_btcvsd_tx_pcm@10001000 {
			compatible = "mediatek,mt_soc_btcvsd_tx_pcm";
		};

		iocfg_l@10002000 {
			compatible = "mediatek,iocfg_l";
			reg = <0x10002000 0x400>;
		};

		iocfg_b@10002400 {
			compatible = "mediatek,iocfg_b";
			reg = <0x10002400 0x400>;
		};

		iocfg_r@10002800 {
			compatible = "mediatek,iocfg_r";
			reg = <0x10002800 0x400>;
		};

		iocfg_t@10002c00 {
			compatible = "mediatek,iocfg_t";
			reg = <0x10002c00 0x400>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0x10003000 0x1000>;
		};

		dramc_conf@10004000 {
			compatible = "mediatek,dramc";
			reg = <0x10004000 0x1000>;
		};

		gpio {
			compatible = "mediatek,gpio_usage_mapping";
			GPIO_SIM1_SCLK = <0x7e>;
			GPIO_SIM1_SRST = <0x7f>;
			GPIO_SIM1_SIO = <0x80>;
			GPIO_SIM2_SCLK = <0x9b>;
			GPIO_SIM2_SRST = <0x9c>;
			GPIO_SIM2_SIO = <0x9d>;
			GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <0xc2>;
			GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <0xc3>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0x10005000 0x1000>;
		};

		syscfg_pctl_a@10005000 {
			compatible = "mediatek,mt6797-pctl-a-syscfg", "syscon";
			reg = <0x10005000 0x1000>;
			linux,phandle = <0x32>;
			phandle = <0x32>;
		};

		pinctrl@10005000 {
			compatible = "mediatek,mt6797-pinctrl";
			reg = <0x10005000 0x1000>;
			mediatek,pctl-regmap = <0x32>;
			pins-are-numbered;
			gpio-controller;
			#gpio-cells = <0x2>;
			linux,phandle = <0xc>;
			phandle = <0xc>;

			alspspincfg {
				linux,phandle = <0xc7>;
				phandle = <0xc7>;

				pins_cmd_dat {
					pins = <0x5801>;
					slew-rate = <0x0>;
					bias-pull-up = <0x0>;
				};
			};

			alspsdefaultcfg {
				linux,phandle = <0xc6>;
				phandle = <0xc6>;
			};

			gyropincfg {
				linux,phandle = <0xc9>;
				phandle = <0xc9>;

				pins_cmd_dat {
					pins = <0x3f00>;
					slew-rate = <0x0>;
					bias-pull-down = <0x0>;
				};
			};

			gyrodefaultcfg {
				linux,phandle = <0xc8>;
				phandle = <0xc8>;
			};

			uart0gpiodefault {
				linux,phandle = <0x3d>;
				phandle = <0x3d>;
			};

			uart0_rx_set@gpio97 {
				linux,phandle = <0x3e>;
				phandle = <0x3e>;

				pins_cmd_dat {
					pins = <0x6101>;
				};
			};

			uart0_rx_clear@gpio97 {
				linux,phandle = <0x3f>;
				phandle = <0x3f>;

				pins_cmd_dat {
					pins = <0x6100>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			uart0_tx_set@gpio98 {
				linux,phandle = <0x40>;
				phandle = <0x40>;

				pins_cmd_dat {
					pins = <0x6201>;
				};
			};

			uart0_tx_clear@gpio98 {
				linux,phandle = <0x41>;
				phandle = <0x41>;

				pins_cmd_dat {
					pins = <0x6200>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			uart1gpiodefault {
				linux,phandle = <0x42>;
				phandle = <0x42>;
			};

			uart1_rx_set@gpio232 {
				linux,phandle = <0x43>;
				phandle = <0x43>;

				pins_cmd_dat {
					pins = <0xe801>;
				};
			};

			uart1_rx_clear@gpio232 {
				linux,phandle = <0x44>;
				phandle = <0x44>;

				pins_cmd_dat {
					pins = <0xe800>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			uart1_tx_set@gpio233 {
				linux,phandle = <0x45>;
				phandle = <0x45>;

				pins_cmd_dat {
					pins = <0xe901>;
				};
			};

			uart1_tx_clear@gpio233 {
				linux,phandle = <0x46>;
				phandle = <0x46>;

				pins_cmd_dat {
					pins = <0xe900>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			default {
				linux,phandle = <0x34>;
				phandle = <0x34>;
			};

			state_ven_high {
				linux,phandle = <0xba>;
				phandle = <0xba>;

				pins_cmd_dat {
					pins = <0x3c00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_ven_low {
				linux,phandle = <0xbb>;
				phandle = <0xbb>;

				pins_cmd_dat {
					pins = <0x3c00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			state_rst_high {
				linux,phandle = <0xbc>;
				phandle = <0xbc>;

				pins_cmd_dat {
					pins = <0x3b00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_rst_low {
				linux,phandle = <0xbd>;
				phandle = <0xbd>;

				pins_cmd_dat {
					pins = <0x3b00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			state_eint_high {
				linux,phandle = <0xbe>;
				phandle = <0xbe>;

				pins_cmd_dat {
					pins = <0x3900>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_eint_low {
				linux,phandle = <0xbf>;
				phandle = <0xbf>;

				pins_cmd_dat {
					pins = <0x3900>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			state_irq_init {
				linux,phandle = <0xc0>;
				phandle = <0xc0>;

				pins_cmd_dat {
					pins = <0x3a00>;
					slew-rate = <0x0>;
					bias-pull-down = <0x0>;
				};
			};

			state_osc_init {
				linux,phandle = <0xc1>;
				phandle = <0xc1>;

				pins_cmd_dat {
					pins = <0x6400>;
					slew-rate = <0x1>;
					bias-pull-down = <0x0>;
				};
			};

			state_cs_low {
				linux,phandle = <0xc2>;
				phandle = <0xc2>;

				pins_cmd_dat {
					pins = <0xf500>;
					slew-rate = <0x1>;
					output-low;
					input-disable;
				};
			};

			state_mo_low {
				linux,phandle = <0xc3>;
				phandle = <0xc3>;

				pins_cmd_dat {
					pins = <0xf400>;
					slew-rate = <0x1>;
					output-low;
					input-disable;
				};
			};

			state_mi_low {
				linux,phandle = <0xc4>;
				phandle = <0xc4>;

				pins_cmd_dat {
					pins = <0xf300>;
					slew-rate = <0x1>;
					output-low;
					input-disable;
				};
			};

			state_sck_low {
				linux,phandle = <0xc5>;
				phandle = <0xc5>;

				pins_cmd_dat {
					pins = <0xf200>;
					slew-rate = <0x1>;
					output-low;
					input-disable;
				};
			};

			eint0default {
				linux,phandle = <0xae>;
				phandle = <0xae>;
			};

			eint@0 {
				linux,phandle = <0xaf>;
				phandle = <0xaf>;

				pins_cmd_dat {
					pins = <0x4401>;
					slew-rate = <0x0>;
					bias-disable;
				};
			};

			eintoutput0 {
				linux,phandle = <0xb0>;
				phandle = <0xb0>;

				pins_cmd_dat {
					pins = <0x4400>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			eintoutput1 {
				linux,phandle = <0xb1>;
				phandle = <0xb1>;

				pins_cmd_dat {
					pins = <0x4400>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			rstoutput0 {
				linux,phandle = <0xb2>;
				phandle = <0xb2>;

				pins_cmd_dat {
					pins = <0x6c00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			rstoutput1 {
				linux,phandle = <0xb3>;
				phandle = <0xb3>;

				pins_cmd_dat {
					pins = <0x6c00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			poweroutput0 {
				linux,phandle = <0xb4>;
				phandle = <0xb4>;

				pins_cmd_dat {
					pins = <0x8700>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			poweroutput1 {
				linux,phandle = <0xb5>;
				phandle = <0xb5>;

				pins_cmd_dat {
					pins = <0x8700>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			accdetdefault {
				linux,phandle = <0xb6>;
				phandle = <0xb6>;
			};

			accdeteint@0 {
				linux,phandle = <0xb7>;
				phandle = <0xb7>;

				pins_cmd_dat {
					pins = <0x5c01>;
					slew-rate = <0x0>;
					bias-disable;
				};
			};

			mmc1_ins_default {
				linux,phandle = <0x5>;
				phandle = <0x5>;
			};

			mmc1_ins_cfg {
				linux,phandle = <0x6>;
				phandle = <0x6>;

				pins_insert {
					pins = <0x4301>;
					input-schmitt-enable = <0x1>;
					slew-rate = <0x0>;
					bias-pull-up = <0x0>;
				};
			};

			aud_clk_mosi_off {
				linux,phandle = <0x57>;
				phandle = <0x57>;

				pins_cmd0_dat {
					pins = <0x9200>;
				};
			};

			aud_clk_mosi_on {
				linux,phandle = <0x58>;
				phandle = <0x58>;

				pins_cmd0_dat {
					pins = <0x9201>;
				};
			};

			aud_pins_smartpa_mode0 {
				linux,phandle = <0x59>;
				phandle = <0x59>;

				pins_cmd0_dat {
					pins = <0x4500>;
				};

				pins_cmd1_dat {
					pins = <0x4600>;
				};

				pins_cmd2_dat {
					pins = <0x4800>;
				};

				pins_cmd3_dat {
					pins = <0x4900>;
				};
			};

			aud_pins_smartpa_mode1 {
				linux,phandle = <0x5a>;
				phandle = <0x5a>;

				pins_cmd0_dat {
					pins = <0x4501>;
				};

				pins_cmd1_dat {
					pins = <0x4601>;
				};

				pins_cmd2_dat {
					pins = <0x4802>;
				};

				pins_cmd3_dat {
					pins = <0x4902>;
				};
			};

			aud_pins_smartpa_mode3 {
				linux,phandle = <0x5b>;
				phandle = <0x5b>;

				pins_cmd0_dat {
					pins = <0x4503>;
				};

				pins_cmd1_dat {
					pins = <0x4603>;
				};

				pins_cmd2_dat {
					pins = <0x4804>;
				};

				pins_cmd3_dat {
					pins = <0x4904>;
				};
			};

			aud_pins_tdm_mode0 {
				linux,phandle = <0x5c>;
				phandle = <0x5c>;

				pins_cmd0_dat {
					pins = <0x8700>;
				};

				pins_cmd1_dat {
					pins = <0x8800>;
				};

				pins_cmd2_dat {
					pins = <0x8a00>;
				};
			};

			aud_pins_tdm_mode1 {
				linux,phandle = <0x5d>;
				phandle = <0x5d>;

				pins_cmd0_dat {
					pins = <0x8701>;
				};

				pins_cmd1_dat {
					pins = <0x8801>;
				};

				pins_cmd2_dat {
					pins = <0x8a01>;
				};
			};

			audhpdepophigh {
				linux,phandle = <0x5e>;
				phandle = <0x5e>;

				pins_cmd_dat {
					pins = <0x6f00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			audhpdepoplow {
				linux,phandle = <0x5f>;
				phandle = <0x5f>;

				pins_cmd_dat {
					pins = <0x6f00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			audhpdepophigh_e2 {
				linux,phandle = <0x6a>;
				phandle = <0x6a>;

				pins_cmd_dat {
					pins = <0x8b00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			audhpdepoplow_e2 {
				linux,phandle = <0x6b>;
				phandle = <0x6b>;

				pins_cmd_dat {
					pins = <0x8b00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			aud_dat_miso_off {
				linux,phandle = <0x60>;
				phandle = <0x60>;

				pins_cmd1_dat {
					pins = <0x9300>;
				};
			};

			aud_dat_miso_on {
				linux,phandle = <0x61>;
				phandle = <0x61>;

				pins_cmd1_dat {
					pins = <0x9301>;
				};
			};

			aud_dat_mosi_off {
				linux,phandle = <0x62>;
				phandle = <0x62>;

				pins_cmd2_dat {
					pins = <0x9400>;
				};
			};

			aud_dat_mosi_on {
				linux,phandle = <0x63>;
				phandle = <0x63>;

				pins_cmd2_dat {
					pins = <0x9401>;
				};
			};

			vow_dat_miso_off {
				linux,phandle = <0x64>;
				phandle = <0x64>;

				pins_cmd1_dat {
					pins = <0x9300>;
				};
			};

			vow_dat_miso_on {
				linux,phandle = <0x65>;
				phandle = <0x65>;

				pins_cmd1_dat {
					pins = <0x9303>;
				};
			};

			vow_clk_miso_off {
				linux,phandle = <0x66>;
				phandle = <0x66>;

				pins_cmd3_dat {
					pins = <0x9500>;
				};
			};

			vow_clk_miso_on {
				linux,phandle = <0x67>;
				phandle = <0x67>;

				pins_cmd3_dat {
					pins = <0x9501>;
				};
			};

			anc_dat_mosi_off {
				linux,phandle = <0x68>;
				phandle = <0x68>;

				pins_cmd4_dat {
					pins = <0x9600>;
				};
			};

			anc_dat_mosi_on {
				linux,phandle = <0x69>;
				phandle = <0x69>;

				pins_cmd4_dat {
					pins = <0x9601>;
				};
			};

			audextamp_high {
				linux,phandle = <0x6c>;
				phandle = <0x6c>;

				pins_cmd_dat {
					pins = <0x4700>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			audextamp_low {
				linux,phandle = <0x6d>;
				phandle = <0x6d>;

				pins_cmd_dat {
					pins = <0x4700>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			mode_te_gpio {
				linux,phandle = <0xa7>;
				phandle = <0xa7>;

				pins_cmd_dat {
					pins = <0xb301>;
				};
			};

			mode_te_te {
				linux,phandle = <0xa8>;
				phandle = <0xa8>;

				pins_cmd_dat {
					pins = <0xb301>;
				};
			};

			lcm_rst_out0_gpio {
				linux,phandle = <0xa9>;
				phandle = <0xa9>;

				pins_cmd_dat {
					pins = <0xb401>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			lcm_rst_out1_gpio {
				linux,phandle = <0xaa>;
				phandle = <0xaa>;

				pins_cmd_dat {
					pins = <0xb401>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			lcd_bias_enp0_gpio {
				linux,phandle = <0xab>;
				phandle = <0xab>;

				pins_cmd_dat {
					pins = <0x4100>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			lcd_bias_enp1_gpio {
				linux,phandle = <0xac>;
				phandle = <0xac>;

				pins_cmd_dat {
					pins = <0x4100>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_lcm_power_output_high {
				linux,phandle = <0x89>;
				phandle = <0x89>;

				pins_cmd_dat {
					pins = <0x8700>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_lcm_power_output_low {
				linux,phandle = <0x8a>;
				phandle = <0x8a>;

				pins_cmd_dat {
					pins = <0x8700>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			state_lcm_reset_output_high {
				linux,phandle = <0x8b>;
				phandle = <0x8b>;

				pins_cmd_dat {
					pins = <0xb401>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			state_lcm_reset_output_low {
				linux,phandle = <0x8c>;
				phandle = <0x8c>;

				pins_cmd_dat {
					pins = <0xb401>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam0@0 {
				linux,phandle = <0x95>;
				phandle = <0x95>;

				pins_cmd_dat {
					pins = <0x2000>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam0@1 {
				linux,phandle = <0x96>;
				phandle = <0x96>;

				pins_cmd_dat {
					pins = <0x2000>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam0@2 {
				linux,phandle = <0x97>;
				phandle = <0x97>;

				pins_cmd_dat {
					pins = <0x1c00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam0@3 {
				linux,phandle = <0x98>;
				phandle = <0x98>;

				pins_cmd_dat {
					pins = <0x1c00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam1@0 {
				linux,phandle = <0x99>;
				phandle = <0x99>;

				pins_cmd_dat {
					pins = <0x2100>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam1@1 {
				linux,phandle = <0x9a>;
				phandle = <0x9a>;

				pins_cmd_dat {
					pins = <0x2100>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam1@2 {
				linux,phandle = <0x9b>;
				phandle = <0x9b>;

				pins_cmd_dat {
					pins = <0x1d00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam1@3 {
				linux,phandle = <0x9c>;
				phandle = <0x9c>;

				pins_cmd_dat {
					pins = <0x1d00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam2@0 {
				linux,phandle = <0x9d>;
				phandle = <0x9d>;

				pins_cmd_dat {
					pins = <0x2300>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam2@1 {
				linux,phandle = <0x9e>;
				phandle = <0x9e>;

				pins_cmd_dat {
					pins = <0x2300>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam2@2 {
				linux,phandle = <0x9f>;
				phandle = <0x9f>;

				pins_cmd_dat {
					pins = <0x2200>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam2@3 {
				linux,phandle = <0xa0>;
				phandle = <0xa0>;

				pins_cmd_dat {
					pins = <0x2200>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam0@vcama0 {
				linux,phandle = <0xa1>;
				phandle = <0xa1>;

				pins_cmd_dat {
					pins = <0xfd00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam1@vcama1 {
				linux,phandle = <0xa2>;
				phandle = <0xa2>;

				pins_cmd_dat {
					pins = <0xfd00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam0@vcamd0 {
				linux,phandle = <0xa3>;
				phandle = <0xa3>;

				pins_cmd_dat {
					pins = <0x6e00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam1@vcamd1 {
				linux,phandle = <0xa4>;
				phandle = <0xa4>;

				pins_cmd_dat {
					pins = <0x6e00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			cam0@vcamd2 {
				linux,phandle = <0xa5>;
				phandle = <0xa5>;

				pins_cmd_dat {
					pins = <0x8c00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			cam1@vcamd3 {
				linux,phandle = <0xa6>;
				phandle = <0xa6>;

				pins_cmd_dat {
					pins = <0x8c00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			camdefault {
				linux,phandle = <0x94>;
				phandle = <0x94>;
			};

			gpslna@0 {
				linux,phandle = <0x8d>;
				phandle = <0x8d>;

				pins_cmd_dat {
					pins = <0x8d00>;
					slew-rate = <0x0>;
					bias-disable;
					output-low;
				};
			};

			gpslna@1 {
				linux,phandle = <0x8e>;
				phandle = <0x8e>;

				pins_cmd_dat {
					pins = <0x8d00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			gpslna@2 {
				linux,phandle = <0x8f>;
				phandle = <0x8f>;

				pins_cmd_dat {
					pins = <0x8d00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			usb_default {
				linux,phandle = <0x6e>;
				phandle = <0x6e>;
			};

			gpio197_redriver_c1_init {
				linux,phandle = <0x73>;
				phandle = <0x73>;

				pins_cmd_dat {
					pins = <0xc500>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio197_redriver_c1_low {
				linux,phandle = <0x74>;
				phandle = <0x74>;

				pins_cmd_dat {
					pins = <0xc500>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio197_redriver_c1_highz {
				linux,phandle = <0x75>;
				phandle = <0x75>;

				pins_cmd_dat {
					pins = <0xc500>;
					slew-rate = <0x0>;
					bias-disable;
				};
			};

			gpio197_redriver_c1_high {
				linux,phandle = <0x76>;
				phandle = <0x76>;

				pins_cmd_dat {
					pins = <0xc500>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			gpio196_redriver_c2_init {
				linux,phandle = <0x77>;
				phandle = <0x77>;

				pins_cmd_dat {
					pins = <0xc400>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio196_redriver_c2_low {
				linux,phandle = <0x78>;
				phandle = <0x78>;

				pins_cmd_dat {
					pins = <0xc400>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio196_redriver_c2_highz {
				linux,phandle = <0x79>;
				phandle = <0x79>;

				pins_cmd_dat {
					pins = <0xc400>;
					slew-rate = <0x0>;
					bias-disable;
				};
			};

			gpio196_redriver_c2_high {
				linux,phandle = <0x7a>;
				phandle = <0x7a>;

				pins_cmd_dat {
					pins = <0xc400>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			gpio251_fusb340_noe_init {
				linux,phandle = <0x7b>;
				phandle = <0x7b>;

				pins_cmd_dat {
					pins = <0xfb00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			gpio251_fusb340_noe_low {
				linux,phandle = <0x7c>;
				phandle = <0x7c>;

				pins_cmd_dat {
					pins = <0xfb00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio251_fusb340_noe_high {
				linux,phandle = <0x7d>;
				phandle = <0x7d>;

				pins_cmd_dat {
					pins = <0xfb00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			gpio252_fusb340_sel_init {
				linux,phandle = <0x7e>;
				phandle = <0x7e>;

				pins_cmd_dat {
					pins = <0xfc00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio252_fusb340_sel_low {
				linux,phandle = <0x7f>;
				phandle = <0x7f>;

				pins_cmd_dat {
					pins = <0xfc00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			gpio252_fusb340_sel_high {
				linux,phandle = <0x80>;
				phandle = <0x80>;

				pins_cmd_dat {
					pins = <0xfc00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			iddig_irq_init {
				linux,phandle = <0x6f>;
				phandle = <0x6f>;

				pins_cmd_dat {
					pins = <0x5d02>;
					slew-rate = <0x0>;
					bias-pull-up = <0x0>;
				};
			};

			drvvbus_init {
				linux,phandle = <0x70>;
				phandle = <0x70>;

				pins_cmd_dat {
					pins = <0x5e00>;
					slew-rate = <0x1>;
					output-high;
					bias-pull-down = <0x0>;
				};
			};

			drvvbus_low {
				linux,phandle = <0x71>;
				phandle = <0x71>;

				pins_cmd_dat {
					pins = <0x5e00>;
					slew-rate = <0x1>;
					output-low;
					bias-pull-down = <0x0>;
				};
			};

			drvvbus_high {
				linux,phandle = <0x72>;
				phandle = <0x72>;

				pins_cmd_dat {
					pins = <0x5e00>;
					slew-rate = <0x1>;
					output-high;
					bias-pull-down = <0x0>;
				};
			};

			hwen_high {
				linux,phandle = <0xb8>;
				phandle = <0xb8>;

				pins_cmd_dat {
					pins = <0x5a00>;
					slew-rate = <0x1>;
					output-high;
				};
			};

			hwen_low {
				linux,phandle = <0xb9>;
				phandle = <0xb9>;

				pins_cmd_dat {
					pins = <0x5a00>;
					slew-rate = <0x1>;
					output-low;
				};
			};

			irtx_gpio_led_def@gpio137 {
				linux,phandle = <0x51>;
				phandle = <0x51>;

				pins_cmd_dat {
					pins = <0x8900>;
					slew-rate = <0x0>;
					input-schmitt-enable = <0x0>;
					bias-pull-down = <0x0>;
				};
			};

			irtx_gpio_led_set@gpio137 {
				linux,phandle = <0x52>;
				phandle = <0x52>;

				pins_cmd_dat {
					pins = <0x8905>;
				};
			};

			lcm_mode_default {
				linux,phandle = <0x81>;
				phandle = <0x81>;

				pins_cmd_dat {
					pins = <0x8700>;
				};
			};

			lcm_mode@0 {
				linux,phandle = <0x82>;
				phandle = <0x82>;

				pins_cmd_dat {
					pins = <0x8700>;
				};
			};

			lcm_mode@1 {
				linux,phandle = <0x83>;
				phandle = <0x83>;

				pins_cmd_dat {
					pins = <0x4101>;
				};
			};

			lcm_mode@2 {
				linux,phandle = <0x84>;
				phandle = <0x84>;

				pins_cmd_dat {
					pins = <0x4102>;
				};
			};

			lcm_mode@3 {
				linux,phandle = <0x85>;
				phandle = <0x85>;

				pins_cmd_dat {
					pins = <0x4103>;
				};
			};

			lcm_mode@4 {
				linux,phandle = <0x86>;
				phandle = <0x86>;

				pins_cmd_dat {
					pins = <0x4104>;
				};
			};

			lcm_mode@5 {
				linux,phandle = <0x87>;
				phandle = <0x87>;

				pins_cmd_dat {
					pins = <0x4105>;
				};
			};

			lcm_mode@7 {
				linux,phandle = <0x88>;
				phandle = <0x88>;

				pins_cmd_dat {
					pins = <0x4107>;
				};
			};

			spi1_gpio_default {
				linux,phandle = <0x48>;
				phandle = <0x48>;
			};

			spi1_cs_set@gpio237 {
				linux,phandle = <0x49>;
				phandle = <0x49>;

				pins_cmd_dat {
					pins = <0xed01>;
					input-enable;
				};
			};

			spi1_cs_clear@gpio237 {
				linux,phandle = <0x4a>;
				phandle = <0x4a>;

				pins_cmd_dat {
					pins = <0xed00>;
					slew-rate = <0x0>;
					input-disable;
					bias-disable;
					input-schmitt-enable;
				};
			};

			spi1_clk_set@gpio234 {
				linux,phandle = <0x4b>;
				phandle = <0x4b>;

				pins_cmd_dat {
					pins = <0xea01>;
					input-enable;
				};
			};

			spi1_clk_clear@gpio234 {
				linux,phandle = <0x4c>;
				phandle = <0x4c>;

				pins_cmd_dat {
					pins = <0xea00>;
					slew-rate = <0x0>;
					input-disable;
					bias-disable;
					input-schmitt-enable;
				};
			};

			spi1_miso_set@gpio235 {
				linux,phandle = <0x4d>;
				phandle = <0x4d>;

				pins_cmd_dat {
					pins = <0xeb01>;
					input-enable;
				};
			};

			spi1_miso_clear@gpio235 {
				linux,phandle = <0x4e>;
				phandle = <0x4e>;

				pins_cmd_dat {
					pins = <0xeb00>;
					slew-rate = <0x0>;
					input-disable;
					bias-disable;
					input-schmitt-enable;
				};
			};

			spi1_mosi_set@gpio236 {
				linux,phandle = <0x4f>;
				phandle = <0x4f>;

				pins_cmd_dat {
					pins = <0xec01>;
					input-enable;
				};
			};

			spi1_mosi_clear@gpio236 {
				linux,phandle = <0x50>;
				phandle = <0x50>;

				pins_cmd_dat {
					pins = <0xec00>;
					slew-rate = <0x0>;
					input-disable;
					bias-disable;
					input-schmitt-enable;
				};
			};

			scp_gpio_off {
				linux,phandle = <0x35>;
				phandle = <0x35>;

				pins_cmd_dat {
					pins = <0x9200>;
				};
			};

			scp_gpio_on {
				linux,phandle = <0x36>;
				phandle = <0x36>;

				pins_cmd_dat {
					pins = <0x9201>;
				};
			};

			da9214_gpio_def@gpio61 {
				linux,phandle = <0xad>;
				phandle = <0xad>;

				pins_cmd_dat {
					pins = <0x3d00>;
					slew-rate = <0x1>;
					bias-disable;
					output-low;
					input-schmitt-enable = <0x0>;
				};
			};
		};

		sleep@10006000 {
			compatible = "mediatek,sleep";
			reg = <0x10006000 0x1000>;
			interrupts = <0x0 0xb4 0x8>;
		};

		toprgu@10007000 {
			compatible = "mediatek,mt6797-toprgu";
			reg = <0x10007000 0x1000>;
			interrupts = <0x0 0x89 0x2>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,mt6797-apxgpt";
			reg = <0x10008000 0x1000>;
			interrupts = <0x0 0xa9 0x8>;
			clock-frequency = <0xc65d40>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
			clock-frequency = <0xc65d40>;
		};

		rsvd@10009000 {
			compatible = "mediatek,rsvd";
			reg = <0x10009000 0x1000>;
		};

		hacc@1000a000 {
			compatible = "mediatek,hacc";
			reg = <0x1000a000 0x1000>;
			interrupts = <0x0 0xc4 0x8>;
		};

		eintc@1000b000 {
			compatible = "mediatek,mt-eic";
			reg = <0x1000b000 0x1000>;
			interrupts = <0x0 0xaa 0x4>;
			#interrupt-cells = <0x2>;
			interrupt-controller;
			mediatek,max_eint_num = <0xc0>;
			mediatek,max_deint_cnt = <0x4>;
			mediatek,deint_possible_irq = <0xce 0xcf 0xd0 0xd1>;
			mediatek,mapping_table_entry = <0xac>;
			mediatek,debtime_setting_entry = <0xa>;
			mediatek,debtime_setting_array = <0x0 0x80 0x1 0x100 0x2 0x200 0x3 0x400 0x4 0x4000 0x5 0x8000 0x6 0x10000 0x7 0x20000 0x8 0x40000 0x9 0x80000>;
			mediatek,mapping_table = <0x1c 0x11 0x1d 0x12 0x1f 0x13 0x20 0x14 0x21 0x15 0x22 0x16 0x23 0x17 0x24 0x18 0x25 0x19 0x26 0x1a 0x27 0x1b 0x28 0x1c 0x29 0x1d 0x2a 0x1e 0x2b 0x1f 0x2c 0x20 0x2d 0x21 0x2e 0x22 0x2f 0x23 0x30 0x24 0x31 0x25 0x32 0x26 0x33 0x27 0x34 0x28 0x35 0x29 0x36 0x2a 0x37 0x2b 0x38 0x2c 0x39 0x2d 0x3a 0x2e 0x3b 0x2f 0x3c 0x30 0x3d 0x0 0x3e 0x1 0x3f 0x2 0x40 0x3 0x41 0x4 0x42 0x5 0x43 0x6 0x44 0x7 0x45 0x31 0x46 0x32 0x47 0x33 0x48 0x34 0x49 0x35 0x4a 0x36 0x4b 0x37 0x4c 0x38 0x4d 0x39 0x4e 0x3a 0x4f 0x3b 0x50 0x3c 0x51 0x3d 0x52 0x3e 0x53 0x3f 0x54 0x40 0x55 0x8 0x56 0x9 0x57 0xa 0x58 0xb 0x59 0xc 0x5a 0xd 0x5b 0xe 0x5c 0xf 0x5d 0x10 0x5e 0x41 0x5f 0x42 0x60 0x43 0x61 0x44 0x62 0x45 0x6a 0x49 0x6b 0x4a 0x6c 0x4b 0x6d 0x4c 0x6e 0x4d 0x6f 0x4e 0x70 0x4f 0x71 0x50 0x7e 0x51 0x7f 0x52 0x80 0x53 0x81 0x54 0x82 0x55 0x83 0x56 0x84 0x57 0x85 0x58 0x86 0x59 0x87 0x5a 0x88 0x5b 0x89 0x5c 0x8a 0x5d 0x8b 0x5e 0x8c 0x5f 0x8d 0x60 0x97 0x61 0x98 0x62 0x99 0x63 0x9a 0x64 0x9b 0x65 0x9c 0x66 0x9d 0x67 0xb3 0x68 0xb4 0x69 0xb5 0x6a 0xb7 0x6b 0xb8 0x6c 0xb9 0x6d 0xba 0x6e 0xbb 0x6f 0xbc 0x70 0xbd 0x71 0xbe 0x72 0xbf 0x73 0xc0 0x74 0xc1 0x75 0xc2 0x76 0xc3 0x77 0xc4 0x78 0xc5 0x79 0xc6 0x7a 0xc7 0x7b 0xc8 0x7c 0xc9 0x7d 0xca 0x7e 0xcb 0x7f 0xcc 0x80 0xcd 0x81 0xce 0x82 0xcf 0x83 0xd0 0x84 0xd1 0x85 0xd2 0x86 0xd3 0x87 0xd4 0x88 0xd5 0x89 0xd6 0x8a 0xd7 0x8b 0xd8 0x8c 0xd9 0x8d 0xda 0x8e 0xdb 0x8f 0xe8 0x90 0xe9 0x91 0xea 0x92 0xeb 0x93 0xec 0x94 0xed 0x95 0xee 0x96 0xef 0x97 0xf0 0x98 0xf1 0x99 0xf2 0x9a 0xf3 0x9b 0xf4 0x9c 0xf5 0x9d 0xf6 0x9e 0xf7 0x9f 0xf8 0xa0 0xf9 0xa1 0xfa 0xa2 0xfb 0xa3 0xfc 0xa4 0xfd 0xa5 0xfe 0xa6 0xff 0xa7 0x100 0xa8 0x101 0xa9 0x102 0xaa 0x103 0xab 0x104 0xac 0x105 0xad 0x106 0xb0>;
			mediatek,builtin_entry = <0x4>;
			mediatek,builtin_mapping = <0x3d 0x2 0xba 0x5d 0x2 0xba 0xb5 0x1 0xba 0x6b 0x2 0xba>;
			linux,phandle = <0xd>;
			phandle = <0xd>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0x1000c000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x55>;
			phandle = <0x55>;
		};

		fhctl@1000cf00 {
			compatible = "mediatek,fhctl";
			reg = <0x1000cf00 0x100>;
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			reg = <0x1000d000 0x1000>;
			interrupts = <0x0 0xb2 0x4>;

			mt6351 {
				compatible = "mediatek,mt6351-pmic";
				interrupt-parent = <0xd>;
				interrupts = <0x106 0x4>;
				debounce = <0x106 0x3e8>;
				interrupt-controller;
			};
		};

		devapc_ao@1000e000 {
			compatible = "mediatek,devapc_ao";
			reg = <0x1000e000 0x1000>;
		};

		ddrphy@1000f000 {
			compatible = "mediatek,ddrphy";
			reg = <0x1000f000 0x1000>;
		};

		keypad@10010000 {
			compatible = "mediatek,mt6797-keypad";
			reg = <0x10010000 0x1000>;
			interrupts = <0x0 0xb3 0x2>;
			mediatek,kpd-key-debounce = <0x400>;
			mediatek,kpd-sw-pwrkey = <0x74>;
			mediatek,kpd-hw-pwrkey = <0x8>;
			mediatek,kpd-sw-rstkey = <0x66>;
			mediatek,kpd-hw-rstkey = <0x11>;
			mediatek,kpd-use-extend-type = <0x0>;
			mediatek,kpd-hw-map-num = <0x48>;
			mediatek,kpd-hw-init-map = <0x73 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,kpd-pwrkey-eint-gpio = <0x0>;
			mediatek,kpd-pwkey-gpio-din = <0x0>;
			mediatek,kpd-hw-dl-key0 = <0x0>;
			mediatek,kpd-hw-dl-key1 = <0x9>;
			mediatek,kpd-hw-dl-key2 = <0x8>;
			mediatek,kpd-hw-recovery-key = <0x0>;
			mediatek,kpd-hw-factory-key = <0x9>;
			status = "okay";
		};

		bat_metter {
			compatible = "mediatek,bat_meter";
			stop_charging_in_takling = <0x1>;
			talking_recharge_voltage = <0xed8>;
			talking_sync_time = <0x3c>;
			mtk_temperature_recharge_support = <0x1>;
			max_charge_temperature = <0x32>;
			max_charge_temperature_minus_x_degree = <0x2f>;
			min_charge_temperature = <0x0>;
			min_charge_temperature_plus_x_degree = <0x6>;
			err_charge_temperature = <0xff>;
			v_pre2cc_thres = <0xd48>;
			v_cc2topoff_thres = <0x10cc>;
			recharging_voltage = <0x10d6>;
			charging_full_current = <0x64>;
			config_usb_if = <0x0>;
			usb_charger_current_suspend = <0x0>;
			usb_charger_current_unconfigured = <0x1b58>;
			usb_charger_current_configured = <0xc350>;
			usb_charger_current = <0xc350>;
			ac_charger_current = <0x33450>;
			non_std_ac_charger_current = <0x33450>;
			charging_host_charger_current = <0x33450>;
			apple_0_5a_charger_current = <0x33450>;
			apple_1_0a_charger_current = <0x33450>;
			apple_2_1a_charger_current = <0x33450>;
			bat_low_temp_protect_enable = <0x0>;
			v_charger_enable = <0x0>;
			v_charger_max = <0x1964>;
			v_charger_min = <0x1130>;
			onehundred_percent_tracking_time = <0xa>;
			npercent_tracking_time = <0x14>;
			sync_to_real_tracking_time = <0x3c>;
			v_0percent_tracking = <0xd7a>;
			high_battery_voltage_support = <0x1>;
			r_bat_sense = <0x4>;
			r_i_sense = <0x4>;
			r_charger_1 = <0x14a>;
			r_charger_2 = <0x27>;
			temperature_t0 = <0x6e>;
			temperature_t1 = <0x0>;
			temperature_t2 = <0x19>;
			temperature_t3 = <0x32>;
			temperature_t = <0xff>;
			fg_meter_resistance = <0x0>;
			q_max_pos_50 = <0x1770>;
			q_max_pos_25 = <0x1770>;
			q_max_pos_0 = <0x1770>;
			q_max_neg_10 = <0x1770>;
			q_max_pos_50_h_current = <0x1770>;
			q_max_pos_25_h_current = <0x1770>;
			q_max_pos_0_h_current = <0x1770>;
			q_max_neg_10_h_current = <0x1770>;
			oam_d5 = <0x1>;
			change_tracking_point = <0x1>;
			cust_tracking_point = <0x0>;
			cust_r_sense = <0x22>;
			cust_hw_cc = <0x0>;
			aging_tuning_value = <0x67>;
			cust_r_fg_offset = <0x0>;
			ocv_board_compesate = <0x0>;
			r_fg_board_base = <0x3e8>;
			r_fg_board_slope = <0x3e8>;
			car_tune_value = <0x76>;
			current_detect_r_fg = <0xa>;
			minerroroffset = <0x3e8>;
			fg_vbat_average_size = <0x12>;
			r_fg_value = <0xa>;
			difference_hwocv_rtc = <0x1e>;
			difference_hwocv_swocv = <0xa>;
			difference_swocv_rtc = <0xa>;
			max_swocv = <0x3>;
			difference_voltage_update = <0x14>;
			aging1_load_soc = <0x46>;
			aging1_update_soc = <0x1e>;
			batterypseudo100 = <0x5f>;
			batterypseudo1 = <0xb>;
			q_max_by_sys = <0x1>;
			q_max_sys_voltage = <0xd16>;
			shutdown_gauge0 = <0x1>;
			shutdown_gauge1_xmins = <0x1>;
			shutdown_gauge1_mins = <0x3c>;
			shutdown_system_voltage = <0xd48>;
			charge_tracking_time = <0x3c>;
			discharge_tracking_time = <0xa>;
			recharge_tolerance = <0xa>;
			sync_ui_soc_imm = <0x0>;
			mtk_enable_aging_algorithm = <0x1>;
			md_sleep_current_check = <0x1>;
			q_max_by_current = <0x0>;
			cust_poweron_delta_capacity_tolrance = <0x28>;
			cust_poweron_low_capacity_tolrance = <0x5>;
			cust_poweron_max_vbat_tolrance = <0x5a>;
			cust_poweron_delta_vbat_tolrance = <0x1e>;
			cust_poweron_delta_hw_sw_ocv_capacity_tolrance = <0xa>;
			fixed_tbat_25 = <0x1>;
			vbat_normal_wakeup = <0xe10>;
			vbat_low_power_wakeup = <0xdac>;
			normal_wakeup_period = <0x1518>;
			low_power_wakeup_period = <0x12c>;
			close_poweroff_wakeup_period = <0x1e>;
			rbat_pull_up_r = <0x5dc0>;
			rbat_pull_up_volt = <0x708>;
			batt_temperature_table_num = <0x11>;
			batt_temperature_table = <0xffffffec 0x10a8d 0xfffffff1 0xd192 0xfffffff6 0xa60a 0xfffffffb 0x8464 0x0 0x6a53 0x5 0x5605 0xa 0x4606 0xf 0x3952 0x14 0x2f31 0x19 0x2710 0x1e 0x207b 0x23 0x1b24 0x28 0x16ca 0x2d 0x1335 0x32 0x1041 0x37 0xdcf 0x3c 0xbc6>;
			battery_profile_t0_num = <0x64>;
			battery_profile_t0 = <0x0 0x10fc 0x1 0x10ee 0x2 0x10e1 0x3 0x10d6 0x4 0x10ca 0x5 0x10be 0x6 0x10b2 0x7 0x10a7 0x8 0x109a 0x9 0x108f 0xa 0x1083 0xb 0x1078 0xc 0x106c 0xd 0x1061 0xe 0x1056 0xf 0x104b 0x10 0x1040 0x11 0x1035 0x12 0x102a 0x13 0x101f 0x14 0x1015 0x15 0x100a 0x16 0x1000 0x17 0xff6 0x18 0xfeb 0x19 0xfe1 0x1a 0xfd9 0x1b 0xfd3 0x1c 0xfca 0x1d 0xfbc 0x1e 0xfae 0x1f 0xfa2 0x20 0xf98 0x21 0xf91 0x22 0xf8c 0x23 0xf86 0x24 0xf7f 0x25 0xf77 0x26 0xf6f 0x28 0xf66 0x29 0xf5b 0x2a 0xf4d 0x2b 0xf3f 0x2c 0xf33 0x2d 0xf2a 0x2e 0xf22 0x2f 0xf1b 0x30 0xf14 0x31 0xf0f 0x32 0xf09 0x33 0xf04 0x34 0xefe 0x35 0xefa 0x36 0xef5 0x37 0xef1 0x38 0xeec 0x39 0xee8 0x3a 0xee4 0x3b 0xee0 0x3c 0xedd 0x3d 0xed9 0x3e 0xed6 0x3f 0xed2 0x40 0xecf 0x41 0xecc 0x42 0xec9 0x43 0xec7 0x44 0xec4 0x45 0xec1 0x46 0xebe 0x47 0xeb9 0x48 0xeb3 0x49 0xeaf 0x4a 0xeab 0x4b 0xea7 0x4c 0xea3 0x4d 0xe9f 0x4e 0xe9b 0x4f 0xe98 0x50 0xe98 0x51 0xe95 0x52 0xe91 0x53 0xe8c 0x54 0xe86 0x55 0xe81 0x56 0xe7c 0x57 0xe75 0x58 0xe6d 0x59 0xe68 0x5a 0xe66 0x5b 0xe65 0x5c 0xe64 0x5d 0xe63 0x5e 0xe60 0x5f 0xe58 0x60 0xe3a 0x61 0xe0d 0x62 0xdd5 0x63 0xd85 0x64 0xd48>;
			battery_profile_t1_num = <0x64>;
			battery_profile_t1 = <0x0 0x10fc 0x1 0x10ee 0x2 0x10e1 0x3 0x10d6 0x4 0x10ca 0x5 0x10be 0x6 0x10b2 0x7 0x10a7 0x8 0x109a 0x9 0x108f 0xa 0x1083 0xb 0x1078 0xc 0x106c 0xd 0x1061 0xe 0x1056 0xf 0x104b 0x10 0x1040 0x11 0x1035 0x12 0x102a 0x13 0x101f 0x14 0x1015 0x15 0x100a 0x16 0x1000 0x17 0xff6 0x18 0xfeb 0x19 0xfe1 0x1a 0xfd9 0x1b 0xfd3 0x1c 0xfca 0x1d 0xfbc 0x1e 0xfae 0x1f 0xfa2 0x20 0xf98 0x21 0xf91 0x22 0xf8c 0x23 0xf86 0x24 0xf7f 0x25 0xf77 0x26 0xf6f 0x28 0xf66 0x29 0xf5b 0x2a 0xf4d 0x2b 0xf3f 0x2c 0xf33 0x2d 0xf2a 0x2e 0xf22 0x2f 0xf1b 0x30 0xf14 0x31 0xf0f 0x32 0xf09 0x33 0xf04 0x34 0xefe 0x35 0xefa 0x36 0xef5 0x37 0xef1 0x38 0xeec 0x39 0xee8 0x3a 0xee4 0x3b 0xee0 0x3c 0xedd 0x3d 0xed9 0x3e 0xed6 0x3f 0xed2 0x40 0xecf 0x41 0xecc 0x42 0xec9 0x43 0xec7 0x44 0xec4 0x45 0xec1 0x46 0xebe 0x47 0xeb9 0x48 0xeb3 0x49 0xeaf 0x4a 0xeab 0x4b 0xea7 0x4c 0xea3 0x4d 0xe9f 0x4e 0xe9b 0x4f 0xe98 0x50 0xe98 0x51 0xe95 0x52 0xe91 0x53 0xe8c 0x54 0xe86 0x55 0xe81 0x56 0xe7c 0x57 0xe75 0x58 0xe6d 0x59 0xe68 0x5a 0xe66 0x5b 0xe65 0x5c 0xe64 0x5d 0xe63 0x5e 0xe60 0x5f 0xe58 0x60 0xe3a 0x61 0xe0d 0x62 0xdd5 0x63 0xd85 0x64 0xd48>;
			battery_profile_t2_num = <0x64>;
			battery_profile_t2 = <0x0 0x10fc 0x1 0x10ee 0x2 0x10e1 0x3 0x10d6 0x4 0x10ca 0x5 0x10be 0x6 0x10b2 0x7 0x10a7 0x8 0x109a 0x9 0x108f 0xa 0x1083 0xb 0x1078 0xc 0x106c 0xd 0x1061 0xe 0x1056 0xf 0x104b 0x10 0x1040 0x11 0x1035 0x12 0x102a 0x13 0x101f 0x14 0x1015 0x15 0x100a 0x16 0x1000 0x17 0xff6 0x18 0xfeb 0x19 0xfe1 0x1a 0xfd9 0x1b 0xfd3 0x1c 0xfca 0x1d 0xfbc 0x1e 0xfae 0x1f 0xfa2 0x20 0xf98 0x21 0xf91 0x22 0xf8c 0x23 0xf86 0x24 0xf7f 0x25 0xf77 0x26 0xf6f 0x28 0xf66 0x29 0xf5b 0x2a 0xf4d 0x2b 0xf3f 0x2c 0xf33 0x2d 0xf2a 0x2e 0xf22 0x2f 0xf1b 0x30 0xf14 0x31 0xf0f 0x32 0xf09 0x33 0xf04 0x34 0xefe 0x35 0xefa 0x36 0xef5 0x37 0xef1 0x38 0xeec 0x39 0xee8 0x3a 0xee4 0x3b 0xee0 0x3c 0xedd 0x3d 0xed9 0x3e 0xed6 0x3f 0xed2 0x40 0xecf 0x41 0xecc 0x42 0xec9 0x43 0xec7 0x44 0xec4 0x45 0xec1 0x46 0xebe 0x47 0xeb9 0x48 0xeb3 0x49 0xeaf 0x4a 0xeab 0x4b 0xea7 0x4c 0xea3 0x4d 0xe9f 0x4e 0xe9b 0x4f 0xe98 0x50 0xe98 0x51 0xe95 0x52 0xe91 0x53 0xe8c 0x54 0xe86 0x55 0xe81 0x56 0xe7c 0x57 0xe75 0x58 0xe6d 0x59 0xe68 0x5a 0xe66 0x5b 0xe65 0x5c 0xe64 0x5d 0xe63 0x5e 0xe60 0x5f 0xe58 0x60 0xe3a 0x61 0xe0d 0x62 0xdd5 0x63 0xd85 0x64 0xd48>;
			battery_profile_t3_num = <0x64>;
			battery_profile_t3 = <0x0 0x10fc 0x1 0x10ee 0x2 0x10e1 0x3 0x10d6 0x4 0x10ca 0x5 0x10be 0x6 0x10b2 0x7 0x10a7 0x8 0x109a 0x9 0x108f 0xa 0x1083 0xb 0x1078 0xc 0x106c 0xd 0x1061 0xe 0x1056 0xf 0x104b 0x10 0x1040 0x11 0x1035 0x12 0x102a 0x13 0x101f 0x14 0x1015 0x15 0x100a 0x16 0x1000 0x17 0xff6 0x18 0xfeb 0x19 0xfe1 0x1a 0xfd9 0x1b 0xfd3 0x1c 0xfca 0x1d 0xfbc 0x1e 0xfae 0x1f 0xfa2 0x20 0xf98 0x21 0xf91 0x22 0xf8c 0x23 0xf86 0x24 0xf7f 0x25 0xf77 0x26 0xf6f 0x28 0xf66 0x29 0xf5b 0x2a 0xf4d 0x2b 0xf3f 0x2c 0xf33 0x2d 0xf2a 0x2e 0xf22 0x2f 0xf1b 0x30 0xf14 0x31 0xf0f 0x32 0xf09 0x33 0xf04 0x34 0xefe 0x35 0xefa 0x36 0xef5 0x37 0xef1 0x38 0xeec 0x39 0xee8 0x3a 0xee4 0x3b 0xee0 0x3c 0xedd 0x3d 0xed9 0x3e 0xed6 0x3f 0xed2 0x40 0xecf 0x41 0xecc 0x42 0xec9 0x43 0xec7 0x44 0xec4 0x45 0xec1 0x46 0xebe 0x47 0xeb9 0x48 0xeb3 0x49 0xeaf 0x4a 0xeab 0x4b 0xea7 0x4c 0xea3 0x4d 0xe9f 0x4e 0xe9b 0x4f 0xe98 0x50 0xe98 0x51 0xe95 0x52 0xe91 0x53 0xe8c 0x54 0xe86 0x55 0xe81 0x56 0xe7c 0x57 0xe75 0x58 0xe6d 0x59 0xe68 0x5a 0xe66 0x5b 0xe65 0x5c 0xe64 0x5d 0xe63 0x5e 0xe60 0x5f 0xe58 0x60 0xe3a 0x61 0xe0d 0x62 0xdd5 0x63 0xd85 0x64 0xd48>;
			r_profile_t0_num = <0x64>;
			r_profile_t0 = <0x67 0x10fc 0x6d 0x10ee 0x6d 0x10e1 0x6e 0x10d6 0x6e 0x10ca 0x6e 0x10be 0x6e 0x10b2 0x6d 0x10a7 0x6b 0x109a 0x66 0x108f 0x64 0x1083 0x63 0x1078 0x63 0x106c 0x62 0x1061 0x62 0x1056 0x62 0x104b 0x62 0x1040 0x62 0x1035 0x62 0x102a 0x62 0x101f 0x62 0x1015 0x63 0x100a 0x63 0x1000 0x63 0xff6 0x64 0xfeb 0x64 0xfe1 0x65 0xfd9 0x68 0xfd3 0x67 0xfca 0x65 0xfbc 0x66 0xfae 0x66 0xfa2 0x66 0xf98 0x68 0xf91 0x69 0xf8c 0x69 0xf86 0x69 0xf7f 0x69 0xf77 0x69 0xf6f 0x69 0xf66 0x68 0xf5b 0x65 0xf4d 0x61 0xf3f 0x5f 0xf33 0x5e 0xf2a 0x5d 0xf22 0x5d 0xf1b 0x5c 0xf14 0x5c 0xf0f 0x5c 0xf09 0x5c 0xf04 0x5c 0xefe 0x5d 0xefa 0x5d 0xef5 0x5d 0xef1 0x5d 0xeec 0x5d 0xee8 0x5e 0xee4 0x5e 0xee0 0x5e 0xedd 0x5e 0xed9 0x5f 0xed6 0x5f 0xed2 0x5f 0xecf 0x60 0xecc 0x60 0xec9 0x60 0xec7 0x61 0xec4 0x61 0xec1 0x60 0xebe 0x60 0xeb9 0x5f 0xeb3 0x5e 0xeaf 0x5e 0xeab 0x5e 0xea7 0x5e 0xea3 0x5e 0xe9f 0x5e 0xe9b 0x5f 0xe98 0x62 0xe98 0x66 0xe95 0x67 0xe91 0x68 0xe8c 0x69 0xe86 0x6b 0xe81 0x6c 0xe7c 0x6d 0xe75 0x6d 0xe6d 0x6e 0xe68 0x6f 0xe66 0x71 0xe65 0x75 0xe64 0x79 0xe63 0x7e 0xe60 0x83 0xe58 0x81 0xe3a 0x7d 0xe0d 0x7d 0xdd5 0x84 0xd85 0x8d 0xd48>;
			r_profile_t1_num = <0x64>;
			r_profile_t1 = <0x67 0x10fc 0x6d 0x10ee 0x6d 0x10e1 0x6e 0x10d6 0x6e 0x10ca 0x6e 0x10be 0x6e 0x10b2 0x6d 0x10a7 0x6b 0x109a 0x66 0x108f 0x64 0x1083 0x63 0x1078 0x63 0x106c 0x62 0x1061 0x62 0x1056 0x62 0x104b 0x62 0x1040 0x62 0x1035 0x62 0x102a 0x62 0x101f 0x62 0x1015 0x63 0x100a 0x63 0x1000 0x63 0xff6 0x64 0xfeb 0x64 0xfe1 0x65 0xfd9 0x68 0xfd3 0x67 0xfca 0x65 0xfbc 0x66 0xfae 0x66 0xfa2 0x66 0xf98 0x68 0xf91 0x69 0xf8c 0x69 0xf86 0x69 0xf7f 0x69 0xf77 0x69 0xf6f 0x69 0xf66 0x68 0xf5b 0x65 0xf4d 0x61 0xf3f 0x5f 0xf33 0x5e 0xf2a 0x5d 0xf22 0x5d 0xf1b 0x5c 0xf14 0x5c 0xf0f 0x5c 0xf09 0x5c 0xf04 0x5c 0xefe 0x5d 0xefa 0x5d 0xef5 0x5d 0xef1 0x5d 0xeec 0x5d 0xee8 0x5e 0xee4 0x5e 0xee0 0x5e 0xedd 0x5e 0xed9 0x5f 0xed6 0x5f 0xed2 0x5f 0xecf 0x60 0xecc 0x60 0xec9 0x60 0xec7 0x61 0xec4 0x61 0xec1 0x60 0xebe 0x60 0xeb9 0x5f 0xeb3 0x5e 0xeaf 0x5e 0xeab 0x5e 0xea7 0x5e 0xea3 0x5e 0xe9f 0x5e 0xe9b 0x5f 0xe98 0x62 0xe98 0x66 0xe95 0x67 0xe91 0x68 0xe8c 0x69 0xe86 0x6b 0xe81 0x6c 0xe7c 0x6d 0xe75 0x6d 0xe6d 0x6e 0xe68 0x6f 0xe66 0x71 0xe65 0x75 0xe64 0x79 0xe63 0x7e 0xe60 0x83 0xe58 0x81 0xe3a 0x7d 0xe0d 0x7d 0xdd5 0x84 0xd85 0x8d 0xd48>;
			r_profile_t2_num = <0x64>;
			r_profile_t2 = <0x67 0x10fc 0x6d 0x10ee 0x6d 0x10e1 0x6e 0x10d6 0x6e 0x10ca 0x6e 0x10be 0x6e 0x10b2 0x6d 0x10a7 0x6b 0x109a 0x66 0x108f 0x64 0x1083 0x63 0x1078 0x63 0x106c 0x62 0x1061 0x62 0x1056 0x62 0x104b 0x62 0x1040 0x62 0x1035 0x62 0x102a 0x62 0x101f 0x62 0x1015 0x63 0x100a 0x63 0x1000 0x63 0xff6 0x64 0xfeb 0x64 0xfe1 0x65 0xfd9 0x68 0xfd3 0x67 0xfca 0x65 0xfbc 0x66 0xfae 0x66 0xfa2 0x66 0xf98 0x68 0xf91 0x69 0xf8c 0x69 0xf86 0x69 0xf7f 0x69 0xf77 0x69 0xf6f 0x69 0xf66 0x68 0xf5b 0x65 0xf4d 0x61 0xf3f 0x5f 0xf33 0x5e 0xf2a 0x5d 0xf22 0x5d 0xf1b 0x5c 0xf14 0x5c 0xf0f 0x5c 0xf09 0x5c 0xf04 0x5c 0xefe 0x5d 0xefa 0x5d 0xef5 0x5d 0xef1 0x5d 0xeec 0x5d 0xee8 0x5e 0xee4 0x5e 0xee0 0x5e 0xedd 0x5e 0xed9 0x5f 0xed6 0x5f 0xed2 0x5f 0xecf 0x60 0xecc 0x60 0xec9 0x60 0xec7 0x61 0xec4 0x61 0xec1 0x60 0xebe 0x60 0xeb9 0x5f 0xeb3 0x5e 0xeaf 0x5e 0xeab 0x5e 0xea7 0x5e 0xea3 0x5e 0xe9f 0x5e 0xe9b 0x5f 0xe98 0x62 0xe98 0x66 0xe95 0x67 0xe91 0x68 0xe8c 0x69 0xe86 0x6b 0xe81 0x6c 0xe7c 0x6d 0xe75 0x6d 0xe6d 0x6e 0xe68 0x6f 0xe66 0x71 0xe65 0x75 0xe64 0x79 0xe63 0x7e 0xe60 0x83 0xe58 0x81 0xe3a 0x7d 0xe0d 0x7d 0xdd5 0x84 0xd85 0x8d 0xd48>;
			r_profile_t3_num = <0x64>;
			r_profile_t3 = <0x67 0x10fc 0x6d 0x10ee 0x6d 0x10e1 0x6e 0x10d6 0x6e 0x10ca 0x6e 0x10be 0x6e 0x10b2 0x6d 0x10a7 0x6b 0x109a 0x66 0x108f 0x64 0x1083 0x63 0x1078 0x63 0x106c 0x62 0x1061 0x62 0x1056 0x62 0x104b 0x62 0x1040 0x62 0x1035 0x62 0x102a 0x62 0x101f 0x62 0x1015 0x63 0x100a 0x63 0x1000 0x63 0xff6 0x64 0xfeb 0x64 0xfe1 0x65 0xfd9 0x68 0xfd3 0x67 0xfca 0x65 0xfbc 0x66 0xfae 0x66 0xfa2 0x66 0xf98 0x68 0xf91 0x69 0xf8c 0x69 0xf86 0x69 0xf7f 0x69 0xf77 0x69 0xf6f 0x69 0xf66 0x68 0xf5b 0x65 0xf4d 0x61 0xf3f 0x5f 0xf33 0x5e 0xf2a 0x5d 0xf22 0x5d 0xf1b 0x5c 0xf14 0x5c 0xf0f 0x5c 0xf09 0x5c 0xf04 0x5c 0xefe 0x5d 0xefa 0x5d 0xef5 0x5d 0xef1 0x5d 0xeec 0x5d 0xee8 0x5e 0xee4 0x5e 0xee0 0x5e 0xedd 0x5e 0xed9 0x5f 0xed6 0x5f 0xed2 0x5f 0xecf 0x60 0xecc 0x60 0xec9 0x60 0xec7 0x61 0xec4 0x61 0xec1 0x60 0xebe 0x60 0xeb9 0x5f 0xeb3 0x5e 0xeaf 0x5e 0xeab 0x5e 0xea7 0x5e 0xea3 0x5e 0xe9f 0x5e 0xe9b 0x5f 0xe98 0x62 0xe98 0x66 0xe95 0x67 0xe91 0x68 0xe8c 0x69 0xe86 0x6b 0xe81 0x6c 0xe7c 0x6d 0xe75 0x6d 0xe6d 0x6e 0xe68 0x6f 0xe66 0x71 0xe65 0x75 0xe64 0x79 0xe63 0x7e 0xe60 0x83 0xe58 0x81 0xe3a 0x7d 0xe0d 0x7d 0xdd5 0x84 0xd85 0x8d 0xd48>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x10011000 0x1000>;
		};

		ddrphy_b@10012000 {
			compatible = "mediatek,ddrphy_b";
			reg = <0x10012000 0x1000>;
		};

		dramc_conf_b@10013000 {
			compatible = "mediatek,dramc_conf_b";
			reg = <0x10013000 0x1000>;
		};

		mdcldma@10014000 {
			compatible = "mediatek,mdcldma";
			reg = <0x10014000 0x1e00 0x10015000 0x1e00 0x10219000 0x1e00 0x1021a000 0x1e00 0x10209000 0x1000 0x1020a000 0x1000>;
			interrupts = <0x0 0x109 0x4 0x0 0x93 0x8 0x0 0x10a 0x2>;
			mediatek,md_id = <0x0>;
			mediatek,cldma_capability = <0x6>;
			mediatek,md_smem_size = <0x100000>;
			clocks = <0x33 0x1 0x2 0x31 0x2 0x33 0x2 0x2a 0x2 0x2b 0x2 0x1a 0x2 0x1b 0x2 0x1c 0x2 0x1f 0x2 0x22 0x2 0x25>;
			clock-names = "scp-sys-md1-main", "infra-ccif-ap", "infra-ccif-md", "infra-ap-c2k-ccif-0", "infra-ap-c2k-ccif-1", "infra-md2md-ccif-0", "infra-md2md-ccif-1", "infra-md2md-ccif-2", "infra-md2md-ccif-3", "infra-md2md-ccif-4", "infra-md2md-ccif-5";
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0x10016000 0x1000>;
		};

		aes_top1@10017000 {
			compatible = "mediatek,aes_top1";
			reg = <0x10017000 0x1000>;
		};

		ddrphy_c@10018000 {
			compatible = "mediatek,ddrphy_c";
			reg = <0x10018000 0x1000>;
		};

		ddrphy_d@10019000 {
			compatible = "mediatek,ddrphy_d";
			reg = <0x10019000 0x1000>;
		};

		mcumixed@1001a000 {
			compatible = "mediatek,mcumixed";
			reg = <0x1001a000 0x1000>;
		};

		mcufhctl@1001af00 {
			compatible = "mediatek,mcufhctl";
			reg = <0x1001af00 0x100>;
		};

		c2kmisc@1001b000 {
			compatible = "mediatek,c2kmisc";
			reg = <0x1001b000 0x1000>;
		};

		modem_temp@1001c000 {
			compatible = "mediatek,modem_temp";
			reg = <0x1001c000 0x1000>;
		};

		scp@10020000 {
			compatible = "mediatek,scp";
			status = "disabled";
			reg = <0x10020000 0x80000 0x100a0000 0x1000 0x100a4000 0x1000>;
			interrupts = <0x0 0xc7 0x4>;
		};

		scpdvfs@0 {
			compatible = "mediatek,mt6797-scpdvfs";
			pinctrl-names = "default", "scp_gpio_off", "scp_gpio_on";
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0x35>;
			pinctrl-2 = <0x36>;
			status = "okay";
		};

		emi_mpu@10200000 {
			compatible = "mediatek,emi_mpu";
			reg = <0x10200000 0x1000>;
		};

		infracfg@10201000 {
			compatible = "mediatek,infracfg";
			reg = <0x10201000 0x1000>;
		};

		sramrom@10202000 {
			compatible = "mediatek,sramrom";
			reg = <0x10202000 0x1000>;
		};

		emi@10203000 {
			compatible = "mediatek,emi";
			reg = <0x10203000 0x1000>;
			interrupts = <0x0 0x8f 0x8>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,mt6797-sys_cirq", "mediatek,mt6735-sys_cirq";
			reg = <0x10204000 0x1000>;
			interrupts = <0x0 0x123 0x8>;
			mediatek,cirq_num = <0xdc>;
			mediatek,spi_start_offset = <0x48>;
		};

		m4u@10205000 {
			cell-index = <0x0>;
			compatible = "mediatek,m4u";
			reg = <0x10205000 0x1000>;
			interrupts = <0x0 0x9c 0x8>;
			clocks = <0x37 0x1 0x37 0x2 0x38 0x3 0x38 0x4 0x39 0x7 0x3a 0x2 0x3b 0x1 0x3b 0x6 0x37 0x3 0x3c 0x4 0x33 0x3 0x33 0x5 0x33 0xd 0x33 0xc 0x33 0x4>;
			clock-names = "m4u_mm_smi_common", "m4u_mm_smi_larb0", "m4u_vdec_cken", "m4u_vdec_larb1_cken", "m4u_cam_larb2", "m4u_venc_1", "m4u_mjc_smi_larb", "m4u_mjc_larb4_asif", "m4u_mm_smi_larb5", "m4u_img_larb6", "m4u_mtcmos_dis", "m4u_mtcmos_vde", "m4u_mtcmos_ven", "m4u_mtcmos_mjc", "m4u_mtcmos_isp";
		};

		efusec@10206000 {
			compatible = "mediatek,efusec";
			reg = <0x10206000 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,devapc";
			reg = <0x10207000 0x1000>;
			interrupts = <0x0 0x8d 0x8>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg-v2";
			reg = <0x10208000 0x1000>;
			interrupts = <0x0 0x8c 0x8>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0x10209000 0x1000>;
			interrupts = <0x0 0x93 0x8>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0x1020a000 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x1020b000 0x1000>;
			interrupts = <0x0 0x95 0x8>;
		};

		ap2c2k_ccif@1020b000 {
			compatible = "mediatek,ap2c2k_ccif";
			reg = <0x1020b000 0x1000 0x10211000 0x300 0x10213000 0x300>;
			interrupts = <0x0 0x95 0x8 0x0 0x11f 0x2>;
			cell-index = <0x2>;
			ccif,major = <0xa9>;
			ccif,minor_base = <0x0>;
			ccif,capability = <0x2>;
			mediatek,md_smem_size = <0x400000>;
			clocks = <0x33 0xf>;
			clock-names = "scp-sys-c2k-main";
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x1020c000 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x1020d000 0x1000>;
		};

		dramc_nao@1020e000 {
			compatible = "mediatek,dramc_nao";
			reg = <0x1020e000 0x1000>;
			interrupts = <0x0 0x9e 0x2>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0x1020f000 0x1000>;
			interrupts = <0x0 0x94 0x8>;
		};

		gcpu@10210000 {
			compatible = "mediatek,gcpu";
			reg = <0x10210000 0x1000>;
			interrupts = <0x0 0x9f 0x8>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0x10211000 0x1000>;
		};

		gce@10212000 {
			compatible = "mediatek,gce";
			reg = <0x10212000 0x1000>;
			interrupts = <0x0 0x98 0x8 0x0 0x99 0x8>;
			disp_mutex_reg = <0x1401f000 0x1000>;
			g3d_config_base = <0x13000000 0x0 0xffff0000>;
			mmsys_config_base = <0x14000000 0x1 0xffff0000>;
			disp_dither_base = <0x14010000 0x2 0xffff0000>;
			mm_na_base = <0x14020000 0x3 0xffff0000>;
			imgsys_base = <0x15000000 0x4 0xffff0000>;
			vdec_gcon_base = <0x16000000 0x5 0xffff0000>;
			venc_gcon_base = <0x17000000 0x6 0xffff0000>;
			conn_peri_base = <0x18000000 0x7 0xffff0000>;
			topckgen_base = <0x10000000 0x8 0xffff0000>;
			kp_base = <0x10010000 0x9 0xffff0000>;
			scp_sram_base = <0x10020000 0xa 0xffff0000>;
			infra_na3_base = <0x10030000 0xb 0xffff0000>;
			infra_na4_base = <0x10040000 0xc 0xffff0000>;
			scp_base = <0x10050000 0xd 0xffff0000>;
			mcucfg_base = <0x10200000 0xe 0xffff0000>;
			gcpu_base = <0x10210000 0xf 0xffff0000>;
			usb0_base = <0x11200000 0x10 0xffff0000>;
			usb_sif_base = <0x11210000 0x11 0xffff0000>;
			audio_base = <0x11220000 0x12 0xffff0000>;
			msdc0_base = <0x11230000 0x13 0xffff0000>;
			msdc1_base = <0x11240000 0x14 0xffff0000>;
			msdc2_base = <0x11250000 0x15 0xffff0000>;
			msdc3_base = <0x11260000 0x16 0xffff0000>;
			ap_dma_base = <0x11000000 0x17 0xffff0000>;
			camsys_base = <0x1a000000 0x18 0xffff0000>;
			dip_a0_sw_base = <0x15020000 0x63 0xffff0000>;
			mdp_rdma0_sof = <0x0>;
			mdp_rdma1_sof = <0x1>;
			mdp_rsz0_sof = <0x2>;
			mdp_rsz1_sof = <0x3>;
			mdp_rsz2_sof = <0x4>;
			mdp_tdshp_sof = <0x5>;
			mdp_color_sof = <0x6>;
			mdp_wdma_sof = <0x7>;
			mdp_wrot0_sof = <0x8>;
			mdp_wrot1_sof = <0x9>;
			disp_ovl0_sof = <0xa>;
			disp_ovl1_sof = <0xb>;
			disp_2l_ovl0_sof = <0xc>;
			disp_2l_ovl1_sof = <0xf>;
			disp_rdma0_sof = <0xd>;
			disp_rdma1_sof = <0xe>;
			disp_wdma0_sof = <0x10>;
			disp_wdma1_sof = <0x11>;
			disp_color_sof = <0x12>;
			disp_ccorr_sof = <0x13>;
			disp_aal_sof = <0x14>;
			disp_gamma_sof = <0x15>;
			disp_od_sof = <0x16>;
			disp_dither_sof = <0x17>;
			disp_ufoe_sof = <0x18>;
			disp_dsc_sof = <0x19>;
			disp_pwm0_sof = <0x1a>;
			mdp_rdma0_frame_done = <0x1b>;
			mdp_rdma1_frame_done = <0x1c>;
			mdp_rsz0_frame_done = <0x1d>;
			mdp_rsz1_frame_done = <0x1e>;
			mdp_rsz2_frame_done = <0x1f>;
			mdp_tdshp_frame_done = <0x20>;
			mdp_color_frame_done = <0x21>;
			mdp_wdma_frame_done = <0x22>;
			mdp_wrot0_write_frame_done = <0x23>;
			mdp_wrot0_read_frame_done = <0x24>;
			mdp_wrot1_write_frame_done = <0x25>;
			mdp_wrot1_read_frame_done = <0x26>;
			disp_ovl0_frame_done = <0x27>;
			disp_ovl1_frame_done = <0x28>;
			disp_2l_ovl0_frame_done = <0x29>;
			disp_2l_ovl1_frame_done = <0x2a>;
			disp_rdma0_frame_done = <0x2b>;
			disp_rdma1_frame_done = <0x2c>;
			disp_wdma0_frame_done = <0x2d>;
			disp_wdma1_frame_done = <0x2e>;
			disp_color_frame_done = <0x2f>;
			disp_ccorr_frame_done = <0x30>;
			disp_aal_frame_done = <0x31>;
			disp_gamma_frame_done = <0x32>;
			disp_od_frame_done = <0x33>;
			disp_dither_frame_done = <0x34>;
			disp_ufoe_frame_done = <0x35>;
			disp_dsc_frame_done = <0x36>;
			disp_dsi0_frame_done = <0x37>;
			disp_dsi1_frame_done = <0x38>;
			disp_dpi0_frame_done = <0x39>;
			stream_done_0 = <0x3a>;
			stream_done_1 = <0x3b>;
			stream_done_2 = <0x3c>;
			stream_done_3 = <0x3d>;
			stream_done_4 = <0x3e>;
			stream_done_5 = <0x3f>;
			stream_done_6 = <0x40>;
			stream_done_7 = <0x41>;
			stream_done_8 = <0x42>;
			stream_done_9 = <0x43>;
			buf_underrun_event_0 = <0x44>;
			buf_underrun_event_1 = <0x45>;
			dsi0_te_event = <0x46>;
			dsi1_te_event = <0x47>;
			dip_cq_thread0_frame_done = <0x81>;
			dip_cq_thread1_frame_done = <0x82>;
			dip_cq_thread2_frame_done = <0x83>;
			dip_cq_thread3_frame_done = <0x84>;
			dip_cq_thread4_frame_done = <0x85>;
			dip_cq_thread5_frame_done = <0x86>;
			dip_cq_thread6_frame_done = <0x87>;
			dip_cq_thread7_frame_done = <0x88>;
			dip_cq_thread8_frame_done = <0x89>;
			dip_cq_thread9_frame_done = <0x8a>;
			dip_cq_thread10_frame_done = <0x8b>;
			dip_cq_thread11_frame_done = <0x8c>;
			dip_cq_thread12_frame_done = <0x8d>;
			dip_cq_thread13_frame_done = <0x8e>;
			dip_cq_thread14_frame_done = <0x8f>;
			dpe_frame_done = <0x90>;
			wmf_frame_done = <0x91>;
			venc_done = <0x101>;
			jpgdec_done = <0x102>;
			jpgenc_done = <0x103>;
			venc_mb_done = <0x104>;
			venc_128byte_cnt_done = <0x105>;
			isp_frame_done_a = <0x181>;
			isp_frame_done_b = <0x182>;
			camsv_0_pass1_done = <0x183>;
			camsv_1_pass1_done = <0x184>;
			camsv_2_pass1_done = <0x185>;
			seninf_0_fifo_full = <0x186>;
			seninf_1_fifo_full = <0x187>;
			seninf_2_fifo_full = <0x188>;
			seninf_3_fifo_full = <0x189>;
			seninf_4_fifo_full = <0x18a>;
			seninf_5_fifo_full = <0x18b>;
			seninf_6_fifo_full = <0x18c>;
			seninf_7_fifo_full = <0x18d>;
			apxgpt2_count = <0x10008028>;
			max_prefetch_cnt = <0x4>;
			prefetch_size = <0x118 0x20 0x20 0x20>;
			sram_share_cnt = <0x2>;
			sram_share_engine = <0xb 0xc>;
			sram_share_event = <0x1cc 0x1cd>;
			clocks = <0x2 0xa>;
			clock-names = "GCE";
		};

		cqdma@10212c00 {
			compatible = "mediatek,mt-cqdma-v1";
			reg = <0x10212c00 0x100 0x10212d00 0x100>;
			interrupts = <0x0 0x76 0x8 0x0 0x77 0x8>;
			nr_channel = <0x2>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0x10213000 0x1000>;
		};

		mipi_tx0@10215000 {
			compatible = "mediatek,mipi_tx0";
			reg = <0x10215000 0x1000>;
		};

		dramc_b_nao@10216000 {
			compatible = "mediatek,dramc_b_nao";
			reg = <0x10216000 0x1000>;
		};

		mipi_rx_ana_csi0@10217000 {
			compatible = "mediatek,mipi_rx_ana_csi0";
			reg = <0x10217000 0x1000>;
		};

		mipi_rx_ana_csi1@10218000 {
			compatible = "mediatek,mipi_rx_ana_csi1";
			reg = <0x10218000 0x1000>;
		};

		ap_cldma@10219000 {
			compatible = "mediatek,ap_cldma";
			reg = <0x10219000 0x1000>;
		};

		md_cldma@1021a000 {
			compatible = "mediatek,md_cldma";
			reg = <0x1021a000 0x1000>;
		};

		mdhw_smi@1021c000 {
			compatible = "mediatek,mdhw_smi";
			reg = <0x1021c000 0x1000>;
		};

		gcpu_rsa@1021d000 {
			compatible = "mediatek,gcpu_rsa";
			reg = <0x1021d000 0x1000>;
		};

		mipi_tx1@1021e000 {
			compatible = "mediatek,mipi_tx1";
			reg = <0x1021e000 0x1000>;
		};

		vad@1021f000 {
			compatible = "mediatek,vad";
			reg = <0x1021f000 0x1000>;
		};

		lastpc@10220000 {
			compatible = "mediatek,mt6797-mcucfg", "mediatek,mt6735-mcucfg";
			reg = <0x10220000 0x1000>;
		};

		lastbus@10220000 {
			compatible = "mediatek,lastbus";
			reg = <0x10220000 0x1000>;
		};

		cpuxgpt@10220000 {
			compatible = "mediatek,mt6797-cpuxgpt";
			reg = <0x10220000 0x1000>;
			interrupts = <0x0 0x40 0x4 0x0 0x41 0x4 0x0 0x42 0x4 0x0 0x43 0x4 0x0 0x44 0x4 0x0 0x45 0x4 0x0 0x46 0x4 0x0 0x47 0x4 0x0 0x142 0x4 0x0 0x143 0x4>;
		};

		mcucfg@10220000 {
			compatible = "mediatek,mcucfg";
			num = <0x2>;
			reg = <0x10220000 0x1000 0x10222000 0x1000>;
		};

		ocp_cfg@10220000 {
			compatible = "mediatek,ocp_cfg";
			reg = <0x10220000 0x4000 0x10005000 0x1000 0x10001000 0x2000 0x10206000 0x1000>;
			interrupts = <0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4>;
		};

		ptp3_idvfs@10220000 {
			compatible = "mediatek,idvfs";
			reg = <0x11017000 0x1000 0x10005000 0x1000 0x10000000 0x1000 0x10001000 0x2000 0x10206000 0x1000>;
			interrupts = <0x0 0x14b 0x4>;
			clocks = <0x2 0x36>;
			clock-names = "i2c";
		};

		ptpotp@10222000 {
			compatible = "mediatek,ptpotp";
			reg = <0x10222000 0x1000>;
		};

		bpi_bsi_slv0@10228000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0x10228000 0x1000>;
		};

		bpi_bsi_slv1@10229000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0x10229000 0x6000>;
		};

		bpi_bsi_slv2@1022f000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0x1022f000 0x1000>;
		};

		gic@10240000 {
			compatible = "mediatek,gic";
			reg = <0x10240000 0x40000>;
		};

		dbgapb@10300000 {
			compatible = "mediatek,dbgapb";
			reg = <0x10300000 0xd00000>;
			interrupts = <0x0 0x8b 0x8>;
		};

		met_cci400@10390000 {
			compatible = "mediatek,met_cci400";
			reg = <0x10390000 0x10000>;
		};

		cpu_dbgapb {
			compatible = "mediatek,hw_dbg";
			num = <0xa>;
			reg = <0x10410000 0x1000 0x10510000 0x1000 0x10610000 0x1000 0x10710000 0x1000 0x10810000 0x1000 0x10910000 0x1000 0x10a10000 0x1000 0x10b10000 0x1000 0x10c10000 0x1000 0x10d10000 0x1000>;
		};

		ap_dma@11000000 {
			compatible = "mediatek,ap_dma";
			reg = <0x11000000 0x1000>;
			interrupts = <0x0 0x61 0x8>;
		};

		btif_tx@11000a00 {
			compatible = "mediatek,btif_tx";
			reg = <0x11000a00 0x80>;
			interrupts = <0x0 0x74 0x8>;
		};

		btif_rx@11000a80 {
			compatible = "mediatek,btif_rx";
			reg = <0x11000a80 0x80>;
			interrupts = <0x0 0x75 0x8>;
		};

		adc_hw@11001000 {
			compatible = "mediatek,mt6797-auxadc";
			reg = <0x11001000 0x1000>;
			interrupts = <0x0 0x4a 0x2>;
			clocks = <0x2 0x28>;
			clock-names = "auxadc-main";

			adc_channel@ {
				compatible = "mediatek,adc_channel";
				mediatek,temperature0 = <0x0>;
				mediatek,temperature1 = <0x1>;
				mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x2>;
				status = "okay";
			};
		};

		apuart0@11002000 {
			cell-index = <0x0>;
			compatible = "mediatek,mt6797-uart";
			reg = <0x11002000 0x1000 0x11000600 0x1000 0x11000680 0x80>;
			interrupts = <0x0 0x5b 0x8 0x0 0x6c 0x8 0x0 0x6d 0x8>;
			clock-frequency = <0x18cba80>;
			clock-div = <0x1>;
			clocks = <0x2 0x16 0x2 0x2e>;
			clock-names = "uart0-main", "uart-apdma";
			pinctrl-names = "uart0_gpio_default", "uart0_rx_set", "uart0_rx_clear", "uart0_tx_set", "uart0_tx_clear";
			pinctrl-0 = <0x3d>;
			pinctrl-1 = <0x3e>;
			pinctrl-2 = <0x3f>;
			pinctrl-3 = <0x40>;
			pinctrl-4 = <0x41>;
			status = "okay";
		};

		apuart1@11003000 {
			cell-index = <0x1>;
			compatible = "mediatek,mt6797-uart";
			reg = <0x11003000 0x1000 0x11000700 0x80 0x11000780 0x80>;
			interrupts = <0x0 0x5c 0x8 0x0 0x6e 0x8 0x0 0x6f 0x8>;
			clock-frequency = <0x18cba80>;
			clock-div = <0x1>;
			clocks = <0x2 0x17>;
			clock-names = "uart1-main";
			pinctrl-names = "uart1_gpio_default", "uart1_rx_set", "uart1_rx_clear", "uart1_tx_set", "uart1_tx_clear";
			pinctrl-0 = <0x42>;
			pinctrl-1 = <0x43>;
			pinctrl-2 = <0x44>;
			pinctrl-3 = <0x45>;
			pinctrl-4 = <0x46>;
			status = "okay";
		};

		apuart2@11004000 {
			cell-index = <0x2>;
			compatible = "mediatek,mt6797-uart";
			reg = <0x11004000 0x1000 0x11000800 0x80 0x11000880 0x80>;
			interrupts = <0x0 0x5d 0x8 0x0 0x70 0x8 0x0 0x71 0x8>;
			clock-frequency = <0x18cba80>;
			clock-div = <0x1>;
			clocks = <0x2 0x18>;
			clock-names = "uart2-main";
		};

		apuart3@11005000 {
			cell-index = <0x3>;
			compatible = "mediatek,mt6797-uart";
			reg = <0x11005000 0x1000 0x11000900 0x80 0x11000980 0x80>;
			interrupts = <0x0 0x5e 0x8 0x0 0x72 0x8 0x0 0x73 0x8>;
			clock-frequency = <0x18cba80>;
			clock-div = <0x1>;
			clocks = <0x2 0x19>;
			clock-names = "uart3-main";
		};

		pwm@11006000 {
			compatible = "mediatek,pwm";
			reg = <0x11006000 0x1000>;
			interrupts = <0x0 0x4d 0x8>;
			clocks = <0x2 0x11 0x2 0x12 0x2 0x13 0x2 0x14 0x2 0x10 0x2 0x15>;
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		};

		i2c@11007000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x0>;
			reg = <0x11007000 0x1000 0x11000100 0x80>;
			interrupts = <0x0 0x54 0x8>;
			clocks = <0x2 0xc 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;

			sw_charger@6a {
				compatible = "mediatek,sw_charger";
				reg = <0x6a>;
				status = "okay";
			};

			i2c_lcd_bias@3e {
				compatible = "mediatek,i2c_lcd_bias";
				reg = <0x3e>;
				status = "okay";
			};

			buck_boost@70 {
				compatible = "mediatek,buck_boost";
				reg = <0x70>;
				status = "okay";
			};

			strobe_main@63 {
				compatible = "mediatek,strobe_main";
				reg = <0x63>;
				status = "okay";
			};

			speaker_amp@31 {
				compatible = "mediatek,speaker_amp";
				reg = <0x31>;
				status = "okay";
			};

			usb_type_c@22 {
				compatible = "mediatek,usb_type_c";
				reg = <0x22>;
				status = "okay";
			};
		};

		i2c@11008000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x1>;
			reg = <0x11008000 0x1000 0x11000180 0x80>;
			interrupts = <0x0 0x55 0x8>;
			clocks = <0x2 0xd 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;

			msensor@0c {
				compatible = "mediatek,msensor";
				reg = <0xc>;
				status = "okay";
			};

			gyro@69 {
				compatible = "mediatek,gyro";
				reg = <0x69>;
				status = "okay";
			};

			gsensor@68 {
				compatible = "mediatek,gsensor";
				reg = <0x68>;
				status = "okay";
			};

			barometer@77 {
				compatible = "mediatek,barometer";
				reg = <0x77>;
				status = "okay";
			};

			alsps@51 {
				compatible = "mediatek,alsps";
				reg = <0x51>;
				status = "okay";
			};

			humidity@5f {
				compatible = "mediatek,humidity";
				reg = <0x5f>;
				status = "okay";
			};
		};

		i2c@11009000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x8>;
			reg = <0x11009000 0x1000 0x11000200 0x80>;
			interrupts = <0x0 0x56 0x8>;
			clocks = <0x2 0xe 0x2 0x2e 0x2 0x39>;
			clock-names = "main", "dma", "arb";
			clock-div = <0xa>;
			mediatek,buffermode_used;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;

			camera_main_hw@36 {
				compatible = "mediatek,camera_main_hw";
				reg = <0x36>;
				status = "okay";
			};
		};

		spi@1100a000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x0>;
			spi-padmacro = <0x0>;
			reg = <0x1100a000 0x1000>;
			interrupts = <0x0 0x7a 0x8>;
			clocks = <0x2 0x20>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
		};

		therm_ctrl@1100b000 {
			compatible = "mediatek,mt6797-therm_ctrl";
			reg = <0x1100b000 0x1000>;
			interrupts = <0x0 0x4e 0x8>;
			clocks = <0x2 0xb>;
			clock-names = "therm-main";
		};

		eem_fsm@1100b000 {
			compatible = "mediatek,mt6797-eem_fsm";
			reg = <0x1100b000 0x1000>;
			interrupts = <0x0 0x81 0x8>;
			clocks = <0x47 0x1 0x33 0x7 0x2 0xb>;
			clock-names = "mfg-main", "mtcmos-mfg", "therm-eem";
		};

		btif@1100c000 {
			compatible = "mediatek,btif";
			reg = <0x1100c000 0x1000>;
			interrupts = <0x0 0x82 0x8>;
			clocks = <0x2 0x1e 0x2 0x2e>;
			clock-names = "btifc", "apdmac";
		};

		i2c@1100d000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x9>;
			reg = <0x1100d000 0x1000 0x11000280 0x80>;
			interrupts = <0x0 0x57 0x8>;
			clocks = <0x2 0xf 0x2 0x2e 0x2 0x3b>;
			clock-names = "main", "dma", "arb";
			clock-div = <0xa>;
			mediatek,buffermode_used;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;
		};

		i2c@1100e000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x6>;
			reg = <0x1100e000 0x1000 0x11000500 0x80>;
			interrupts = <0x0 0x58 0x8>;
			clocks = <0x2 0x36 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			mediatek,appm_used;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x33e140>;
			mediatek,use-push-pull;

			vproc_buck@68 {
				compatible = "mediatek,vproc_buck";
				reg = <0x68>;
				status = "okay";
			};
		};

		pwm_disp@1100f000 {
			compatible = "mediatek,pwm_disp";
			reg = <0x1100f000 0x1000>;
		};

		i2c@11010000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x7>;
			reg = <0x11010000 0x1000 0x11000580 0x80>;
			interrupts = <0x0 0x59 0x8>;
			clocks = <0x2 0x37 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			mediatek,gpupm_used;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x33e140>;
			mediatek,use-push-pull;

			rt5735@1c {
				status = "ok";
				compatible = "rt,rt5735-regulator";
				reg = <0x1c>;
				rt,dvs_up = <0x6>;
				rt,dvs_down = <0x1>;
				rt,ioc = <0x1>;
				rt,tpwth = <0x2>;
				rt,rearm;
			};

			vgpu_buck@60 {
				compatible = "mediatek,vgpu_buck";
				reg = <0x60>;
				status = "okay";
			};
		};

		i2c@11011000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x4>;
			reg = <0x11011000 0x1000 0x11000300 0x80>;
			interrupts = <0x0 0x5a 0x8>;
			clocks = <0x2 0x35 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;

			cap_touch@5d {
				compatible = "mediatek,cap_touch";
				reg = <0x5d>;
				status = "okay";
			};
		};

		spi@11012000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x1>;
			spi-padmacro = <0x1>;
			reg = <0x11012000 0x1000>;
			interrupts = <0x0 0x83 0x8>;
			clocks = <0x2 0x3e>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			pinctrl-names = "spi1_gpio_def", "spi1_cs_set", "spi1_cs_clr", "spi1_clk_set", "spi1_clk_clr", "spi1_miso_set", "spi1_miso_clr", "spi1_mosi_set", "spi1_mosi_clr";
			pinctrl-0 = <0x48>;
			pinctrl-1 = <0x49>;
			pinctrl-2 = <0x4a>;
			pinctrl-3 = <0x4b>;
			pinctrl-4 = <0x4c>;
			pinctrl-5 = <0x4d>;
			pinctrl-6 = <0x4e>;
			pinctrl-7 = <0x4f>;
			pinctrl-8 = <0x50>;
			status = "okay";

			fpc1145@0 {
				compatible = "fpc,fpc1020";
				reg = <0x0>;
				spi-max-frequency = <0xf42400>;
				fpc,gpio_reset = <0x100>;
			};
		};

		i2c@11013000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x2>;
			reg = <0x11013000 0x1000 0x11000400 0x80>;
			interrupts = <0x0 0x5f 0x8>;
			clocks = <0x2 0x38 0x2 0x2e 0x2 0x39>;
			clock-names = "main", "dma", "arb";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x493e0>;
			mediatek,use-open-drain;

			camera_main@1a {
				compatible = "mediatek,camera_main";
				reg = <0x1a>;
				status = "okay";
			};

			camera_main_af@72 {
				compatible = "mediatek,camera_main_af";
				reg = <0x72>;
				status = "okay";
			};

			camera_sub@2d {
				compatible = "mediatek,camera_sub";
				reg = <0x2d>;
				status = "okay";
			};

			camera_sub_af@0c {
				compatible = "mediatek,camera_sub_af";
				reg = <0xc>;
				status = "okay";
			};
		};

		i2c@11014000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x3>;
			reg = <0x11014000 0x1000 0x11000480 0x80>;
			interrupts = <0x0 0x60 0x8>;
			clocks = <0x2 0x3a 0x2 0x2e 0x2 0x3b>;
			clock-names = "main", "dma", "arb";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;
		};

		dvfsp@11015000 {
			compatible = "mediatek,mt6797-dvfsp";
			reg = <0x11015000 0x1000 0x12a000 0x3000>;
			interrupts = <0x0 0xa1 0x8>;
			clocks = <0x2 0x36>;
			clock-names = "i2c";
		};

		dvfs_proc2@11016000 {
			compatible = "mediatek,dvfs_proc2";
			reg = <0x11016000 0x1000>;
			interrupts = <0x0 0xa5 0x0>;
		};

		spi@11018000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x2>;
			spi-padmacro = <0x1>;
			reg = <0x11018000 0x1000>;
			interrupts = <0x0 0x84 0x8>;
			clocks = <0x2 0x46>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
		};

		spi@11019000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x3>;
			spi-padmacro = <0x0>;
			reg = <0x11019000 0x1000>;
			interrupts = <0x0 0x85 0x8>;
			clocks = <0x2 0x47>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
		};

		spi@1101a000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x4>;
			spi-padmacro = <0x0>;
			reg = <0x1101a000 0x1000>;
			interrupts = <0x0 0x86 0x8>;
			clocks = <0x2 0x48>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
		};

		spi@1101b000 {
			compatible = "mediatek,mt6797-spi";
			cell-index = <0x5>;
			spi-padmacro = <0x0>;
			reg = <0x1101b000 0x1000>;
			interrupts = <0x0 0x87 0x8>;
			clocks = <0x2 0x49>;
			clock-names = "spi-main";
			clock-frequency = <0x67f3540>;
			clock-div = <0x1>;
		};

		i2c@1101c000 {
			compatible = "mediatek,mt6797-i2c";
			id = <0x5>;
			reg = <0x1101c000 0x1000 0x11000380 0x80>;
			interrupts = <0x0 0x53 0x8>;
			clocks = <0x2 0x3c 0x2 0x2e>;
			clock-names = "main", "dma";
			clock-div = <0xa>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-frequency = <0x61a80>;
			mediatek,use-open-drain;

			nfc@28 {
				compatible = "mediatek,nfc";
				reg = <0x28>;
				status = "okay";
			};
		};

		irtx@1101d000 {
			compatible = "mediatek,irtx";
			reg = <0x1101d000 0x1000>;
			interrupts = <0x0 0xa8 0x4>;
			pwm_ch = <0x3>;
			clock-frequency = <0x18cba80>;
			clock-div = <0x1>;
			clocks = <0x2 0x4a>;
			clock-names = "clk-irtx-main";
			pinctrl-names = "irtx_gpio_default", "irtx_gpio_led_set";
			pinctrl-0 = <0x51>;
			pinctrl-1 = <0x52>;
			status = "okay";
		};

		anc_md32@11020000 {
			compatible = "mediatek,anc_md32";
			reg = <0x11020000 0x6000>;
		};

		audio@11220000 {
			compatible = "mediatek,audio";
			reg = <0x11220000 0x10000>;
			interrupts = <0x0 0x97 0x8>;
			#clock-cells = <0x1>;
			linux,phandle = <0x53>;
			phandle = <0x53>;
		};

		mt_soc_dl1_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl1";
			reg = <0x11220000 0x1000>;
			interrupts = <0x0 0x97 0x8>;
			clocks = <0x53 0x9 0x53 0x3 0x53 0x2 0x53 0x4 0x53 0x8 0x53 0x7 0x53 0x5 0x53 0x6 0x53 0x1 0x53 0xb 0x53 0xa 0x33 0xe 0x2 0x32 0x2 0x4d 0x2 0x4e 0x2 0x40 0x2 0x41 0x54 0x1b 0x54 0x1c 0x54 0x4c 0x54 0x4d 0x54 0x14 0x54 0x30 0x54 0x15 0x54 0x26 0x54 0x21 0x54 0x25 0x55 0xa 0x55 0xb 0x56>;
			clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tml_clk", "aud_adc_hires_clk", "aud_adc_hires_tml_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m", "aud_infra_26m_pad_top", "aud_infra_anc_md32", "aud_infra_anc_md32_32k", "aud_mux1_clk", "aud_mux2_clk", "top_ad_apll1_clk", "top_ad_apll2_clk", "top_mux_audio", "top_sys_pll3_d4", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_anc_md32", "top_sys_pll1_d2", "apmixed_apll1_clk", "apmixed_apll2_clk", "top_clk26m_clk";
			pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_smartpa_mode0", "aud_smartpa_mode1", "aud_smartpa_mode3", "aud_tdm_mode0", "aud_tdm_mode1", "hpdepop-pullhigh", "hpdepop-pulllow", "aud_dat_miso_off", "aud_dat_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "anc_dat_mosi_off", "anc_dat_mosi_on", "hpdepop-pullhigh_e2", "hpdepop-pulllow_e2", "audextamp_high", "audextamp_low";
			pinctrl-0 = <0x57>;
			pinctrl-1 = <0x58>;
			pinctrl-2 = <0x59>;
			pinctrl-3 = <0x5a>;
			pinctrl-4 = <0x5b>;
			pinctrl-5 = <0x5c>;
			pinctrl-6 = <0x5d>;
			pinctrl-7 = <0x5e>;
			pinctrl-8 = <0x5f>;
			pinctrl-9 = <0x60>;
			pinctrl-10 = <0x61>;
			pinctrl-11 = <0x62>;
			pinctrl-12 = <0x63>;
			pinctrl-13 = <0x64>;
			pinctrl-14 = <0x65>;
			pinctrl-15 = <0x66>;
			pinctrl-16 = <0x67>;
			pinctrl-17 = <0x68>;
			pinctrl-18 = <0x69>;
			pinctrl-19 = <0x6a>;
			pinctrl-20 = <0x6b>;
			pinctrl-21 = <0x6c>;
			pinctrl-22 = <0x6d>;
			status = "okay";
		};

		mt_soc_ul1_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_capture";
		};

		mt_soc_voice_md1@11220000 {
			compatible = "mediatek,mt_soc_pcm_voice_md1";
		};

		mt_soc_hdmi_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_hdmi";
		};

		mt_soc_uldlloopback_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_uldlloopback";
		};

		mt_soc_i2s0_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
		};

		mt_soc_mrgrx_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_mrgrx";
		};

		mt_soc_mrgrx_awb_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
		};

		mt_soc_fm_i2s_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_fm_i2s";
		};

		mt_soc_fm_i2s_awb_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
		};

		mt_soc_i2s0dl1_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
		};

		mt_soc_dl1_awb_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl1_awb";
		};

		mt_soc_voice_md1_bt@11220000 {
			compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
		};

		mt_soc_voip_bt_out@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl1_bt";
		};

		mt_soc_voip_bt_in@11220000 {
			compatible = "mediatek,mt_soc_pcm_bt_dai";
		};

		mt_soc_tdmrx_pcm@11220000 {
			compatible = "mediatek,mt_soc_tdm_capture";
		};

		mt_soc_fm_mrgtx_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_fmtx";
		};

		mt_soc_ul2_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_capture2";
		};

		mt_soc_i2s0_awb_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_i2s0_awb";
		};

		mt_soc_voice_md2@11220000 {
			compatible = "mediatek,mt_soc_pcm_voice_md2";
		};

		mt_soc_routing_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_routing";
		};

		mt_soc_voice_md2_bt@11220000 {
			compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
		};

		mt_soc_hp_impedance_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_hp_impedance";
		};

		mt_soc_codec_name@11220000 {
			compatible = "mediatek,mt_soc_codec_63xx";
			use_hp_depop_flow = <0x0>;
			use_ul_260k = <0x1>;
		};

		mt_soc_dummy_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dummy";
		};

		mt_soc_codec_dummy_name@11220000 {
			compatible = "mediatek,mt_soc_codec_dummy";
		};

		mt_soc_routing_dai_name@11220000 {
			compatible = "mediatek,mt_soc_dai_routing";
		};

		mt_soc_dai_name@11220000 {
			compatible = "mediatek,mt_soc_dai_stub";
		};

		mt_soc_dl2_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_dl2";
		};

		mt_soc_anc_pcm@11220000 {
			compatible = "mediatek,mt_soc_pcm_anc";
		};

		mt_soc_pcm_voice_ultra@11220000 {
			compatible = "mediatek,mt_soc_pcm_voice_ultra";
		};

		icusb@11200000 {
			compatible = "mediatek,icusb";
			reg = <0x11200000 0x10000 0x11210000 0x10000>;
			reg-names = "musbfsh_base", "musbfsh_sif";
			interrupts = <0x0 0x49 0x8>;
			clocks = <0x2 0x9 0x2 0x4c>;
			clock-names = "infra_icusb", "sssub_ref_clk";
		};

		usb1p_sif@11210000 {
			compatible = "mediatek,usb1p_sif";
			reg = <0x11210000 0x10000>;
		};

		usb3@11270000 {
			compatible = "mediatek,usb3";
			reg = <0x11270000 0x10000 0x11280000 0x10000 0x11290000 0x10000>;
			reg-names = "ssusb_base", "ssusb_sif", "ssusb_sif2";
			interrupts = <0x0 0x7f 0x8 0x0 0x7e 0x8>;
			interrupt-names = "musb-hdrc", "xhci";
			iddig_gpio = <0x0 0x1>;
			pinctrl-names = "usb_default", "iddig_irq_init", "drvvbus_init", "drvvbus_low", "drvvbus_high";
			pinctrl-0 = <0x6e>;
			pinctrl-1 = <0x6f>;
			pinctrl-2 = <0x70>;
			pinctrl-3 = <0x71>;
			pinctrl-4 = <0x72>;
			status = "okay";
		};

		usb3_xhci@11270000 {
			compatible = "mediatek,usb3_xhci";
			reg = <0x11270000 0x10000 0x11280000 0x10000 0x11290000 0x10000>;
			reg-names = "ssusb_base", "ssusb_sif", "ssusb_sif2";
			interrupts = <0x0 0x7e 0x8>;
			interrupt-names = "xhci";
		};

		usb_c_pinctrl@0 {
			compatible = "mediatek,usb_c_pinctrl";
			pinctrl-names = "usb_default", "redriver_c1_init", "redriver_c1_low", "redriver_c1_hiz", "redriver_c1_high", "redriver_c2_init", "redriver_c2_low", "redriver_c2_hiz", "redriver_c2_high", "fusb340_noe_init", "fusb340_noe_low", "fusb340_noe_high", "fusb340_sel_init", "fusb340_sel_low", "fusb340_sel_high";
			pinctrl-0 = <0x6e>;
			pinctrl-1 = <0x73>;
			pinctrl-2 = <0x74>;
			pinctrl-3 = <0x75>;
			pinctrl-4 = <0x76>;
			pinctrl-5 = <0x77>;
			pinctrl-6 = <0x78>;
			pinctrl-7 = <0x79>;
			pinctrl-8 = <0x7a>;
			pinctrl-9 = <0x7b>;
			pinctrl-10 = <0x7c>;
			pinctrl-11 = <0x7d>;
			pinctrl-12 = <0x7e>;
			pinctrl-13 = <0x7f>;
			pinctrl-14 = <0x80>;
			status = "okay";
		};

		usb3_phy {
			compatible = "mediatek,usb3_phy";
			clocks = <0x2 0x45 0x2 0x4b 0x2 0x4c 0x54 0x1d 0x54 0x42>;
			clock-names = "ssusb_bus_clk", "ssusb_sys_clk", "ssusb_ref_clk", "ssusb_top_sys_sel_clk", "ssusb_univpll3_d2_clk";
		};

		usb3_sif@11280000 {
			compatible = "mediatek,usb3_sif";
			reg = <0x11280000 0x10000>;
		};

		usb3_sif2@11290000 {
			compatible = "mediatek,usb3_sif2";
			reg = <0x11290000 0x10000>;
		};

		mjc_config@12000000 {
			compatible = "mediatek,mjc_config-v1";
			reg = <0x12000000 0x1000>;
			interrupts = <0x0 0xf4 0x8>;
			#clock-cells = <0x1>;
			linux,phandle = <0x3b>;
			phandle = <0x3b>;
		};

		mjc_top@12001000 {
			compatible = "mediatek,mjc_top-v1";
			reg = <0x12001000 0x1000>;
			interrupts = <0x0 0xf3 0x8>;
			clocks = <0x37 0x1 0x37 0x25 0x37 0x26 0x3b 0x1 0x3b 0x2 0x3b 0x3 0x3b 0x4 0x3b 0x6 0x33 0x3 0x33 0xc 0x54 0x19 0x54 0x50 0x54 0x41>;
			clock-names = "smi-common", "larb4-axi-asif-mm", "larb4-axi-asif-mjc", "mjc-smi-larb", "top-clk-0", "top-clk-1", "top-clk-2", "larb4-asif", "mtcmos-dis", "mtcmos-mjc", "mux_mjc", "imgpll_ck", "univpll_d5";
		};

		smi_larb4@12002000 {
			compatible = "mediatek,smi_larb4";
			reg = <0x12002000 0x1000>;
			interrupts = <0x0 0xf2 0x8>;
		};

		g3d_config@13000000 {
			compatible = "mediatek,g3d_config";
			reg = <0x13000000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x47>;
			phandle = <0x47>;
		};

		g3d_vad_config@13001000 {
			compatible = "mediatek,g3d_vad_config";
			reg = <0x13001000 0x1000>;
		};

		g3d_dfp_config@13020000 {
			compatible = "mediatek,g3d_dfp_config";
			reg = <0x13020000 0x1000>;
		};

		mali@13040000 {
			compatible = "arm,malit860", "arm,mali-t86x", "arm,malit8xx", "arm,mali-midgard";
			reg = <0x13040000 0x4000>;
			interrupts = <0x0 0x108 0x8 0x0 0x107 0x8 0x0 0x106 0x8>;
			interrupt-names = "JOB", "MMU", "GPU";
			clock-frequency = <0x29b92700>;
			clocks = <0x47 0x1 0x2 0x53 0x33 0x6 0x33 0x7 0x33 0xb 0x33 0xa 0x33 0x9 0x33 0x8 0x54 0x22 0x54 0x40 0x2 0x42 0x2 0x37 0x2 0x2e>;
			clock-names = "mfg-main", "mfg52m-vcg", "mtcmos-mfg-async", "mtcmos-mfg", "mtcmos-mfg-core0", "mtcmos-mfg-core1", "mtcmos-mfg-core2", "mtcmos-mfg-core3", "mux-mfg52m", "mux-univpll2-d8", "infra-dvfs-gpu", "infra-gpupm", "infra-ap-dma";
		};

		mmsys_config@14000000 {
			compatible = "mediatek,mmsys_config";
			reg = <0x14000000 0x1000>;
			interrupts = <0x0 0xe8 0x8>;
			#clock-cells = <0x1>;
			clocks = <0x37 0x4>;
			clock-names = "CAM_MDP";
			linux,phandle = <0x37>;
			phandle = <0x37>;
		};

		lcm_mode {
			compatible = "mediatek,lcm_mode";
			pinctrl-names = "default", "lcm_mode_00", "lcm_mode_01", "lcm_mode_02", "lcm_mode_03", "lcm_mode_04", "lcm_mode_05", "lcm_mode_07";
			pinctrl-0 = <0x81>;
			pinctrl-1 = <0x82>;
			pinctrl-2 = <0x83>;
			pinctrl-3 = <0x84>;
			pinctrl-4 = <0x85>;
			pinctrl-5 = <0x86>;
			pinctrl-6 = <0x87>;
			pinctrl-8 = <0x88>;
			lcm_power_gpio = <0xc 0x87 0x0>;
			lcm_bl_gpio = <0xc 0x3e 0x0>;
			status = "okay";
		};

		lcm_pinctrl {
			compatible = "mediatek,lcm_pinctrl";
			pinctrl-names = "state_lcm_power_output_high", "state_lcm_power_output_low", "state_lcm_reset_output_high", "state_lcm_reset_output_low";
			pinctrl-0 = <0x89>;
			pinctrl-1 = <0x8a>;
			pinctrl-2 = <0x8b>;
			pinctrl-3 = <0x8c>;
			status = "okay";
		};

		dispsys@14000000 {
			compatible = "mediatek,mt6797-dispsys";
			reg = <0x14000000 0x1000 0x1400b000 0x1000 0x1400c000 0x1000 0x1400f000 0x1000 0x14010000 0x1000 0x14011000 0x1000 0x14013000 0x1000 0x14014000 0x1000 0x14015000 0x1000 0x14016000 0x1000 0x14017000 0x1000 0x14018000 0x1000 0x14019000 0x1000 0x1401a000 0x1000 0x1401b000 0x1000 0x1401c000 0x1000 0x1401d000 0x1000 0x1401e000 0x1000 0x1100f000 0x1000 0x1401f000 0x1000 0x14020000 0x1000 0x14021000 0x1000 0x14022000 0x1000 0x14012000 0x1000 0x1400d000 0x1000 0x1400e000 0x1000 0x10215000 0x1000 0x1021e000 0x1000>;
			interrupts = <0x0 0x0 0x8 0x0 0xd5 0x8 0x0 0xd6 0x8 0x0 0xd9 0x8 0x0 0xda 0x8 0x0 0xdb 0x8 0x0 0xdd 0x8 0x0 0xde 0x8 0x0 0xdf 0x8 0x0 0xe0 0x8 0x0 0xe1 0x8 0x0 0xe2 0x8 0x0 0xe3 0x8 0x0 0xe4 0x8 0x0 0x0 0x8 0x0 0xe5 0x8 0x0 0xe6 0x8 0x0 0xe7 0x8 0x0 0x0 0x8 0x0 0xca 0x8 0x0 0xe9 0x8 0x0 0xea 0x8 0x0 0x0 0x8 0x0 0xdc 0x8 0x0 0xd7 0x8 0x0 0xd8 0x8 0x0 0x0 0x8 0x0 0x0 0x8>;
			clocks = <0x37 0x1 0x37 0x2 0x37 0x3 0x37 0x10 0x37 0x11 0x37 0x12 0x37 0x13 0x37 0x14 0x37 0x15 0x37 0x16 0x37 0x17 0x37 0x18 0x37 0x19 0x37 0x1a 0x37 0x1b 0x37 0x1c 0x37 0x1d 0x37 0x1e 0x37 0x1f 0x37 0x20 0x37 0x21 0x37 0x29 0x37 0x22 0x37 0x2a 0x37 0x23 0x37 0x24 0x37 0x27 0x2 0x2d 0x33 0x3 0x54 0x1a 0x54 0x57 0x54 0x58 0x54 0x59 0x54 0x5a 0x54 0x56 0x54 0x7 0x54 0x3f 0x54 0x47 0x54 0x48 0x54 0x4a 0x54 0x4b 0x54 0x49>;
			clock-names = "DISP0_SMI_COMMON", "DISP0_SMI_LARB0", "DISP0_SMI_LARB5", "DISP0_DISP_OVL0", "DISP0_DISP_OVL1", "DISP0_DISP_OVL0_2L", "DISP0_DISP_OVL1_2L", "DISP0_DISP_RDMA0", "DISP0_DISP_RDMA1", "DISP0_DISP_WDMA0", "DISP0_DISP_WDMA1", "DISP0_DISP_COLOR", "DISP0_DISP_CCORR", "DISP0_DISP_AAL", "DISP0_DISP_GAMMA", "DISP0_DISP_OD", "DISP0_DISP_DITHER", "DISP0_DISP_UFOE", "DISP0_DISP_DSC", "DISP0_DISP_SPLIT", "DISP1_DSI0_MM_CLOCK", "DISP1_DSI0_INTERFACE_CLOCK", "DISP1_DSI1_MM_CLOCK", "DISP1_DSI1_INTERFACE_CLOCK", "DISP1_DPI_MM_CLOCK", "DISP1_DPI_INTERFACE_CLOCK", "DISP1_DISP_OVL0_MOUT", "DISP_PWM", "DISP_MTCMOS_CLK", "MUX_DPI0", "TVDPLL_D2", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK", "MUX_PWM", "UNIVPLL2_D4", "ULPOSC_D2", "ULPOSC_D3", "ULPOSC_D8", "ULPOSC_D10", "ULPOSC_D4";
		};

		mdp_rdma0@14001000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0x14001000 0x1000>;
			interrupts = <0x0 0xcb 0x8>;
			clocks = <0x37 0x5>;
			clock-names = "MDP_RDMA0";
		};

		mdp_rdma1@14002000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0x14002000 0x1000>;
			interrupts = <0x0 0xcc 0x8>;
			clocks = <0x37 0x6>;
			clock-names = "MDP_RDMA1";
		};

		mdp_rsz0@14003000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0x14003000 0x1000>;
			interrupts = <0x0 0xcd 0x8>;
			clocks = <0x37 0x7>;
			clock-names = "MDP_RSZ0";
		};

		mdp_rsz1@14004000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0x14004000 0x1000>;
			interrupts = <0x0 0xce 0x8>;
			clocks = <0x37 0x8>;
			clock-names = "MDP_RSZ1";
		};

		mdp_rsz2@14005000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0x14005000 0x1000>;
			interrupts = <0x0 0xcf 0x8>;
			clocks = <0x37 0x9>;
			clock-names = "MDP_RSZ2";
		};

		mdp_wdma@14006000 {
			compatible = "mediatek,mdp_wdma";
			reg = <0x14006000 0x1000>;
			interrupts = <0x0 0xd2 0x8>;
			clocks = <0x37 0xc>;
			clock-names = "MDP_WDMA";
		};

		mdp_wrot0@14007000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0x14007000 0x1000>;
			interrupts = <0x0 0xd3 0x8>;
			clocks = <0x37 0xd>;
			clock-names = "MDP_WROT0";
		};

		mdp_wrot1@14008000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0x14008000 0x1000>;
			interrupts = <0x0 0xd4 0x8>;
			clocks = <0x37 0xe>;
			clock-names = "MDP_WROT1";
		};

		mdp_tdshp@14009000 {
			compatible = "mediatek,mdp_tdshp";
			reg = <0x14009000 0x1000>;
			interrupts = <0x0 0xd0 0x8>;
			clocks = <0x37 0xa>;
			clock-names = "MDP_TDSHP";
		};

		mdp_color@1400a000 {
			compatible = "mediatek,mdp_color";
			reg = <0x1400a000 0x1000>;
			interrupts = <0x0 0xd1 0x8>;
			clocks = <0x37 0xb>;
			clock-names = "MDP_COLOR";
		};

		disp_ovl0@1400b000 {
			compatible = "mediatek,disp_ovl0";
			reg = <0x1400b000 0x1000>;
			interrupts = <0x0 0xd5 0x8>;
		};

		disp_ovl1@1400c000 {
			compatible = "mediatek,disp_ovl1";
			reg = <0x1400c000 0x1000>;
			interrupts = <0x0 0xd6 0x8>;
		};

		disp_ovl0_2l@1400d000 {
			compatible = "mediatek,disp_ovl0_2l";
			reg = <0x1400d000 0x1000>;
			interrupts = <0x0 0xd7 0x8>;
		};

		disp_ovl1_2l@1400e000 {
			compatible = "mediatek,disp_ovl1_2l";
			reg = <0x1400e000 0x1000>;
			interrupts = <0x0 0xd8 0x8>;
		};

		disp_rdma0@1400f000 {
			compatible = "mediatek,disp_rdma0";
			reg = <0x1400f000 0x1000>;
			interrupts = <0x0 0xd9 0x8>;
		};

		disp_rdma1@14010000 {
			compatible = "mediatek,disp_rdma1";
			reg = <0x14010000 0x1000>;
			interrupts = <0x0 0xda 0x8>;
		};

		disp_wdma0@14011000 {
			compatible = "mediatek,disp_wdma0";
			reg = <0x14011000 0x1000>;
			interrupts = <0x0 0xdb 0x8>;
		};

		disp_wdma1@14012000 {
			compatible = "mediatek,disp_wdma1";
			reg = <0x14012000 0x1000>;
			interrupts = <0x0 0xdc 0x8>;
		};

		disp_color@14013000 {
			compatible = "mediatek,disp_color";
			reg = <0x14013000 0x1000>;
			interrupts = <0x0 0xdd 0x8>;
		};

		disp_ccorr@14014000 {
			compatible = "mediatek,disp_ccorr";
			reg = <0x14014000 0x1000>;
			interrupts = <0x0 0xde 0x8>;
		};

		disp_aal@14015000 {
			compatible = "mediatek,disp_aal";
			reg = <0x14015000 0x1000>;
			interrupts = <0x0 0xdf 0x8>;
		};

		disp_gamma@14016000 {
			compatible = "mediatek,disp_gamma";
			reg = <0x14016000 0x1000>;
			interrupts = <0x0 0xe0 0x8>;
		};

		disp_od@14017000 {
			compatible = "mediatek,disp_od";
			reg = <0x14017000 0x1000>;
			interrupts = <0x0 0xe1 0x8>;
		};

		disp_dither@14018000 {
			compatible = "mediatek,disp_dither";
			reg = <0x14018000 0x1000>;
			interrupts = <0x0 0xe2 0x8>;
		};

		dsi_ufoe@14019000 {
			compatible = "mediatek,dsi_ufoe";
			reg = <0x14019000 0x1000>;
			interrupts = <0x0 0xe3 0x8>;
		};

		dsi_dsc@1401a000 {
			compatible = "mediatek,dsi_dsc";
			reg = <0x1401a000 0x1000>;
			interrupts = <0x0 0xe4 0x8>;
		};

		dsi_split@1401b000 {
			compatible = "mediatek,dsi_split";
			reg = <0x1401b000 0x1000>;
		};

		dsi0@1401c000 {
			compatible = "mediatek,dsi0";
			reg = <0x1401c000 0x1000>;
			interrupts = <0x0 0xe5 0x8>;
		};

		dsi1@1401d000 {
			compatible = "mediatek,dsi1";
			reg = <0x1401d000 0x1000>;
			interrupts = <0x0 0xe6 0x8>;
		};

		dpi0@1401e000 {
			compatible = "mediatek,dpi0";
			reg = <0x1401e000 0x1000>;
			interrupts = <0x0 0xe7 0x8>;
		};

		mm_mutex@1401f000 {
			compatible = "mediatek,mm_mutex";
			reg = <0x1401f000 0x1000>;
			interrupts = <0x0 0xca 0x8>;
		};

		smi_larb0@14020000 {
			compatible = "mediatek,smi_larb0";
			reg = <0x14020000 0x1000>;
			interrupts = <0x0 0xe9 0x8>;
		};

		smi_larb5@14021000 {
			compatible = "mediatek,smi_larb5";
			reg = <0x14021000 0x1000>;
			interrupts = <0x0 0xea 0x8>;
		};

		smi_common@14022000 {
			compatible = "mediatek,smi_common";
			reg = <0x14022000 0x1000 0x14020000 0x1000 0x16010000 0x1000 0x1a001000 0x1000 0x17001000 0x1000 0x12002000 0x1000 0x14021000 0x1000 0x15001000 0x1000>;
			clocks = <0x37 0x1 0x37 0x2 0x38 0x4 0x39 0x7 0x3a 0x2 0x37 0x25 0x37 0x26 0x3b 0x1 0x3b 0x2 0x3b 0x3 0x3b 0x4 0x3b 0x6 0x37 0x3 0x3c 0x4 0x33 0xd 0x33 0x5 0x33 0x4 0x33 0xc 0x33 0x3>;
			clock-names = "smi-common", "smi-larb0", "vdec-larb1", "img-larb2", "venc-larb3", "mm-larb4", "mjc-larb4", "mjc_smi_larb", "mjc_top_clk_0", "mjc_top_clk_1", "mjc_top_clk_2", "mjc_larb4_asif", "smi-larb5", "img2-larb6", "mtcmos-ven", "mtcmos-vde", "mtcmos-isp", "mtcmos-mjc", "mtcmos-dis";
		};

		met_smi@14022000 {
			compatible = "mediatek,met_smi";
			reg = <0x14022000 0x1000 0x14020000 0x1000 0x16010000 0x1000 0x1a001000 0x1000 0x17001000 0x1000 0x12002000 0x1000 0x14021000 0x1000 0x15001000 0x1000>;
			clocks = <0x37 0x1 0x37 0x2 0x38 0x4 0x39 0x7 0x3a 0x2 0x37 0x25 0x37 0x26 0x3b 0x1 0x3b 0x2 0x3b 0x3 0x3b 0x4 0x3b 0x6 0x37 0x3 0x3c 0x4 0x33 0xd 0x33 0x5 0x33 0x4 0x33 0xc 0x33 0x3>;
			clock-names = "smi-common", "smi-larb0", "vdec-larb1", "img-larb2", "venc-larb3", "mjc-larb4", "mm-larb4", "mjc_smi_larb", "mjc_top_clk_0", "mjc_top_clk_1", "mjc_top_clk_2", "mjc_larb4_asif", "smi-larb5", "img2-larb6", "mtcmos-ven", "mtcmos-vde", "mtcmos-isp", "mtcmos-mjc", "mtcmos-dis";
		};

		imgsys_config@15000000 {
			compatible = "mediatek,imgsys_config";
			reg = <0x15000000 0x1000>;
			#clock-cells = <0x1>;
			clocks = <0x33 0x3 0x37 0x1 0x33 0x4 0x3c 0x4 0x3c 0x3 0x3c 0x2 0x3c 0x1 0x39 0x7 0x39 0x6 0x39 0x5 0x39 0x4 0x39 0x3 0x39 0x2 0x39 0x1>;
			clock-names = "ISP_SCP_SYS_DIS", "ISP_MM_SMI_COMMON", "ISP_SCP_SYS_ISP", "ISP_IMG_LARB6", "ISP_IMG_DIP", "ISP_IMG_DPE", "ISP_IMG_FDVT", "ISP_CAM_LARB2", "ISP_CAM_CAMSYS", "ISP_CAM_CAMTG", "ISP_CAM_SENINF", "ISP_CAM_CAMSV0", "ISP_CAM_CAMSV1", "ISP_CAM_CAMSV2";
			linux,phandle = <0x3c>;
			phandle = <0x3c>;
		};

		smi_larb6@15001000 {
			compatible = "mediatek,smi_larb6";
			reg = <0x15001000 0x1000>;
			interrupts = <0x0 0xf5 0x8>;
		};

		dip_a@15022000 {
			compatible = "mediatek,dip_a";
			reg = <0x15022000 0x4500>;
			interrupts = <0x0 0x104 0x8>;
		};

		dip_a0@15022000 {
			compatible = "mediatek,dip_a0";
			reg = <0x15022000 0x1000>;
			interrupts = <0x0 0x104 0x8>;
		};

		dip_a1@15023000 {
			compatible = "mediatek,dip_a1";
			reg = <0x15023000 0x1000>;
		};

		dip_a_nbc@15026000 {
			compatible = "mediatek,dip_a_nbc";
			reg = <0x15026000 0x1000>;
		};

		dpe@15028000 {
			compatible = "mediatek,dpe";
			reg = <0x15028000 0x1000>;
			clocks = <0x33 0x3 0x37 0x1 0x33 0x4 0x3c 0x4 0x3c 0x2>;
			clock-names = "CG_SCP_SYS_DIS", "CG_MM_SMI_COMMON", "CG_SCP_SYS_ISP", "CG_IMG_LARB6", "CG_IMG_DPE";
			interrupts = <0x0 0x105 0x8>;
		};

		fd@1502b000 {
			compatible = "mediatek,fd";
			reg = <0x1502b000 0x1000>;
			clocks = <0x33 0x3 0x37 0x1 0x33 0x4 0x3c 0x4 0x3c 0x1>;
			clock-names = "FD_CG_SCP_SYS_DIS", "FD_CG_MM_SMI_COMMON", "FD_CG_SCP_SYS_ISP", "FD_CG_IMG_LARB6", "FD_CG_IMG_FD";
			interrupts = <0x0 0x103 0x8>;
		};

		vdec_gcon@16000000 {
			compatible = "mediatek,mt6797-vdec_gcon";
			reg = <0x16000000 0x10000>;
			#clock-cells = <0x1>;
			clocks = <0x37 0x1 0x38 0x3 0x38 0x4 0x3a 0x1 0x3a 0x2 0x33 0x5 0x33 0xd 0x33 0x3>;
			clock-names = "MT_CG_DISP0_SMI_COMMON", "MT_CG_VDEC0_VDEC", "MT_CG_VDEC1_LARB", "MT_CG_VENC_LARB", "MT_CG_VENC_VENC", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_SCP_SYS_DIS";
			linux,phandle = <0x38>;
			phandle = <0x38>;
		};

		smi_larb1@16010000 {
			compatible = "mediatek,smi_larb1";
			reg = <0x16010000 0x10000>;
			interrupts = <0x0 0xf1 0x8>;
		};

		vdec@16020000 {
			compatible = "mediatek,mt6797-vdec";
			reg = <0x16020000 0x10000>;
			interrupts = <0x0 0xf0 0x8>;
		};

		vld@16021000 {
			compatible = "mediatek,mt6797-vld";
			reg = <0x16021000 0x800>;
		};

		vld_top@16021800 {
			compatible = "mediatek,mt6797-vld_top";
			reg = <0x16021800 0x800>;
		};

		mc@16022000 {
			compatible = "mediatek,mt6797-mc";
			reg = <0x16022000 0x1000>;
		};

		avc_vld@16023000 {
			compatible = "mediatek,mt6797-avc_vld";
			reg = <0x16023000 0x1000>;
		};

		avc_mv@16024000 {
			compatible = "mediatek,mt6797-avc_mv";
			reg = <0x16024000 0x1000>;
		};

		vdec_pp@16025000 {
			compatible = "mediatek,mt6797-vdec_pp";
			reg = <0x16025000 0x1000>;
		};

		vp8_vld@16026800 {
			compatible = "mediatek,mt6797-vp8_vld";
			reg = <0x16026800 0x800>;
		};

		vld2@16027800 {
			compatible = "mediatek,mt6797-vld2";
			reg = <0x16027800 0x800>;
		};

		hevc_vld@16028000 {
			compatible = "mediatek,mt6797-hevc_vld";
			reg = <0x16028000 0x1000>;
		};

		venc_gcon@17000000 {
			compatible = "mediatek,mt6797-venc_gcon";
			reg = <0x17000000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x3a>;
			phandle = <0x3a>;
		};

		smi_larb3@17001000 {
			compatible = "mediatek,smi_larb3";
			reg = <0x17001000 0x1000>;
			interrupts = <0x0 0xec 0x8>;
		};

		venc@17002000 {
			compatible = "mediatek,mt6797-venc";
			reg = <0x17002000 0x1000>;
			interrupts = <0x0 0xeb 0x8>;
		};

		jpgenc@17003000 {
			compatible = "mediatek,jpgenc";
			reg = <0x17003000 0x1000>;
			interrupts = <0x0 0xed 0x8>;
			clocks = <0x33 0x3 0x37 0x1 0x33 0xd 0x3a 0x1 0x3a 0x3>;
			clock-names = "disp-mtcmos", "disp-smi", "venc-mtcmos", "venc-larb", "venc-jpgenc";
		};

		jpgdec@17004000 {
			compatible = "mediatek,jpgdec";
			reg = <0x17004000 0x1000>;
			interrupts = <0x0 0xef 0x8>;
			clocks = <0x33 0x3 0x37 0x1 0x33 0xd 0x3a 0x1 0x3a 0x4>;
			clock-names = "disp-mtcmos", "disp-smi", "venc-mtcmos", "venc-larb", "venc-jpgdec";
		};

		consys@18070000 {
			compatible = "mediatek,mt6797-consys";
			reg = <0x18070000 0x200 0x10007000 0x100 0x10000000 0x2000 0x10006000 0x1000>;
			interrupts = <0x0 0x11c 0x8 0x0 0x11d 0x8>;
			clocks = <0x33 0x2>;
			clock-names = "conn";
			vcn18-supply = <0x2d>;
			vcn28-supply = <0x2e>;
			vcn33_bt-supply = <0x2f>;
			vcn33_wifi-supply = <0x30>;
			pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0x8d>;
			pinctrl-2 = <0x8e>;
			pinctrl-3 = <0x8f>;
			status = "okay";
		};

		wifi@180f0000 {
			compatible = "mediatek,wifi";
			reg = <0x180f0000 0x1100>;
			interrupts = <0x0 0x11b 0x8>;
			clocks = <0x2 0x2e>;
			clock-names = "wifi-dma";
		};

		gic1@19000000 {
			compatible = "mediatek,gic1";
			reg = <0x19000000 0x400000>;
		};

		camsys_config@1a000000 {
			compatible = "mediatek,camsys_config";
			reg = <0x1a000000 0x1000>;
			#clock-cells = <0x1>;
			linux,phandle = <0x39>;
			phandle = <0x39>;
		};

		smi_larb2@1a001000 {
			compatible = "mediatek,smi_larb2";
			reg = <0x1a001000 0x1000>;
			interrupts = <0x0 0x102 0x8>;
		};

		camtop@1a003000 {
			compatible = "mediatek,camtop";
			reg = <0x1a003000 0x1000>;
			interrupts = <0x0 0xf7 0x8>;
		};

		cama@1a004000 {
			compatible = "mediatek,cama";
			reg = <0x1a004000 0x1000>;
			interrupts = <0x0 0xf8 0x8>;
		};

		camb@1a005000 {
			compatible = "mediatek,camb";
			reg = <0x1a005000 0x1000>;
			interrupts = <0x0 0xf9 0x8>;
		};

		camtop_set@1a00b000 {
			compatible = "mediatek,camtop_set";
			reg = <0x1a00b000 0x1000>;
		};

		cama_set@1a00c000 {
			compatible = "mediatek,cama_set";
			reg = <0x1a00c000 0x1000>;
		};

		camb_set@1a00d000 {
			compatible = "mediatek,camb_set";
			reg = <0x1a00d000 0x1000>;
		};

		camtop_inner@1a013000 {
			compatible = "mediatek,camtop_inner";
			reg = <0x1a013000 0x1000>;
		};

		cama_inner@1a014000 {
			compatible = "mediatek,cama_inner";
			reg = <0x1a014000 0x1000>;
		};

		camb_inner@1a015000 {
			compatible = "mediatek,camb_inner";
			reg = <0x1a015000 0x1000>;
		};

		camtop_clr@1a01b000 {
			compatible = "mediatek,camtop_clr";
			reg = <0x1a01b000 0x1000>;
		};

		cama_clr@1a01c000 {
			compatible = "mediatek,cama_clr";
			reg = <0x1a01c000 0x1000>;
		};

		camb_clr@1a01d000 {
			compatible = "mediatek,camb_clr";
			reg = <0x1a01d000 0x1000>;
		};

		seninf0@1a040000 {
			compatible = "mediatek,seninf0";
			reg = <0x1a040000 0x1000>;
		};

		kd_camera_hw1@1a040000 {
			compatible = "mediatek,camera_hw";
			reg = <0x1a040000 0x1000>;
			vcama-supply = <0x90>;
			vcamd-supply = <0x91>;
			vcamaf-supply = <0x92>;
			vcamio-supply = <0x93>;
			clocks = <0x54 0xb 0x54 0x36 0x54 0x3e>;
			clock-names = "TOP_CAMTG_SEL", "TOP_UNIVPLL_D26", "TOP_UNIVPLL2_D2";
			vcama_main2-supply = <0x90>;
			vcama_sub-supply = <0x90>;
			vcamaf_main2-supply = <0x92>;
			vcamaf_sub-supply = <0x92>;
			vcamd_main2-supply = <0x91>;
			vcamd_sub-supply = <0x91>;
			vcamio_main2-supply = <0x93>;
			vcamio_sub-supply = <0x93>;
			status = "okay";
			pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1", "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1", "cam2_rst0", "cam2_rst1", "cam2_pnd0", "cam2_pnd1", "cam_ldo_vcama_0", "cam_ldo_vcama_1", "cam_ldo_vcamd_0", "cam_ldo_vcamd_1", "cam_ldo_vcamd2_0", "cam_ldo_vcamd2_1";
			pinctrl-0 = <0x94>;
			pinctrl-1 = <0x95>;
			pinctrl-2 = <0x96>;
			pinctrl-3 = <0x97>;
			pinctrl-4 = <0x98>;
			pinctrl-5 = <0x99>;
			pinctrl-6 = <0x9a>;
			pinctrl-7 = <0x9b>;
			pinctrl-8 = <0x9c>;
			pinctrl-9 = <0x9d>;
			pinctrl-10 = <0x9e>;
			pinctrl-11 = <0x9f>;
			pinctrl-12 = <0xa0>;
			pinctrl-13 = <0xa1>;
			pinctrl-14 = <0xa2>;
			pinctrl-15 = <0xa3>;
			pinctrl-16 = <0xa4>;
			pinctrl-17 = <0xa5>;
			pinctrl-18 = <0xa6>;
		};

		kd_camera_hw2@1a040000 {
			compatible = "mediatek,camera_hw2";
			reg = <0x1a040000 0x1000>;
		};

		seninf1@1a041000 {
			compatible = "mediatek,seninf1";
			reg = <0x1a041000 0x1000>;
		};

		seninf2@1a042000 {
			compatible = "mediatek,seninf2";
			reg = <0x1a042000 0x1000>;
		};

		seninf3@1a043000 {
			compatible = "mediatek,seninf3";
			reg = <0x1a043000 0x1000>;
		};

		seninf4@1a044000 {
			compatible = "mediatek,seninf4";
			reg = <0x1a044000 0x1000>;
		};

		seninf5@1a045000 {
			compatible = "mediatek,seninf5";
			reg = <0x1a045000 0x1000>;
		};

		seninf6@1a046000 {
			compatible = "mediatek,seninf6";
			reg = <0x1a046000 0x1000>;
		};

		seninf7@1a047000 {
			compatible = "mediatek,seninf7";
			reg = <0x1a047000 0x1000>;
		};

		camsv00@1a050000 {
			compatible = "mediatek,camsv00";
			reg = <0x1a050000 0x1000>;
			interrupts = <0x0 0xfc 0x8>;
		};

		camsv01@1a051000 {
			compatible = "mediatek,camsv01";
			reg = <0x1a051000 0x1000>;
			interrupts = <0x0 0xfd 0x8>;
		};

		camsv10@1a052000 {
			compatible = "mediatek,camsv10";
			reg = <0x1a052000 0x1000>;
			interrupts = <0x0 0xfe 0x8>;
		};

		camsv11@1a053000 {
			compatible = "mediatek,camsv11";
			reg = <0x1a053000 0x1000>;
			interrupts = <0x0 0xff 0x8>;
		};

		camsv20@1a054000 {
			compatible = "mediatek,camsv20";
			reg = <0x1a054000 0x1000>;
			interrupts = <0x0 0x100 0x8>;
		};

		camsv21@1a055000 {
			compatible = "mediatek,camsv21";
			reg = <0x1a055000 0x1000>;
			interrupts = <0x0 0x101 0x8>;
		};

		mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
		};

		mhl@0 {
			compatible = "mediatek,extd_dev";
		};

		gpufreq {
			compatible = "mediatek,mt6797-gpufreq";
			clocks = <0x54 0xa 0x54 0x4e 0x56>;
			clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent";
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			pinctrl-names = "mode_te_gpio", "mode_te_te", "lcm_rst_out0_gpio", "lcm_rst_out1_gpio", "lcd_bias_enp0_gpio", "lcd_bias_enp1_gpio";
			pinctrl-0 = <0xa7>;
			pinctrl-1 = <0xa8>;
			pinctrl-2 = <0xa9>;
			pinctrl-3 = <0xaa>;
			pinctrl-4 = <0xab>;
			pinctrl-5 = <0xac>;
			status = "okay";
		};

		fpc {
			compatible = "mediatek,fpc1145";
			interrupt-parent = <0xd>;
			interrupts = <0x56 0x8>;
			debounce = <0x56 0x0>;
			status = "okay";
		};

		usbphy@0 {
			compatible = "usb-nop-xceiv";
		};

		vcorefs {
			compatible = "mediatek,mt6797-vcorefs";
			clocks = <0x54 0x3 0x54 0x31 0x54 0x2>;
			clock-names = "mux_axi", "syspll_d7", "mux_ulposc_axi_ck_mux";
		};

		rf_clock_buffer@0 {
			compatible = "mediatek,rf_clock_buffer";
			mediatek,clkbuf-quantity = <0x4>;
			mediatek,clkbuf-config = <0x2 0x0 0x1 0x1>;
			mediatek,clkbuf-driving-current = <0x2 0x2 0x2 0x2>;
			status = "okay";
		};

		pmic_clock_buffer@0 {
			compatible = "mediatek,pmic_clock_buffer";
			mediatek,clkbuf-quantity = <0x4>;
			mediatek,clkbuf-config = <0x0 0x0 0x0 0x0>;
			mediatek,clkbuf-driving-current = <0x2 0x2 0x2 0x2>;
			status = "okay";
		};

		ext_buck_oc@ {
			compatible = "mediatek,mt6797-ext_buck_oc";
			status = "okay";
			interrupt-parent = <0xd>;
			interrupts = <0x3d 0x8>;
			debounce = <0x3d 0x0>;
		};

		ext_buck_vproc@ {
			compatible = "mediatek,ext_buck_vproc";
			pinctrl-names = "da9214_gpio_default";
			pinctrl-0 = <0xad>;
			status = "okay";
		};

		chr_stat@ {
			compatible = "mediatek,mt6797-chr_stat";
			status = "okay";
			interrupt-parent = <0xd>;
			interrupts = <0x42 0x8>;
			debounce = <0x42 0x0>;
		};

		eint_fusb300_det_in@ {
			compatible = "mediatek,fusb300-eint";
			interrupt-parent = <0xd>;
			interrupts = <0x57 0x8>;
			debounce = <0x57 0x0>;
			status = "okay";
		};

		otg_iddig@ {
			compatible = "mediatek,usb_iddig_bi_eint";
			interrupt-parent = <0xd>;
			interrupts = <0x5d 0x8>;
			debounce = <0x5d 0x3e800>;
			status = "okay";
		};

		touch@ {
			compatible = "mediatek,mt6797-touch";
			interrupt-parent = <0xd>;
			interrupts = <0x44 0x2>;
			debounce = <0x44 0x0>;
			status = "okay";
			vtouch-supply = <0x92>;
			tpd-resolution = <0x4b0 0x780>;
			use-tpd-button = <0x0>;
			tpd-key-num = <0x3>;
			tpd-key-local = <0x8b 0xac 0x9e 0x0>;
			tpd-key-dim-local = <0x5a 0x373 0x64 0x28 0xe6 0x373 0x64 0x28 0x172 0x373 0x64 0x28 0x0 0x0 0x0 0x0>;
			tpd-max-touch-num = <0x5>;
			tpd-filter-enable = <0x1>;
			tpd-filter-pixel-density = <0xba>;
			tpd-filter-custom-prameters = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			tpd-filter-custom-speed = <0x0 0x0 0x0>;
			pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1", "state_rst_output0", "state_rst_output1", "state_power_output0", "state_power_output1";
			pinctrl-0 = <0xae>;
			pinctrl-1 = <0xaf>;
			pinctrl-2 = <0xb0>;
			pinctrl-3 = <0xb1>;
			pinctrl-4 = <0xb2>;
			pinctrl-5 = <0xb3>;
			pinctrl-6 = <0xb4>;
			pinctrl-7 = <0xb5>;
		};

		sm100 {
			compatible = "mediatek,sm100";
		};

		accdet@ {
			compatible = "mediatek,mt6797-accdet";
			interrupt-parent = <0xd>;
			interrupts = <0x5c 0x8>;
			debounce = <0x5c 0x3e800>;
			status = "okay";
			accdet-mic-vol = <0x7>;
			headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20>;
			accdet-plugout-debounce = <0x1>;
			accdet-mic-mode = <0x6>;
			headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
			headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
			pinctrl-names = "default", "state_eint_as_int";
			pinctrl-0 = <0xb6>;
			pinctrl-1 = <0xb7>;
		};

		swtp@ {
			compatible = "mediatek, swtp-eint";
		};

		bat_notify {
			compatible = "mediatek,bat_notify";
		};

		battery {
			compatible = "mediatek,battery";
		};

		flashlight@ {
			compatible = "mediatek,mt6797-flashlight";
			pinctrl-names = "default", "hwen_high", "hwen_low";
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0xb8>;
			pinctrl-2 = <0xb9>;
			status = "okay";
		};

		gps {
			compatible = "mediatek,gps";
		};

		gps_emi {
			compatible = "mediatek,gps_emi-v1";
		};

		nfcC@0 {
			compatible = "mediatek,nfc-gpio-v2";
			gpio-ven = <0x3c>;
			gpio-rst = <0x3b>;
			gpio-eint = <0x39>;
			gpio-irq = <0x3a>;
			gpio-osc = <0x64>;
			pinctrl-names = "default", "ven_high", "ven_low", "rst_high", "rst_low", "eint_high", "eint_low", "irq_init", "osc_init", "cs_low", "mo_low", "mi_low", "sck_low";
			pinctrl-0 = <0x34>;
			pinctrl-1 = <0xba>;
			pinctrl-2 = <0xbb>;
			pinctrl-3 = <0xbc>;
			pinctrl-4 = <0xbd>;
			pinctrl-5 = <0xbe>;
			pinctrl-6 = <0xbf>;
			pinctrl-7 = <0xc0>;
			pinctrl-8 = <0xc1>;
			pinctrl-9 = <0xc2>;
			pinctrl-10 = <0xc3>;
			pinctrl-11 = <0xc4>;
			pinctrl-12 = <0xc5>;
			status = "okay";
		};

		irq_nfc1@ {
			compatible = "mediatek,irq_nfc-eint";
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "okay";
			interrupt-parent = <0xd>;
			interrupts = <0xb3 0x1>;
			debounce = <0xb3 0x0>;
		};

		fingerprint@ {
			compatible = "mediatek,goodix-fp";
		};

		ccci_util_cfg {
			compatible = "mediatek,ccci_util_cfg";
			mediatek,md1-smem-size = <0x200000>;
			mediatek,md3-smem-size = <0x200000>;
			mediatek,md1md3-smem-size = <0x200000>;
			mediatek,version = <0x1>;
		};

		i2c0@11007000 {

			bq24261@6b {
				compatible = "bq24261";
				reg = <0x6b>;
			};

			mt6306@64 {
				compatible = "mediatek,mt6306";
				reg = <0x64>;
			};
		};

		mmc0@default {
			linux,phandle = <0x3>;
			phandle = <0x3>;

			pins_cmd {
				drive-strength = [01];
			};

			pins_dat {
				drive-strength = [01];
			};

			pins_clk {
				drive-strength = [01];
			};

			pins_rst {
				drive-strength = [01];
			};

			pins_ds {
				drive-strength = [01];
			};
		};

		mmc0@register_default {
			dat0rddly = [07];
			dat1rddly = [07];
			dat2rddly = [07];
			dat3rddly = [07];
			dat4rddly = [07];
			dat5rddly = [07];
			dat6rddly = [07];
			dat7rddly = [07];
			datwrddly = [07];
			cmdrrddly = [07];
			cmdrddly = [07];
			cmd_edge = [01];
			rdata_edge = [01];
			wdata_edge = [01];
			linux,phandle = <0x4>;
			phandle = <0x4>;
		};

		mmc1@default {
			linux,phandle = <0x7>;
			phandle = <0x7>;

			pins_cmd {
				drive-strength = [06];
			};

			pins_dat {
				drive-strength = [06];
			};

			pins_clk {
				drive-strength = [06];
			};
		};

		mmc1@sdr104 {
			linux,phandle = <0x8>;
			phandle = <0x8>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [04];
			};
		};

		mmc1@sdr50 {
			linux,phandle = <0x9>;
			phandle = <0x9>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [04];
			};
		};

		mmc1@ddr50 {
			linux,phandle = <0xa>;
			phandle = <0xa>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [04];
			};
		};

		mmc1@register_default {
			dat0rddly = [00];
			dat1rddly = [00];
			dat2rddly = [00];
			dat3rddly = [00];
			datwrddly = [00];
			cmdrrddly = [00];
			cmdrddly = [00];
			cmd_edge = [01];
			rdata_edge = [01];
			wdata_edge = [01];
			linux,phandle = <0xb>;
			phandle = <0xb>;
		};
	};

	hwmsensor@0 {
		compatible = "mediatek,hwmsensor";
	};

	gsensor@0 {
		compatible = "mediatek,gsensor";
	};

	m_acc_pl@0 {
		compatible = "mediatek,m_acc_pl";
	};

	als_ps@0 {
		compatible = "mediatek,als_ps";
		pinctrl-names = "pin_default", "pin_cfg";
		pinctrl-0 = <0xc6>;
		pinctrl-1 = <0xc7>;
		status = "okay";
	};

	m_alsps_pl@0 {
		compatible = "mediatek,m_alsps_pl";
	};

	m_batch_pl@0 {
		compatible = "mediatek,m_batch_pl";
	};

	batchsensor@0 {
		compatible = "mediatek,batchsensor";
	};

	gyroscope@0 {
		compatible = "mediatek,gyroscope";
		interrupt-parent = <0xd>;
		interrupts = <0x3f 0x4>;
		debounce = <0x3f 0x0>;
		status = "okay";
		pinctrl-names = "pin_default", "pin_cfg";
		pinctrl-0 = <0xc8>;
		pinctrl-1 = <0xc9>;
	};

	pdrsensor@0 {
		compatible = "mediatek,pdrsensor";
	};

	uncali_gyro@0 {
		compatible = "mediatek,uncali_gyro";
	};

	m_gyro_pl@0 {
		compatible = "mediatek,m_gyro_pl";
	};

	barometer@0 {
		compatible = "mediatek,barometer";
	};

	m_baro_pl@0 {
		compatible = "mediatek,m_baro_pl";
	};

	humidity@0 {
		compatible = "mediatek,humidity";
	};

	m_hmdy_pl@0 {
		compatible = "mediatek,m_hmdy_pl";
	};

	msensor@0 {
		compatible = "mediatek,msensor";
		interrupt-parent = <0xd>;
		interrupts = <0x40 0x4>;
		debounce = <0x40 0x0>;
		status = "okay";
	};

	uncali_mag@0 {
		compatible = "mediatek,uncali_mag";
	};

	m_mag_pl@0 {
		compatible = "mediatek,m_mag_pl";
	};

	orientation@0 {
		compatible = "mediatek,orientation";
	};

	pedometer@0 {
		compatible = "mediatek,pedometer";
	};

	wake_gesture@0 {
		compatible = "mediatek,wake_gesture";
	};

	pick_up@0 {
		compatible = "mediatek,pick_up";
	};

	glance_gesture@0 {
		compatible = "mediatek,glance_gesture";
	};

	tilt@0 {
		compatible = "mediatek,tilt_detector";
	};

	answer_call@0 {
		compatible = "mediatek,answer_call";
	};

	activity@0 {
		compatible = "mediatek,activity";
	};

	step_counter@0 {
		compatible = "mediatek,step_counter";
	};

	rotationvector@0 {
		compatible = "mediatek,rotationvector";
	};

	gamerotvec@0 {
		compatible = "mediatek,gamerotvec";
	};

	gmagrotvec@0 {
		compatible = "mediatek,gmagrotvec";
	};

	linearaccel@0 {
		compatible = "mediatek,linearaccel";
	};

	gravity@0 {
		compatible = "mediatek,gravity";
	};

	scp_sensorHub@0 {
		compatible = "mediatek,sensorHub";
	};

	shf {
		compatible = "mediatek,shf";
	};

	cam_cal_drv {
		compatible = "mediatek,cam_cal_drv";
		main_bus = <0x2>;
		sub_bus = <0x3>;
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x2>;
		#size-cells = <0x2>;

		irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		log {
			compatible = "android,trusty-log-v1";
		};

		virtio {
			compatible = "android,trusty-virtio-v1";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};
	};

	lcm_params {
		compatible = "mediatek,lcm_params-r63419_wqhd_truly_phantom_2k_cmd_ok";
		lcm_params-types = <0x2 0x0 0x3 0x1>;
		lcm_params-resolution = <0x5a0 0xa00>;
		lcm_params-io_select_mode;
		lcm_params-dbi-port;
		lcm_params-dbi-clock_freq;
		lcm_params-dbi-data_width;
		lcm_params-dbi-data_format;
		lcm_params-dbi-cpu_write_bits;
		lcm_params-dbi-io_driving_current;
		lcm_params-dbi-msb_io_driving_current;
		lcm_params-dbi-ctrl_io_driving_current;
		lcm_params-dbi-te_mode;
		lcm_params-dbi-te_edge_polarity;
		lcm_params-dbi-te_hs_delay_cnt;
		lcm_params-dbi-te_vs_width_cnt;
		lcm_params-dbi-te_vs_width_cnt_div;
		lcm_params-dbi-serial-params0;
		lcm_params-dbi-serial-params1;
		lcm_params-dbi-serial-params2;
		lcm_params-dbi-parallel-params0;
		lcm_params-dbi-parallel-params1;
		lcm_params-dpi-mipi_pll_clk_ref;
		lcm_params-dpi-mipi_pll_clk_div1;
		lcm_params-dpi-mipi_pll_clk_div2;
		lcm_params-dpi-mipi_pll_clk_fbk_div;
		lcm_params-dpi-dpi_clk_div;
		lcm_params-dpi-dpi_clk_duty;
		lcm_params-dpi-PLL_CLOCK;
		lcm_params-dpi-dpi_clock;
		lcm_params-dpi-ssc_disable;
		lcm_params-dpi-ssc_range;
		lcm_params-dpi-width;
		lcm_params-dpi-height;
		lcm_params-dpi-bg_width;
		lcm_params-dpi-bg_height;
		lcm_params-dpi-clk_pol;
		lcm_params-dpi-de_pol;
		lcm_params-dpi-vsync_pol;
		lcm_params-dpi-hsync_pol;
		lcm_params-dpi-hsync_pulse_width;
		lcm_params-dpi-hsync_back_porch;
		lcm_params-dpi-hsync_front_porch;
		lcm_params-dpi-vsync_pulse_width;
		lcm_params-dpi-vsync_back_porch;
		lcm_params-dpi-vsync_front_porch;
		lcm_params-dpi-format;
		lcm_params-dpi-rgb_order;
		lcm_params-dpi-is_serial_output;
		lcm_params-dpi-i2x_en;
		lcm_params-dpi-i2x_edge;
		lcm_params-dpi-embsync;
		lcm_params-dpi-lvds_tx_en;
		lcm_params-dpi-bit_swap;
		lcm_params-dpi-intermediat_buffer_num;
		lcm_params-dpi-io_driving_current;
		lcm_params-dpi-lsb_io_driving_current;
		lcm_params-dsi-mode = <0x0>;
		lcm_params-dsi-switch_mode;
		lcm_params-dsi-DSI_WMEM_CONTI;
		lcm_params-dsi-DSI_RMEM_CONTI;
		lcm_params-dsi-VC_NUM;
		lcm_params-dsi-lane_num = <0x4>;
		lcm_params-dsi-data_format = <0x0 0x0 0x0 0x2>;
		lcm_params-dsi-intermediat_buffer_num;
		lcm_params-dsi-ps = <0x2>;
		lcm_params-dsi-word_count;
		lcm_params-dsi-packet_size = <0x100>;
		lcm_params-dsi-vertical_sync_active = <0x4>;
		lcm_params-dsi-vertical_backporch = <0x4>;
		lcm_params-dsi-vertical_frontporch = <0x8>;
		lcm_params-dsi-vertical_frontporch_for_low_power;
		lcm_params-dsi-vertical_active_line = <0xa00>;
		lcm_params-dsi-horizontal_sync_active = <0xa>;
		lcm_params-dsi-horizontal_backporch = <0x1e>;
		lcm_params-dsi-horizontal_frontporch = <0x3c>;
		lcm_params-dsi-horizontal_blanking_pixel;
		lcm_params-dsi-horizontal_active_pixel = <0x5a0>;
		lcm_params-dsi-horizontal_bllp;
		lcm_params-dsi-line_byte;
		lcm_params-dsi-horizontal_sync_active_byte;
		lcm_params-dsi-horizontal_backportch_byte;
		lcm_params-dsi-horizontal_frontporch_byte;
		lcm_params-dsi-rgb_byte;
		lcm_params-dsi-horizontal_sync_active_word_count;
		lcm_params-dsi-horizontal_backporch_word_count;
		lcm_params-dsi-horizontal_frontporch_word_count;
		lcm_params-dsi-HS_TRAIL;
		lcm_params-dsi-ZERO;
		lcm_params-dsi-HS_PRPR;
		lcm_params-dsi-LPX;
		lcm_params-dsi-TA_SACK;
		lcm_params-dsi-TA_GET;
		lcm_params-dsi-TA_SURE;
		lcm_params-dsi-TA_GO;
		lcm_params-dsi-CLK_TRAIL;
		lcm_params-dsi-CLK_ZERO;
		lcm_params-dsi-LPX_WAIT;
		lcm_params-dsi-CONT_DET;
		lcm_params-dsi-CLK_HS_PRPR;
		lcm_params-dsi-CLK_HS_POST;
		lcm_params-dsi-DA_HS_EXIT;
		lcm_params-dsi-CLK_HS_EXIT;
		lcm_params-dsi-pll_select;
		lcm_params-dsi-pll_div1;
		lcm_params-dsi-pll_div2;
		lcm_params-dsi-fbk_div;
		lcm_params-dsi-fbk_sel;
		lcm_params-dsi-rg_bir;
		lcm_params-dsi-rg_bic;
		lcm_params-dsi-rg_bp;
		lcm_params-dsi-pll_clock = <0x1a7>;
		lcm_params-dsi-dsi_clock;
		lcm_params-dsi-ssc_disable = <0x0>;
		lcm_params-dsi-ssc_range = <0x3>;
		lcm_params-dsi-compatibility_for_nvk;
		lcm_params-dsi-cont_clock;
		lcm_params-dsi-ufoe_enable = <0x1>;
		lcm_params-dsi-ufoe_params = <0x0 0x1 0x0 0x0>;
		lcm_params-dsi-edp_panel;
		lcm_params-dsi-customization_esd_check_enable = <0x0>;
		lcm_params-dsi-esd_check_enable = <0x1>;
		lcm_params-dsi-lcm_int_te_monitor;
		lcm_params-dsi-lcm_int_te_period;
		lcm_params-dsi-lcm_ext_te_monitor;
		lcm_params-dsi-lcm_ext_te_enable;
		lcm_params-dsi-noncont_clock;
		lcm_params-dsi-noncont_clock_period;
		lcm_params-dsi-clk_lp_per_line_enable;
		lcm_params-dsi-lcm_esd_check_table0 = <0x53 0x1 0x2c 0x0>;
		lcm_params-dsi-lcm_esd_check_table1;
		lcm_params-dsi-lcm_esd_check_table2;
		lcm_params-dsi-switch_mode_enable;
		lcm_params-dsi-dual_dsi_type = <0x1>;
		lcm_params-dsi-lane_swap_en = <0x1>;
		lcm_params-dsi-lane_swap0 = <0x4 0x2 0x1 0x0 0x3 0x3>;
		lcm_params-dsi-lane_swap1 = <0x2 0x4 0x3 0x1 0x0 0x4>;
		lcm_params-dsi-vertical_vfp_lp;
		lcm_params-physical_width = <0x4a>;
		lcm_params-physical_height = <0x84>;
		lcm_params-physical_width_um = <0x12318>;
		lcm_params-physical_height_um = <0x20580>;
		lcm_params-od_table_size;
		lcm_params-od_table;
	};

	lcm_ops {
		compatible = "mediatek,lcm_ops-r63419_wqhd_truly_phantom_2k_cmd_ok";
		init = <0x1 0x1 0x1 0x0 0x1 0x2 0x1 0x1 0x1 0x3 0x1 0x1 0x3 0x2 0x1 0x5 0x2 0x1 0x2 0x0 0xe 0x2 0x1 0x2 0x1 0xe 0x3 0x1 0x1 0x1 0x3 0x2 0x1 0x1 0x3 0x1 0x1 0x0 0x3 0x2 0x1 0xa 0x3 0x1 0x1 0x1 0x3 0x2 0x1 0xa 0x4 0x5 0x3 0x36 0x1 0x40 0x4 0x5 0x3 0xb0 0x1 0x0 0x4 0x5 0x3 0xd6 0x1 0x1 0x4 0x5 0x5 0xb3 0x3 0x4 0x0 0x0 0x4 0x5 0x3 0xb4 0x1 0x0 0x4 0x5 0x4 0xb6 0x2 0x3a 0xd3 0x4 0x5 0x3 0xbe 0x1 0x4 0x4 0x5 0x5 0xc3 0x3 0x0 0x0 0x0 0x4 0x5 0x3 0xc5 0x1 0x0 0x4 0x5 0x6 0xc0 0x4 0x0 0x0 0x0 0x0 0x4 0x5 0x25 0xc1 0x23 0x0 0x61 0x0 0x20 0x8c 0xa4 0x16 0xfb 0xbf 0x98 0x83 0x9a 0x7b 0xcf 0x35 0x74 0x4c 0xf9 0x9f 0x2d 0x95 0x88 0x0 0x0 0x0 0x0 0x0 0x0 0x2 0x63 0x23 0x3 0x0 0xff 0x11 0x4 0x5 0xa 0xc2 0x8 0xa 0xa 0x0 0x8 0x8 0xf0 0x0 0x4 0x4 0x5 0x10 0xc4 0xe 0x70 0x0 0x0 0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x1 0x5 0x1 0x4 0x5 0x17 0xc6 0x15 0x5a 0x29 0x29 0x1 0x1 0x0 0x2 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6 0x15 0x8 0x5a 0x4 0x5 0x11 0xcb 0xf 0x7f 0xe0 0x7 0xff 0x0 0x0 0x0 0x0 0x54 0xe0 0x7 0x2a 0xc8 0x0 0x0 0x4 0x5 0x3 0xcc 0x1 0x11 0x4 0x5 0xf 0xd7 0xd 0x82 0xff 0x21 0x8e 0x8c 0xf1 0x87 0x3f 0x7e 0x10 0x0 0x0 0x8f 0x4 0x5 0x4 0xd9 0x2 0x0 0x0 0x4 0x5 0x6 0xd0 0x4 0x11 0x17 0x17 0xfd 0x4 0x5 0x12 0xd2 0x10 0xcd 0x2b 0x2b 0x33 0x12 0x33 0x33 0x33 0x77 0x77 0x33 0x33 0x33 0x0 0x0 0x0 0x4 0x5 0x9 0xd5 0x7 0x6 0x0 0x0 0x1 0x1e 0x1 0x1e 0x4 0x5 0x20 0xc7 0x1e 0x0 0xc 0x14 0x1d 0x2c 0x3a 0x44 0x54 0x38 0x40 0x4c 0x59 0x63 0x6b 0x7f 0x0 0xc 0x14 0x1d 0x2c 0x3a 0x44 0x54 0x38 0x40 0x4c 0x59 0x63 0x6b 0x7f 0x4 0x5 0x15 0xc8 0x13 0x1 0x0 0x0 0x0 0x0 0xfc 0xef 0x0 0x0 0x0 0x0 0xfc 0xef 0x0 0x0 0x0 0x0 0xfc 0xf 0x4 0x5 0x9 0xb8 0x7 0x57 0x3d 0x19 0x1e 0xa 0x50 0x50 0x4 0x5 0x9 0xb9 0x7 0x6f 0x3d 0x28 0x3c 0x14 0xc8 0xc8 0x4 0x5 0x9 0xba 0x7 0xb5 0x33 0x41 0x64 0x23 0xa0 0xa0 0x4 0x5 0x1b 0xce 0x19 0x55 0x40 0x49 0x53 0x59 0x5e 0x63 0x68 0x6e 0x74 0x7e 0x8a 0x98 0xa8 0xbb 0xd0 0xff 0x4 0x0 0x4 0x4 0x0 0x0 0x69 0x5a 0x4 0x5 0x3 0xb0 0x1 0x3 0x4 0x5 0x3 0x35 0x1 0x0 0x4 0x5 0x3 0x53 0x1 0x2c 0x4 0x5 0x2 0x29 0x0 0x3 0x2 0x1 0x14 0x4 0x5 0x2 0x11 0x0 0x3 0x2 0x1 0x78>;
		compare_id = <0x3 0x1 0x1 0x1 0x3 0x2 0x1 0xa 0x3 0x1 0x1 0x0 0x3 0x2 0x1 0xa 0x3 0x1 0x1 0x1 0x3 0x2 0x1 0xa 0x4 0x4 0x5 0x1 0x0 0x37 0x5 0x0 0x4 0x7 0x7 0xbf 0x3 0x19>;
		suspend = <0x4 0x5 0x2 0x28 0x0 0x3 0x2 0x1 0x14 0x4 0x5 0x2 0x10 0x0 0x4 0x5 0x3 0xb0 0x1 0x0 0x4 0x5 0x3 0xb1 0x1 0x1 0x3 0x2 0x1 0x50 0x1 0x1 0x1 0x0 0x1 0x2 0x1 0x1 0x1 0x3 0x1 0x0>;
		backlight_cmdq = <0x4 0xa 0x3 0x51 0x1 0xff>;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x1e605000>;
	};

	led@0 {
		compatible = "mediatek,red";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@1 {
		compatible = "mediatek,green";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@2 {
		compatible = "mediatek,blue";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@3 {
		compatible = "mediatek,jogball-backlight";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@4 {
		compatible = "mediatek,keyboard-backlight";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@5 {
		compatible = "mediatek,button-backlight";
		led_mode = <0x0>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	led@6 {
		compatible = "mediatek,lcd-backlight";
		led_mode = <0x5>;
		data = <0x1>;
		pwm_config = <0x0 0x0 0x0 0x0 0x0>;
	};

	vibrator@0 {
		compatible = "mediatek,vibrator";
		vib_timer = <0x19>;
		vib_limit = <0x9>;
		vib_vol = <0x5>;
	};

	cust_accel@0 {
		compatible = "mediatek,mc3410";
		i2c_num = <0x1>;
		i2c_addr = <0x4c 0x0 0x0 0x0>;
		direction = <0x7>;
		power_id = <0xffff>;
		power_vol = <0x0>;
		firlen = <0x0>;
		is_batch_supported = <0x0>;
	};

	cust_alsps@0 {
		compatible = "mediatek,cm36558";
		i2c_num = <0x1>;
		i2c_addr = <0x51 0x0 0x0 0x0>;
		polling_mode_ps = <0x0>;
		polling_mode_als = <0x1>;
		power_id = <0xffff>;
		power_vol = <0x0>;
		als_level = <0x0 0x148 0x35d 0x561 0xc35 0x1e29 0x1e57 0x314d 0x5a16 0x6f0e 0x81fa 0xb80c 0xe15e 0xe15e 0xffff>;
		als_value = <0x0 0x85 0x130 0x1f6 0x3ec 0x7d5 0xbf2 0x138d 0x1f48 0x271a 0x2ee0 0x3e80 0x4e20 0x4e20 0x4e20 0x4e20>;
		ps_threshold_high = <0x1a>;
		ps_threshold_low = <0x15>;
		is_batch_supported_ps = <0x0>;
		is_batch_supported_als = <0x0>;
	};
};
