
Day7_assi2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001310  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  080014a0  080014a0  000024a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001628  08001628  00003050  2**0
                  CONTENTS
  4 .ARM          00000008  08001628  08001628  00002628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001630  08001630  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001630  08001630  00002630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001634  08001634  00002634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08001638  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003050  2**0
                  CONTENTS
 10 .bss          0000016c  20000050  20000050  00003050  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003050  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 13 .debug_info   000019ad  00000000  00000000  0000307a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000745  00000000  00000000  00004a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  00005170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e4  00000000  00000000  000052c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000146e  00000000  00000000  000053ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001e58  00000000  00000000  0000681a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c2f1  00000000  00000000  00008672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00094963  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a40  00000000  00000000  000949a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000953e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005e  00000000  00000000  00095407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001488 	.word	0x08001488

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001488 	.word	0x08001488

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LedInit>:


#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000288:	4b28      	ldr	r3, [pc, #160]	@ (800032c <LedInit+0xac>)
 800028a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800028c:	4a27      	ldr	r2, [pc, #156]	@ (800032c <LedInit+0xac>)
 800028e:	f043 0308 	orr.w	r3, r3, #8
 8000292:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 8000294:	4b26      	ldr	r3, [pc, #152]	@ (8000330 <LedInit+0xb0>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	0052      	lsls	r2, r2, #1
 800029c:	3201      	adds	r2, #1
 800029e:	2101      	movs	r1, #1
 80002a0:	fa01 f202 	lsl.w	r2, r1, r2
 80002a4:	43d2      	mvns	r2, r2
 80002a6:	4611      	mov	r1, r2
 80002a8:	4a21      	ldr	r2, [pc, #132]	@ (8000330 <LedInit+0xb0>)
 80002aa:	400b      	ands	r3, r1
 80002ac:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 80002ae:	4b20      	ldr	r3, [pc, #128]	@ (8000330 <LedInit+0xb0>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	687a      	ldr	r2, [r7, #4]
 80002b4:	0052      	lsls	r2, r2, #1
 80002b6:	2101      	movs	r1, #1
 80002b8:	fa01 f202 	lsl.w	r2, r1, r2
 80002bc:	4611      	mov	r1, r2
 80002be:	4a1c      	ldr	r2, [pc, #112]	@ (8000330 <LedInit+0xb0>)
 80002c0:	430b      	orrs	r3, r1
 80002c2:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000330 <LedInit+0xb0>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	0052      	lsls	r2, r2, #1
 80002cc:	3201      	adds	r2, #1
 80002ce:	2101      	movs	r1, #1
 80002d0:	4091      	lsls	r1, r2
 80002d2:	687a      	ldr	r2, [r7, #4]
 80002d4:	0052      	lsls	r2, r2, #1
 80002d6:	2001      	movs	r0, #1
 80002d8:	fa00 f202 	lsl.w	r2, r0, r2
 80002dc:	430a      	orrs	r2, r1
 80002de:	43d2      	mvns	r2, r2
 80002e0:	4611      	mov	r1, r2
 80002e2:	4a13      	ldr	r2, [pc, #76]	@ (8000330 <LedInit+0xb0>)
 80002e4:	400b      	ands	r3, r1
 80002e6:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80002e8:	4b11      	ldr	r3, [pc, #68]	@ (8000330 <LedInit+0xb0>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	687a      	ldr	r2, [r7, #4]
 80002ee:	0052      	lsls	r2, r2, #1
 80002f0:	3201      	adds	r2, #1
 80002f2:	2101      	movs	r1, #1
 80002f4:	4091      	lsls	r1, r2
 80002f6:	687a      	ldr	r2, [r7, #4]
 80002f8:	0052      	lsls	r2, r2, #1
 80002fa:	2001      	movs	r0, #1
 80002fc:	fa00 f202 	lsl.w	r2, r0, r2
 8000300:	430a      	orrs	r2, r1
 8000302:	43d2      	mvns	r2, r2
 8000304:	4611      	mov	r1, r2
 8000306:	4a0a      	ldr	r2, [pc, #40]	@ (8000330 <LedInit+0xb0>)
 8000308:	400b      	ands	r3, r1
 800030a:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 800030c:	4b08      	ldr	r3, [pc, #32]	@ (8000330 <LedInit+0xb0>)
 800030e:	685b      	ldr	r3, [r3, #4]
 8000310:	2101      	movs	r1, #1
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	fa01 f202 	lsl.w	r2, r1, r2
 8000318:	43d2      	mvns	r2, r2
 800031a:	4611      	mov	r1, r2
 800031c:	4a04      	ldr	r2, [pc, #16]	@ (8000330 <LedInit+0xb0>)
 800031e:	400b      	ands	r3, r1
 8000320:	6053      	str	r3, [r2, #4]
}
 8000322:	bf00      	nop
 8000324:	370c      	adds	r7, #12
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	40023800 	.word	0x40023800
 8000330:	40020c00 	.word	0x40020c00

08000334 <LedOn>:

void LedOn(uint32_t pin) {
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 800033c:	4b07      	ldr	r3, [pc, #28]	@ (800035c <LedOn+0x28>)
 800033e:	695b      	ldr	r3, [r3, #20]
 8000340:	2101      	movs	r1, #1
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	fa01 f202 	lsl.w	r2, r1, r2
 8000348:	4611      	mov	r1, r2
 800034a:	4a04      	ldr	r2, [pc, #16]	@ (800035c <LedOn+0x28>)
 800034c:	430b      	orrs	r3, r1
 800034e:	6153      	str	r3, [r2, #20]
}
 8000350:	bf00      	nop
 8000352:	370c      	adds	r7, #12
 8000354:	46bd      	mov	sp, r7
 8000356:	bc80      	pop	{r7}
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	40020c00 	.word	0x40020c00

08000360 <LedOff>:

void LedOff(uint32_t pin) {
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 8000368:	4b07      	ldr	r3, [pc, #28]	@ (8000388 <LedOff+0x28>)
 800036a:	695b      	ldr	r3, [r3, #20]
 800036c:	2101      	movs	r1, #1
 800036e:	687a      	ldr	r2, [r7, #4]
 8000370:	fa01 f202 	lsl.w	r2, r1, r2
 8000374:	43d2      	mvns	r2, r2
 8000376:	4611      	mov	r1, r2
 8000378:	4a03      	ldr	r2, [pc, #12]	@ (8000388 <LedOff+0x28>)
 800037a:	400b      	ands	r3, r1
 800037c:	6153      	str	r3, [r2, #20]
}
 800037e:	bf00      	nop
 8000380:	370c      	adds	r7, #12
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr
 8000388:	40020c00 	.word	0x40020c00

0800038c <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
	int c=0;
 8000392:	2300      	movs	r3, #0
 8000394:	617b      	str	r3, [r7, #20]
	char s[20];

	SystemInit();
 8000396:	f000 f91d 	bl	80005d4 <SystemInit>
	LedInit(LED_RED);
 800039a:	200e      	movs	r0, #14
 800039c:	f7ff ff70 	bl	8000280 <LedInit>
	LedInit(LED_BLUE);
 80003a0:	200f      	movs	r0, #15
 80003a2:	f7ff ff6d 	bl	8000280 <LedInit>
	UartInit(BAUD_9600);
 80003a6:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80003aa:	f000 f949 	bl	8000640 <UartInit>
	SwitchInit(SWITCH);
 80003ae:	2000      	movs	r0, #0
 80003b0:	f000 f864 	bl	800047c <SwitchInit>
	while(1) {
		UartPuts("Choose Below: \n");
 80003b4:	481d      	ldr	r0, [pc, #116]	@ (800042c <main+0xa0>)
 80003b6:	f000 f9dd 	bl	8000774 <UartPuts>
		UartPuts("\r1. Red LED ON\n");
 80003ba:	481d      	ldr	r0, [pc, #116]	@ (8000430 <main+0xa4>)
 80003bc:	f000 f9da 	bl	8000774 <UartPuts>
		UartPuts("\r2.Red LED OFF\n");
 80003c0:	481c      	ldr	r0, [pc, #112]	@ (8000434 <main+0xa8>)
 80003c2:	f000 f9d7 	bl	8000774 <UartPuts>
		UartPuts("\r3/ Blue LED ON\n");
 80003c6:	481c      	ldr	r0, [pc, #112]	@ (8000438 <main+0xac>)
 80003c8:	f000 f9d4 	bl	8000774 <UartPuts>
		UartPuts("\r4.Blue LED OFF\n");
 80003cc:	481b      	ldr	r0, [pc, #108]	@ (800043c <main+0xb0>)
 80003ce:	f000 f9d1 	bl	8000774 <UartPuts>
		UartGets(s);
 80003d2:	463b      	mov	r3, r7
 80003d4:	4618      	mov	r0, r3
 80003d6:	f000 f9e9 	bl	80007ac <UartGets>
		sscanf(s,"%d", &c);
 80003da:	f107 0214 	add.w	r2, r7, #20
 80003de:	463b      	mov	r3, r7
 80003e0:	4917      	ldr	r1, [pc, #92]	@ (8000440 <main+0xb4>)
 80003e2:	4618      	mov	r0, r3
 80003e4:	f000 fa32 	bl	800084c <siscanf>

		switch(c) {
 80003e8:	697b      	ldr	r3, [r7, #20]
 80003ea:	3b01      	subs	r3, #1
 80003ec:	2b03      	cmp	r3, #3
 80003ee:	d8e1      	bhi.n	80003b4 <main+0x28>
 80003f0:	a201      	add	r2, pc, #4	@ (adr r2, 80003f8 <main+0x6c>)
 80003f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f6:	bf00      	nop
 80003f8:	08000409 	.word	0x08000409
 80003fc:	08000411 	.word	0x08000411
 8000400:	08000419 	.word	0x08000419
 8000404:	08000421 	.word	0x08000421

		case 1:LedOn(LED_RED);
 8000408:	200e      	movs	r0, #14
 800040a:	f7ff ff93 	bl	8000334 <LedOn>
		break;
 800040e:	e00c      	b.n	800042a <main+0x9e>
		case 2:LedOff(LED_RED);
 8000410:	200e      	movs	r0, #14
 8000412:	f7ff ffa5 	bl	8000360 <LedOff>
		break;
 8000416:	e008      	b.n	800042a <main+0x9e>
		case 3:LedOn(LED_BLUE);
 8000418:	200f      	movs	r0, #15
 800041a:	f7ff ff8b 	bl	8000334 <LedOn>
		break;
 800041e:	e004      	b.n	800042a <main+0x9e>
		case 4:LedOff(LED_BLUE);
 8000420:	200f      	movs	r0, #15
 8000422:	f7ff ff9d 	bl	8000360 <LedOff>
		break;
 8000426:	bf00      	nop
 8000428:	e7c4      	b.n	80003b4 <main+0x28>
		UartPuts("Choose Below: \n");
 800042a:	e7c3      	b.n	80003b4 <main+0x28>
 800042c:	080014a0 	.word	0x080014a0
 8000430:	080014b0 	.word	0x080014b0
 8000434:	080014c0 	.word	0x080014c0
 8000438:	080014d0 	.word	0x080014d0
 800043c:	080014e4 	.word	0x080014e4
 8000440:	080014f8 	.word	0x080014f8

08000444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800044e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000452:	2b00      	cmp	r3, #0
 8000454:	db0b      	blt.n	800046e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000456:	79fb      	ldrb	r3, [r7, #7]
 8000458:	f003 021f 	and.w	r2, r3, #31
 800045c:	4906      	ldr	r1, [pc, #24]	@ (8000478 <__NVIC_EnableIRQ+0x34>)
 800045e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000462:	095b      	lsrs	r3, r3, #5
 8000464:	2001      	movs	r0, #1
 8000466:	fa00 f202 	lsl.w	r2, r0, r2
 800046a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800046e:	bf00      	nop
 8000470:	370c      	adds	r7, #12
 8000472:	46bd      	mov	sp, r7
 8000474:	bc80      	pop	{r7}
 8000476:	4770      	bx	lr
 8000478:	e000e100 	.word	0xe000e100

0800047c <SwitchInit>:
 */


#include "switch.h"

void SwitchInit(uint32_t pin) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000484:	4b2a      	ldr	r3, [pc, #168]	@ (8000530 <SwitchInit+0xb4>)
 8000486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000488:	4a29      	ldr	r2, [pc, #164]	@ (8000530 <SwitchInit+0xb4>)
 800048a:	f043 0301 	orr.w	r3, r3, #1
 800048e:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as input (in MODER)
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000490:	4b28      	ldr	r3, [pc, #160]	@ (8000534 <SwitchInit+0xb8>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	0052      	lsls	r2, r2, #1
 8000498:	3201      	adds	r2, #1
 800049a:	2101      	movs	r1, #1
 800049c:	4091      	lsls	r1, r2
 800049e:	687a      	ldr	r2, [r7, #4]
 80004a0:	0052      	lsls	r2, r2, #1
 80004a2:	2001      	movs	r0, #1
 80004a4:	fa00 f202 	lsl.w	r2, r0, r2
 80004a8:	430a      	orrs	r2, r1
 80004aa:	43d2      	mvns	r2, r2
 80004ac:	4611      	mov	r1, r2
 80004ae:	4a21      	ldr	r2, [pc, #132]	@ (8000534 <SwitchInit+0xb8>)
 80004b0:	400b      	ands	r3, r1
 80004b2:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000534 <SwitchInit+0xb8>)
 80004b6:	689b      	ldr	r3, [r3, #8]
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	0052      	lsls	r2, r2, #1
 80004bc:	3201      	adds	r2, #1
 80004be:	2101      	movs	r1, #1
 80004c0:	4091      	lsls	r1, r2
 80004c2:	687a      	ldr	r2, [r7, #4]
 80004c4:	0052      	lsls	r2, r2, #1
 80004c6:	2001      	movs	r0, #1
 80004c8:	fa00 f202 	lsl.w	r2, r0, r2
 80004cc:	430a      	orrs	r2, r1
 80004ce:	43d2      	mvns	r2, r2
 80004d0:	4611      	mov	r1, r2
 80004d2:	4a18      	ldr	r2, [pc, #96]	@ (8000534 <SwitchInit+0xb8>)
 80004d4:	400b      	ands	r3, r1
 80004d6:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004d8:	4b16      	ldr	r3, [pc, #88]	@ (8000534 <SwitchInit+0xb8>)
 80004da:	68db      	ldr	r3, [r3, #12]
 80004dc:	687a      	ldr	r2, [r7, #4]
 80004de:	0052      	lsls	r2, r2, #1
 80004e0:	3201      	adds	r2, #1
 80004e2:	2101      	movs	r1, #1
 80004e4:	4091      	lsls	r1, r2
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	0052      	lsls	r2, r2, #1
 80004ea:	2001      	movs	r0, #1
 80004ec:	fa00 f202 	lsl.w	r2, r0, r2
 80004f0:	430a      	orrs	r2, r1
 80004f2:	43d2      	mvns	r2, r2
 80004f4:	4611      	mov	r1, r2
 80004f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000534 <SwitchInit+0xb8>)
 80004f8:	400b      	ands	r3, r1
 80004fa:	60d3      	str	r3, [r2, #12]
	// enable falling edge detection (in FTSR)
	EXTI->FTSR |= BV(SWITCH);
 80004fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <SwitchInit+0xbc>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	4a0d      	ldr	r2, [pc, #52]	@ (8000538 <SwitchInit+0xbc>)
 8000502:	f043 0301 	orr.w	r3, r3, #1
 8000506:	60d3      	str	r3, [r2, #12]
	// enable (unmask) exti interrupt (in IMR)
	EXTI->IMR |= BV(SWITCH);
 8000508:	4b0b      	ldr	r3, [pc, #44]	@ (8000538 <SwitchInit+0xbc>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a0a      	ldr	r2, [pc, #40]	@ (8000538 <SwitchInit+0xbc>)
 800050e:	f043 0301 	orr.w	r3, r3, #1
 8000512:	6013      	str	r3, [r2, #0]
	// select exti interrupt (in SYSCFG->EXTICRx)
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 8000514:	4b09      	ldr	r3, [pc, #36]	@ (800053c <SwitchInit+0xc0>)
 8000516:	689b      	ldr	r3, [r3, #8]
 8000518:	4a08      	ldr	r2, [pc, #32]	@ (800053c <SwitchInit+0xc0>)
 800051a:	f023 030f 	bic.w	r3, r3, #15
 800051e:	6093      	str	r3, [r2, #8]
	// enable exti in NVIC (ISER or NVIC_EnableIRQ())
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 8000520:	2006      	movs	r0, #6
 8000522:	f7ff ff8f 	bl	8000444 <__NVIC_EnableIRQ>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40023800 	.word	0x40023800
 8000534:	40020000 	.word	0x40020000
 8000538:	40013c00 	.word	0x40013c00
 800053c:	40013800 	.word	0x40013800

08000540 <EXTI0_IRQHandler>:

// Global flag for interrupt
volatile int exti0_flag = 0;

// Switch EXTT0 IRQ Handler
void EXTI0_IRQHandler(void) {
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
    // Acknowledge interrupt (in PR)
	EXTI->PR |= BV(SWITCH);
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <EXTI0_IRQHandler+0x20>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	4a05      	ldr	r2, [pc, #20]	@ (8000560 <EXTI0_IRQHandler+0x20>)
 800054a:	f043 0301 	orr.w	r3, r3, #1
 800054e:	6153      	str	r3, [r2, #20]
	// Handle interrupt
	exti0_flag = 1;
 8000550:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <EXTI0_IRQHandler+0x24>)
 8000552:	2201      	movs	r2, #1
 8000554:	601a      	str	r2, [r3, #0]
}
 8000556:	bf00      	nop
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40013c00 	.word	0x40013c00
 8000564:	2000006c 	.word	0x2000006c

08000568 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000570:	4a14      	ldr	r2, [pc, #80]	@ (80005c4 <_sbrk+0x5c>)
 8000572:	4b15      	ldr	r3, [pc, #84]	@ (80005c8 <_sbrk+0x60>)
 8000574:	1ad3      	subs	r3, r2, r3
 8000576:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800057c:	4b13      	ldr	r3, [pc, #76]	@ (80005cc <_sbrk+0x64>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d102      	bne.n	800058a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000584:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <_sbrk+0x64>)
 8000586:	4a12      	ldr	r2, [pc, #72]	@ (80005d0 <_sbrk+0x68>)
 8000588:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800058a:	4b10      	ldr	r3, [pc, #64]	@ (80005cc <_sbrk+0x64>)
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	4413      	add	r3, r2
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	429a      	cmp	r2, r3
 8000596:	d207      	bcs.n	80005a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000598:	f000 f984 	bl	80008a4 <__errno>
 800059c:	4603      	mov	r3, r0
 800059e:	220c      	movs	r2, #12
 80005a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005a6:	e009      	b.n	80005bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005a8:	4b08      	ldr	r3, [pc, #32]	@ (80005cc <_sbrk+0x64>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005ae:	4b07      	ldr	r3, [pc, #28]	@ (80005cc <_sbrk+0x64>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4413      	add	r3, r2
 80005b6:	4a05      	ldr	r2, [pc, #20]	@ (80005cc <_sbrk+0x64>)
 80005b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80005ba:	68fb      	ldr	r3, [r7, #12]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3718      	adds	r7, #24
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20020000 	.word	0x20020000
 80005c8:	00000400 	.word	0x00000400
 80005cc:	20000070 	.word	0x20000070
 80005d0:	200001c0 	.word	0x200001c0

080005d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  DWT_Init();
 80005d8:	f000 f802 	bl	80005e0 <DWT_Init>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80005e4:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <DWT_Init+0x58>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	4a13      	ldr	r2, [pc, #76]	@ (8000638 <DWT_Init+0x58>)
 80005ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80005ee:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <DWT_Init+0x58>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	4a10      	ldr	r2, [pc, #64]	@ (8000638 <DWT_Init+0x58>)
 80005f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005fa:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80005fc:	4b0f      	ldr	r3, [pc, #60]	@ (800063c <DWT_Init+0x5c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a0e      	ldr	r2, [pc, #56]	@ (800063c <DWT_Init+0x5c>)
 8000602:	f023 0301 	bic.w	r3, r3, #1
 8000606:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000608:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <DWT_Init+0x5c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a0b      	ldr	r2, [pc, #44]	@ (800063c <DWT_Init+0x5c>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000614:	4b09      	ldr	r3, [pc, #36]	@ (800063c <DWT_Init+0x5c>)
 8000616:	2200      	movs	r2, #0
 8000618:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800061a:	bf00      	nop
    __ASM volatile ("NOP");
 800061c:	bf00      	nop
    __ASM volatile ("NOP");
 800061e:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000620:	4b06      	ldr	r3, [pc, #24]	@ (800063c <DWT_Init+0x5c>)
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	2b00      	cmp	r3, #0
 8000626:	bf0c      	ite	eq
 8000628:	2301      	moveq	r3, #1
 800062a:	2300      	movne	r3, #0
 800062c:	b2db      	uxtb	r3, r3
}
 800062e:	4618      	mov	r0, r3
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	e000edf0 	.word	0xe000edf0
 800063c:	e0001000 	.word	0xe0001000

08000640 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000648:	4b31      	ldr	r3, [pc, #196]	@ (8000710 <UartInit+0xd0>)
 800064a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064c:	4a30      	ldr	r2, [pc, #192]	@ (8000710 <UartInit+0xd0>)
 800064e:	f043 0301 	orr.w	r3, r3, #1
 8000652:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000654:	4b2f      	ldr	r3, [pc, #188]	@ (8000714 <UartInit+0xd4>)
 8000656:	6a1b      	ldr	r3, [r3, #32]
 8000658:	4a2e      	ldr	r2, [pc, #184]	@ (8000714 <UartInit+0xd4>)
 800065a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800065e:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000660:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <UartInit+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a2b      	ldr	r2, [pc, #172]	@ (8000714 <UartInit+0xd4>)
 8000666:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800066a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 800066c:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <UartInit+0xd4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a28      	ldr	r2, [pc, #160]	@ (8000714 <UartInit+0xd4>)
 8000672:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000676:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000678:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <UartInit+0xd4>)
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	4a25      	ldr	r2, [pc, #148]	@ (8000714 <UartInit+0xd4>)
 800067e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000682:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000684:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <UartInit+0xd4>)
 8000686:	68db      	ldr	r3, [r3, #12]
 8000688:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <UartInit+0xd4>)
 800068a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800068e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000690:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <UartInit+0xd4>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	4a1f      	ldr	r2, [pc, #124]	@ (8000714 <UartInit+0xd4>)
 8000696:	f023 030c 	bic.w	r3, r3, #12
 800069a:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 800069c:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <UartInit+0xd0>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000710 <UartInit+0xd0>)
 80006a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006a6:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80006a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <UartInit+0xd8>)
 80006aa:	220c      	movs	r2, #12
 80006ac:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80006ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <UartInit+0xd8>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80006b4:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <UartInit+0xd8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006c0:	d016      	beq.n	80006f0 <UartInit+0xb0>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80006c8:	d816      	bhi.n	80006f8 <UartInit+0xb8>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80006d0:	d004      	beq.n	80006dc <UartInit+0x9c>
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80006d8:	d005      	beq.n	80006e6 <UartInit+0xa6>
 80006da:	e00d      	b.n	80006f8 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <UartInit+0xd8>)
 80006de:	f240 6283 	movw	r2, #1667	@ 0x683
 80006e2:	609a      	str	r2, [r3, #8]
			break;
 80006e4:	e008      	b.n	80006f8 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <UartInit+0xd8>)
 80006e8:	f240 12a1 	movw	r2, #417	@ 0x1a1
 80006ec:	609a      	str	r2, [r3, #8]
			break;
 80006ee:	e003      	b.n	80006f8 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 80006f0:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <UartInit+0xd8>)
 80006f2:	228b      	movs	r2, #139	@ 0x8b
 80006f4:	609a      	str	r2, [r3, #8]
			break;
 80006f6:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80006f8:	4b07      	ldr	r3, [pc, #28]	@ (8000718 <UartInit+0xd8>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	4a06      	ldr	r2, [pc, #24]	@ (8000718 <UartInit+0xd8>)
 80006fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000702:	60d3      	str	r3, [r2, #12]
}
 8000704:	bf00      	nop
 8000706:	370c      	adds	r7, #12
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40020000 	.word	0x40020000
 8000718:	40004400 	.word	0x40004400

0800071c <UartPutch>:

void UartPutch(uint8_t ch) {
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000726:	bf00      	nop
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <UartPutch+0x28>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000730:	2b00      	cmp	r3, #0
 8000732:	d0f9      	beq.n	8000728 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000734:	4a03      	ldr	r2, [pc, #12]	@ (8000744 <UartPutch+0x28>)
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	6053      	str	r3, [r2, #4]
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr
 8000744:	40004400 	.word	0x40004400

08000748 <UartGetch>:

uint8_t UartGetch(void) {
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
	// wait until RDR is not empty (i.e. new byte received)
	while((USART2->SR & BV(USART_SR_RXNE_Pos)) == 0)
 800074e:	bf00      	nop
 8000750:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <UartGetch+0x28>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f003 0320 	and.w	r3, r3, #32
 8000758:	2b00      	cmp	r3, #0
 800075a:	d0f9      	beq.n	8000750 <UartGetch+0x8>
		;
	// read received byte from RDR
	char ch = USART2->DR;
 800075c:	4b04      	ldr	r3, [pc, #16]	@ (8000770 <UartGetch+0x28>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	71fb      	strb	r3, [r7, #7]
	return ch;
 8000762:	79fb      	ldrb	r3, [r7, #7]
}
 8000764:	4618      	mov	r0, r3
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40004400 	.word	0x40004400

08000774 <UartPuts>:

void UartPuts(char str[]) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	e009      	b.n	8000796 <UartPuts+0x22>
		UartPutch(str[i]);
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	4413      	add	r3, r2
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffc6 	bl	800071c <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	3301      	adds	r3, #1
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	687a      	ldr	r2, [r7, #4]
 800079a:	4413      	add	r3, r2
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1ef      	bne.n	8000782 <UartPuts+0xe>
}
 80007a2:	bf00      	nop
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <UartGets>:

void UartGets(char str[]) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
	int i=0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
	char ch;
	do {
		ch = UartGetch();
 80007b8:	f7ff ffc6 	bl	8000748 <UartGetch>
 80007bc:	4603      	mov	r3, r0
 80007be:	72fb      	strb	r3, [r7, #11]
		str[i] = ch;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	701a      	strb	r2, [r3, #0]
		i++;
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	3301      	adds	r3, #1
 80007ce:	60fb      	str	r3, [r7, #12]
	} while(ch != '\r');
 80007d0:	7afb      	ldrb	r3, [r7, #11]
 80007d2:	2b0d      	cmp	r3, #13
 80007d4:	d1f0      	bne.n	80007b8 <UartGets+0xc>
	str[i] = '\n';
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	4413      	add	r3, r2
 80007dc:	220a      	movs	r2, #10
 80007de:	701a      	strb	r2, [r3, #0]
	i++;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	3301      	adds	r3, #1
 80007e4:	60fb      	str	r3, [r7, #12]
	str[i] = '\0';
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	2200      	movs	r2, #0
 80007ee:	701a      	strb	r2, [r3, #0]
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007f8:	480d      	ldr	r0, [pc, #52]	@ (8000830 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007fc:	f7ff feea 	bl	80005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <LoopForever+0x6>)
  ldr r1, =_edata
 8000802:	490d      	ldr	r1, [pc, #52]	@ (8000838 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000804:	4a0d      	ldr	r2, [pc, #52]	@ (800083c <LoopForever+0xe>)
  movs r3, #0
 8000806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000808:	e002      	b.n	8000810 <LoopCopyDataInit>

0800080a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800080c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080e:	3304      	adds	r3, #4

08000810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000814:	d3f9      	bcc.n	800080a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000816:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000818:	4c0a      	ldr	r4, [pc, #40]	@ (8000844 <LoopForever+0x16>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800081c:	e001      	b.n	8000822 <LoopFillZerobss>

0800081e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000820:	3204      	adds	r2, #4

08000822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000824:	d3fb      	bcc.n	800081e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000826:	f000 f843 	bl	80008b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800082a:	f7ff fdaf 	bl	800038c <main>

0800082e <LoopForever>:

LoopForever:
  b LoopForever
 800082e:	e7fe      	b.n	800082e <LoopForever>
  ldr   r0, =_estack
 8000830:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000838:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 800083c:	08001638 	.word	0x08001638
  ldr r2, =_sbss
 8000840:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000844:	200001bc 	.word	0x200001bc

08000848 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000848:	e7fe      	b.n	8000848 <ADC_IRQHandler>
	...

0800084c <siscanf>:
 800084c:	b40e      	push	{r1, r2, r3}
 800084e:	b530      	push	{r4, r5, lr}
 8000850:	b09c      	sub	sp, #112	@ 0x70
 8000852:	ac1f      	add	r4, sp, #124	@ 0x7c
 8000854:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8000858:	f854 5b04 	ldr.w	r5, [r4], #4
 800085c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000860:	9002      	str	r0, [sp, #8]
 8000862:	9006      	str	r0, [sp, #24]
 8000864:	f7ff fcb4 	bl	80001d0 <strlen>
 8000868:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <siscanf+0x4c>)
 800086a:	9003      	str	r0, [sp, #12]
 800086c:	9007      	str	r0, [sp, #28]
 800086e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000870:	480a      	ldr	r0, [pc, #40]	@ (800089c <siscanf+0x50>)
 8000872:	9401      	str	r4, [sp, #4]
 8000874:	2300      	movs	r3, #0
 8000876:	930f      	str	r3, [sp, #60]	@ 0x3c
 8000878:	9314      	str	r3, [sp, #80]	@ 0x50
 800087a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800087e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8000882:	462a      	mov	r2, r5
 8000884:	4623      	mov	r3, r4
 8000886:	a902      	add	r1, sp, #8
 8000888:	6800      	ldr	r0, [r0, #0]
 800088a:	f000 f987 	bl	8000b9c <__ssvfiscanf_r>
 800088e:	b01c      	add	sp, #112	@ 0x70
 8000890:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000894:	b003      	add	sp, #12
 8000896:	4770      	bx	lr
 8000898:	080008a1 	.word	0x080008a1
 800089c:	20000000 	.word	0x20000000

080008a0 <__seofread>:
 80008a0:	2000      	movs	r0, #0
 80008a2:	4770      	bx	lr

080008a4 <__errno>:
 80008a4:	4b01      	ldr	r3, [pc, #4]	@ (80008ac <__errno+0x8>)
 80008a6:	6818      	ldr	r0, [r3, #0]
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	20000000 	.word	0x20000000

080008b0 <__libc_init_array>:
 80008b0:	b570      	push	{r4, r5, r6, lr}
 80008b2:	4d0d      	ldr	r5, [pc, #52]	@ (80008e8 <__libc_init_array+0x38>)
 80008b4:	4c0d      	ldr	r4, [pc, #52]	@ (80008ec <__libc_init_array+0x3c>)
 80008b6:	1b64      	subs	r4, r4, r5
 80008b8:	10a4      	asrs	r4, r4, #2
 80008ba:	2600      	movs	r6, #0
 80008bc:	42a6      	cmp	r6, r4
 80008be:	d109      	bne.n	80008d4 <__libc_init_array+0x24>
 80008c0:	4d0b      	ldr	r5, [pc, #44]	@ (80008f0 <__libc_init_array+0x40>)
 80008c2:	4c0c      	ldr	r4, [pc, #48]	@ (80008f4 <__libc_init_array+0x44>)
 80008c4:	f000 fde0 	bl	8001488 <_init>
 80008c8:	1b64      	subs	r4, r4, r5
 80008ca:	10a4      	asrs	r4, r4, #2
 80008cc:	2600      	movs	r6, #0
 80008ce:	42a6      	cmp	r6, r4
 80008d0:	d105      	bne.n	80008de <__libc_init_array+0x2e>
 80008d2:	bd70      	pop	{r4, r5, r6, pc}
 80008d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80008d8:	4798      	blx	r3
 80008da:	3601      	adds	r6, #1
 80008dc:	e7ee      	b.n	80008bc <__libc_init_array+0xc>
 80008de:	f855 3b04 	ldr.w	r3, [r5], #4
 80008e2:	4798      	blx	r3
 80008e4:	3601      	adds	r6, #1
 80008e6:	e7f2      	b.n	80008ce <__libc_init_array+0x1e>
 80008e8:	08001630 	.word	0x08001630
 80008ec:	08001630 	.word	0x08001630
 80008f0:	08001630 	.word	0x08001630
 80008f4:	08001634 	.word	0x08001634

080008f8 <__retarget_lock_acquire_recursive>:
 80008f8:	4770      	bx	lr

080008fa <__retarget_lock_release_recursive>:
 80008fa:	4770      	bx	lr

080008fc <_free_r>:
 80008fc:	b538      	push	{r3, r4, r5, lr}
 80008fe:	4605      	mov	r5, r0
 8000900:	2900      	cmp	r1, #0
 8000902:	d041      	beq.n	8000988 <_free_r+0x8c>
 8000904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000908:	1f0c      	subs	r4, r1, #4
 800090a:	2b00      	cmp	r3, #0
 800090c:	bfb8      	it	lt
 800090e:	18e4      	addlt	r4, r4, r3
 8000910:	f000 f8e0 	bl	8000ad4 <__malloc_lock>
 8000914:	4a1d      	ldr	r2, [pc, #116]	@ (800098c <_free_r+0x90>)
 8000916:	6813      	ldr	r3, [r2, #0]
 8000918:	b933      	cbnz	r3, 8000928 <_free_r+0x2c>
 800091a:	6063      	str	r3, [r4, #4]
 800091c:	6014      	str	r4, [r2, #0]
 800091e:	4628      	mov	r0, r5
 8000920:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000924:	f000 b8dc 	b.w	8000ae0 <__malloc_unlock>
 8000928:	42a3      	cmp	r3, r4
 800092a:	d908      	bls.n	800093e <_free_r+0x42>
 800092c:	6820      	ldr	r0, [r4, #0]
 800092e:	1821      	adds	r1, r4, r0
 8000930:	428b      	cmp	r3, r1
 8000932:	bf01      	itttt	eq
 8000934:	6819      	ldreq	r1, [r3, #0]
 8000936:	685b      	ldreq	r3, [r3, #4]
 8000938:	1809      	addeq	r1, r1, r0
 800093a:	6021      	streq	r1, [r4, #0]
 800093c:	e7ed      	b.n	800091a <_free_r+0x1e>
 800093e:	461a      	mov	r2, r3
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	b10b      	cbz	r3, 8000948 <_free_r+0x4c>
 8000944:	42a3      	cmp	r3, r4
 8000946:	d9fa      	bls.n	800093e <_free_r+0x42>
 8000948:	6811      	ldr	r1, [r2, #0]
 800094a:	1850      	adds	r0, r2, r1
 800094c:	42a0      	cmp	r0, r4
 800094e:	d10b      	bne.n	8000968 <_free_r+0x6c>
 8000950:	6820      	ldr	r0, [r4, #0]
 8000952:	4401      	add	r1, r0
 8000954:	1850      	adds	r0, r2, r1
 8000956:	4283      	cmp	r3, r0
 8000958:	6011      	str	r1, [r2, #0]
 800095a:	d1e0      	bne.n	800091e <_free_r+0x22>
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	6053      	str	r3, [r2, #4]
 8000962:	4408      	add	r0, r1
 8000964:	6010      	str	r0, [r2, #0]
 8000966:	e7da      	b.n	800091e <_free_r+0x22>
 8000968:	d902      	bls.n	8000970 <_free_r+0x74>
 800096a:	230c      	movs	r3, #12
 800096c:	602b      	str	r3, [r5, #0]
 800096e:	e7d6      	b.n	800091e <_free_r+0x22>
 8000970:	6820      	ldr	r0, [r4, #0]
 8000972:	1821      	adds	r1, r4, r0
 8000974:	428b      	cmp	r3, r1
 8000976:	bf04      	itt	eq
 8000978:	6819      	ldreq	r1, [r3, #0]
 800097a:	685b      	ldreq	r3, [r3, #4]
 800097c:	6063      	str	r3, [r4, #4]
 800097e:	bf04      	itt	eq
 8000980:	1809      	addeq	r1, r1, r0
 8000982:	6021      	streq	r1, [r4, #0]
 8000984:	6054      	str	r4, [r2, #4]
 8000986:	e7ca      	b.n	800091e <_free_r+0x22>
 8000988:	bd38      	pop	{r3, r4, r5, pc}
 800098a:	bf00      	nop
 800098c:	200001b8 	.word	0x200001b8

08000990 <sbrk_aligned>:
 8000990:	b570      	push	{r4, r5, r6, lr}
 8000992:	4e0f      	ldr	r6, [pc, #60]	@ (80009d0 <sbrk_aligned+0x40>)
 8000994:	460c      	mov	r4, r1
 8000996:	6831      	ldr	r1, [r6, #0]
 8000998:	4605      	mov	r5, r0
 800099a:	b911      	cbnz	r1, 80009a2 <sbrk_aligned+0x12>
 800099c:	f000 fc34 	bl	8001208 <_sbrk_r>
 80009a0:	6030      	str	r0, [r6, #0]
 80009a2:	4621      	mov	r1, r4
 80009a4:	4628      	mov	r0, r5
 80009a6:	f000 fc2f 	bl	8001208 <_sbrk_r>
 80009aa:	1c43      	adds	r3, r0, #1
 80009ac:	d103      	bne.n	80009b6 <sbrk_aligned+0x26>
 80009ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80009b2:	4620      	mov	r0, r4
 80009b4:	bd70      	pop	{r4, r5, r6, pc}
 80009b6:	1cc4      	adds	r4, r0, #3
 80009b8:	f024 0403 	bic.w	r4, r4, #3
 80009bc:	42a0      	cmp	r0, r4
 80009be:	d0f8      	beq.n	80009b2 <sbrk_aligned+0x22>
 80009c0:	1a21      	subs	r1, r4, r0
 80009c2:	4628      	mov	r0, r5
 80009c4:	f000 fc20 	bl	8001208 <_sbrk_r>
 80009c8:	3001      	adds	r0, #1
 80009ca:	d1f2      	bne.n	80009b2 <sbrk_aligned+0x22>
 80009cc:	e7ef      	b.n	80009ae <sbrk_aligned+0x1e>
 80009ce:	bf00      	nop
 80009d0:	200001b4 	.word	0x200001b4

080009d4 <_malloc_r>:
 80009d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009d8:	1ccd      	adds	r5, r1, #3
 80009da:	f025 0503 	bic.w	r5, r5, #3
 80009de:	3508      	adds	r5, #8
 80009e0:	2d0c      	cmp	r5, #12
 80009e2:	bf38      	it	cc
 80009e4:	250c      	movcc	r5, #12
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	4606      	mov	r6, r0
 80009ea:	db01      	blt.n	80009f0 <_malloc_r+0x1c>
 80009ec:	42a9      	cmp	r1, r5
 80009ee:	d904      	bls.n	80009fa <_malloc_r+0x26>
 80009f0:	230c      	movs	r3, #12
 80009f2:	6033      	str	r3, [r6, #0]
 80009f4:	2000      	movs	r0, #0
 80009f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80009fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ad0 <_malloc_r+0xfc>
 80009fe:	f000 f869 	bl	8000ad4 <__malloc_lock>
 8000a02:	f8d8 3000 	ldr.w	r3, [r8]
 8000a06:	461c      	mov	r4, r3
 8000a08:	bb44      	cbnz	r4, 8000a5c <_malloc_r+0x88>
 8000a0a:	4629      	mov	r1, r5
 8000a0c:	4630      	mov	r0, r6
 8000a0e:	f7ff ffbf 	bl	8000990 <sbrk_aligned>
 8000a12:	1c43      	adds	r3, r0, #1
 8000a14:	4604      	mov	r4, r0
 8000a16:	d158      	bne.n	8000aca <_malloc_r+0xf6>
 8000a18:	f8d8 4000 	ldr.w	r4, [r8]
 8000a1c:	4627      	mov	r7, r4
 8000a1e:	2f00      	cmp	r7, #0
 8000a20:	d143      	bne.n	8000aaa <_malloc_r+0xd6>
 8000a22:	2c00      	cmp	r4, #0
 8000a24:	d04b      	beq.n	8000abe <_malloc_r+0xea>
 8000a26:	6823      	ldr	r3, [r4, #0]
 8000a28:	4639      	mov	r1, r7
 8000a2a:	4630      	mov	r0, r6
 8000a2c:	eb04 0903 	add.w	r9, r4, r3
 8000a30:	f000 fbea 	bl	8001208 <_sbrk_r>
 8000a34:	4581      	cmp	r9, r0
 8000a36:	d142      	bne.n	8000abe <_malloc_r+0xea>
 8000a38:	6821      	ldr	r1, [r4, #0]
 8000a3a:	1a6d      	subs	r5, r5, r1
 8000a3c:	4629      	mov	r1, r5
 8000a3e:	4630      	mov	r0, r6
 8000a40:	f7ff ffa6 	bl	8000990 <sbrk_aligned>
 8000a44:	3001      	adds	r0, #1
 8000a46:	d03a      	beq.n	8000abe <_malloc_r+0xea>
 8000a48:	6823      	ldr	r3, [r4, #0]
 8000a4a:	442b      	add	r3, r5
 8000a4c:	6023      	str	r3, [r4, #0]
 8000a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8000a52:	685a      	ldr	r2, [r3, #4]
 8000a54:	bb62      	cbnz	r2, 8000ab0 <_malloc_r+0xdc>
 8000a56:	f8c8 7000 	str.w	r7, [r8]
 8000a5a:	e00f      	b.n	8000a7c <_malloc_r+0xa8>
 8000a5c:	6822      	ldr	r2, [r4, #0]
 8000a5e:	1b52      	subs	r2, r2, r5
 8000a60:	d420      	bmi.n	8000aa4 <_malloc_r+0xd0>
 8000a62:	2a0b      	cmp	r2, #11
 8000a64:	d917      	bls.n	8000a96 <_malloc_r+0xc2>
 8000a66:	1961      	adds	r1, r4, r5
 8000a68:	42a3      	cmp	r3, r4
 8000a6a:	6025      	str	r5, [r4, #0]
 8000a6c:	bf18      	it	ne
 8000a6e:	6059      	strne	r1, [r3, #4]
 8000a70:	6863      	ldr	r3, [r4, #4]
 8000a72:	bf08      	it	eq
 8000a74:	f8c8 1000 	streq.w	r1, [r8]
 8000a78:	5162      	str	r2, [r4, r5]
 8000a7a:	604b      	str	r3, [r1, #4]
 8000a7c:	4630      	mov	r0, r6
 8000a7e:	f000 f82f 	bl	8000ae0 <__malloc_unlock>
 8000a82:	f104 000b 	add.w	r0, r4, #11
 8000a86:	1d23      	adds	r3, r4, #4
 8000a88:	f020 0007 	bic.w	r0, r0, #7
 8000a8c:	1ac2      	subs	r2, r0, r3
 8000a8e:	bf1c      	itt	ne
 8000a90:	1a1b      	subne	r3, r3, r0
 8000a92:	50a3      	strne	r3, [r4, r2]
 8000a94:	e7af      	b.n	80009f6 <_malloc_r+0x22>
 8000a96:	6862      	ldr	r2, [r4, #4]
 8000a98:	42a3      	cmp	r3, r4
 8000a9a:	bf0c      	ite	eq
 8000a9c:	f8c8 2000 	streq.w	r2, [r8]
 8000aa0:	605a      	strne	r2, [r3, #4]
 8000aa2:	e7eb      	b.n	8000a7c <_malloc_r+0xa8>
 8000aa4:	4623      	mov	r3, r4
 8000aa6:	6864      	ldr	r4, [r4, #4]
 8000aa8:	e7ae      	b.n	8000a08 <_malloc_r+0x34>
 8000aaa:	463c      	mov	r4, r7
 8000aac:	687f      	ldr	r7, [r7, #4]
 8000aae:	e7b6      	b.n	8000a1e <_malloc_r+0x4a>
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	42a3      	cmp	r3, r4
 8000ab6:	d1fb      	bne.n	8000ab0 <_malloc_r+0xdc>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	6053      	str	r3, [r2, #4]
 8000abc:	e7de      	b.n	8000a7c <_malloc_r+0xa8>
 8000abe:	230c      	movs	r3, #12
 8000ac0:	6033      	str	r3, [r6, #0]
 8000ac2:	4630      	mov	r0, r6
 8000ac4:	f000 f80c 	bl	8000ae0 <__malloc_unlock>
 8000ac8:	e794      	b.n	80009f4 <_malloc_r+0x20>
 8000aca:	6005      	str	r5, [r0, #0]
 8000acc:	e7d6      	b.n	8000a7c <_malloc_r+0xa8>
 8000ace:	bf00      	nop
 8000ad0:	200001b8 	.word	0x200001b8

08000ad4 <__malloc_lock>:
 8000ad4:	4801      	ldr	r0, [pc, #4]	@ (8000adc <__malloc_lock+0x8>)
 8000ad6:	f7ff bf0f 	b.w	80008f8 <__retarget_lock_acquire_recursive>
 8000ada:	bf00      	nop
 8000adc:	200001b0 	.word	0x200001b0

08000ae0 <__malloc_unlock>:
 8000ae0:	4801      	ldr	r0, [pc, #4]	@ (8000ae8 <__malloc_unlock+0x8>)
 8000ae2:	f7ff bf0a 	b.w	80008fa <__retarget_lock_release_recursive>
 8000ae6:	bf00      	nop
 8000ae8:	200001b0 	.word	0x200001b0

08000aec <_sungetc_r>:
 8000aec:	b538      	push	{r3, r4, r5, lr}
 8000aee:	1c4b      	adds	r3, r1, #1
 8000af0:	4614      	mov	r4, r2
 8000af2:	d103      	bne.n	8000afc <_sungetc_r+0x10>
 8000af4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8000af8:	4628      	mov	r0, r5
 8000afa:	bd38      	pop	{r3, r4, r5, pc}
 8000afc:	8993      	ldrh	r3, [r2, #12]
 8000afe:	f023 0320 	bic.w	r3, r3, #32
 8000b02:	8193      	strh	r3, [r2, #12]
 8000b04:	6853      	ldr	r3, [r2, #4]
 8000b06:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000b08:	b2cd      	uxtb	r5, r1
 8000b0a:	b18a      	cbz	r2, 8000b30 <_sungetc_r+0x44>
 8000b0c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	dd08      	ble.n	8000b24 <_sungetc_r+0x38>
 8000b12:	6823      	ldr	r3, [r4, #0]
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	6022      	str	r2, [r4, #0]
 8000b18:	f803 5c01 	strb.w	r5, [r3, #-1]
 8000b1c:	6863      	ldr	r3, [r4, #4]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	6063      	str	r3, [r4, #4]
 8000b22:	e7e9      	b.n	8000af8 <_sungetc_r+0xc>
 8000b24:	4621      	mov	r1, r4
 8000b26:	f000 fb34 	bl	8001192 <__submore>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d0f1      	beq.n	8000b12 <_sungetc_r+0x26>
 8000b2e:	e7e1      	b.n	8000af4 <_sungetc_r+0x8>
 8000b30:	6921      	ldr	r1, [r4, #16]
 8000b32:	6822      	ldr	r2, [r4, #0]
 8000b34:	b141      	cbz	r1, 8000b48 <_sungetc_r+0x5c>
 8000b36:	4291      	cmp	r1, r2
 8000b38:	d206      	bcs.n	8000b48 <_sungetc_r+0x5c>
 8000b3a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8000b3e:	42a9      	cmp	r1, r5
 8000b40:	d102      	bne.n	8000b48 <_sungetc_r+0x5c>
 8000b42:	3a01      	subs	r2, #1
 8000b44:	6022      	str	r2, [r4, #0]
 8000b46:	e7ea      	b.n	8000b1e <_sungetc_r+0x32>
 8000b48:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8000b4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000b50:	6363      	str	r3, [r4, #52]	@ 0x34
 8000b52:	2303      	movs	r3, #3
 8000b54:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000b56:	4623      	mov	r3, r4
 8000b58:	f803 5f46 	strb.w	r5, [r3, #70]!
 8000b5c:	6023      	str	r3, [r4, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e7de      	b.n	8000b20 <_sungetc_r+0x34>

08000b62 <__ssrefill_r>:
 8000b62:	b510      	push	{r4, lr}
 8000b64:	460c      	mov	r4, r1
 8000b66:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8000b68:	b169      	cbz	r1, 8000b86 <__ssrefill_r+0x24>
 8000b6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000b6e:	4299      	cmp	r1, r3
 8000b70:	d001      	beq.n	8000b76 <__ssrefill_r+0x14>
 8000b72:	f7ff fec3 	bl	80008fc <_free_r>
 8000b76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b78:	6063      	str	r3, [r4, #4]
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	6360      	str	r0, [r4, #52]	@ 0x34
 8000b7e:	b113      	cbz	r3, 8000b86 <__ssrefill_r+0x24>
 8000b80:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000b82:	6023      	str	r3, [r4, #0]
 8000b84:	bd10      	pop	{r4, pc}
 8000b86:	6923      	ldr	r3, [r4, #16]
 8000b88:	6023      	str	r3, [r4, #0]
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	6063      	str	r3, [r4, #4]
 8000b8e:	89a3      	ldrh	r3, [r4, #12]
 8000b90:	f043 0320 	orr.w	r3, r3, #32
 8000b94:	81a3      	strh	r3, [r4, #12]
 8000b96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b9a:	e7f3      	b.n	8000b84 <__ssrefill_r+0x22>

08000b9c <__ssvfiscanf_r>:
 8000b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba0:	460c      	mov	r4, r1
 8000ba2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8000bac:	49a5      	ldr	r1, [pc, #660]	@ (8000e44 <__ssvfiscanf_r+0x2a8>)
 8000bae:	91a0      	str	r1, [sp, #640]	@ 0x280
 8000bb0:	f10d 0804 	add.w	r8, sp, #4
 8000bb4:	49a4      	ldr	r1, [pc, #656]	@ (8000e48 <__ssvfiscanf_r+0x2ac>)
 8000bb6:	4fa5      	ldr	r7, [pc, #660]	@ (8000e4c <__ssvfiscanf_r+0x2b0>)
 8000bb8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8000bbc:	4606      	mov	r6, r0
 8000bbe:	91a1      	str	r1, [sp, #644]	@ 0x284
 8000bc0:	9300      	str	r3, [sp, #0]
 8000bc2:	7813      	ldrb	r3, [r2, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	f000 8158 	beq.w	8000e7a <__ssvfiscanf_r+0x2de>
 8000bca:	5cf9      	ldrb	r1, [r7, r3]
 8000bcc:	f011 0108 	ands.w	r1, r1, #8
 8000bd0:	f102 0501 	add.w	r5, r2, #1
 8000bd4:	d019      	beq.n	8000c0a <__ssvfiscanf_r+0x6e>
 8000bd6:	6863      	ldr	r3, [r4, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	dd0f      	ble.n	8000bfc <__ssvfiscanf_r+0x60>
 8000bdc:	6823      	ldr	r3, [r4, #0]
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	5cba      	ldrb	r2, [r7, r2]
 8000be2:	0712      	lsls	r2, r2, #28
 8000be4:	d401      	bmi.n	8000bea <__ssvfiscanf_r+0x4e>
 8000be6:	462a      	mov	r2, r5
 8000be8:	e7eb      	b.n	8000bc2 <__ssvfiscanf_r+0x26>
 8000bea:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000bec:	3201      	adds	r2, #1
 8000bee:	9245      	str	r2, [sp, #276]	@ 0x114
 8000bf0:	6862      	ldr	r2, [r4, #4]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	6062      	str	r2, [r4, #4]
 8000bf8:	6023      	str	r3, [r4, #0]
 8000bfa:	e7ec      	b.n	8000bd6 <__ssvfiscanf_r+0x3a>
 8000bfc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000bfe:	4621      	mov	r1, r4
 8000c00:	4630      	mov	r0, r6
 8000c02:	4798      	blx	r3
 8000c04:	2800      	cmp	r0, #0
 8000c06:	d0e9      	beq.n	8000bdc <__ssvfiscanf_r+0x40>
 8000c08:	e7ed      	b.n	8000be6 <__ssvfiscanf_r+0x4a>
 8000c0a:	2b25      	cmp	r3, #37	@ 0x25
 8000c0c:	d012      	beq.n	8000c34 <__ssvfiscanf_r+0x98>
 8000c0e:	4699      	mov	r9, r3
 8000c10:	6863      	ldr	r3, [r4, #4]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f340 8093 	ble.w	8000d3e <__ssvfiscanf_r+0x1a2>
 8000c18:	6822      	ldr	r2, [r4, #0]
 8000c1a:	7813      	ldrb	r3, [r2, #0]
 8000c1c:	454b      	cmp	r3, r9
 8000c1e:	f040 812c 	bne.w	8000e7a <__ssvfiscanf_r+0x2de>
 8000c22:	6863      	ldr	r3, [r4, #4]
 8000c24:	3b01      	subs	r3, #1
 8000c26:	6063      	str	r3, [r4, #4]
 8000c28:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8000c2a:	3201      	adds	r2, #1
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	6022      	str	r2, [r4, #0]
 8000c30:	9345      	str	r3, [sp, #276]	@ 0x114
 8000c32:	e7d8      	b.n	8000be6 <__ssvfiscanf_r+0x4a>
 8000c34:	9141      	str	r1, [sp, #260]	@ 0x104
 8000c36:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000c38:	7853      	ldrb	r3, [r2, #1]
 8000c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c3c:	bf02      	ittt	eq
 8000c3e:	2310      	moveq	r3, #16
 8000c40:	1c95      	addeq	r5, r2, #2
 8000c42:	9341      	streq	r3, [sp, #260]	@ 0x104
 8000c44:	220a      	movs	r2, #10
 8000c46:	46a9      	mov	r9, r5
 8000c48:	f819 1b01 	ldrb.w	r1, [r9], #1
 8000c4c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d91e      	bls.n	8000c92 <__ssvfiscanf_r+0xf6>
 8000c54:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8000e50 <__ssvfiscanf_r+0x2b4>
 8000c58:	2203      	movs	r2, #3
 8000c5a:	4650      	mov	r0, sl
 8000c5c:	f7ff fac0 	bl	80001e0 <memchr>
 8000c60:	b138      	cbz	r0, 8000c72 <__ssvfiscanf_r+0xd6>
 8000c62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000c64:	eba0 000a 	sub.w	r0, r0, sl
 8000c68:	2301      	movs	r3, #1
 8000c6a:	4083      	lsls	r3, r0
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	9341      	str	r3, [sp, #260]	@ 0x104
 8000c70:	464d      	mov	r5, r9
 8000c72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8000c76:	2b78      	cmp	r3, #120	@ 0x78
 8000c78:	d806      	bhi.n	8000c88 <__ssvfiscanf_r+0xec>
 8000c7a:	2b57      	cmp	r3, #87	@ 0x57
 8000c7c:	d810      	bhi.n	8000ca0 <__ssvfiscanf_r+0x104>
 8000c7e:	2b25      	cmp	r3, #37	@ 0x25
 8000c80:	d0c5      	beq.n	8000c0e <__ssvfiscanf_r+0x72>
 8000c82:	d857      	bhi.n	8000d34 <__ssvfiscanf_r+0x198>
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d065      	beq.n	8000d54 <__ssvfiscanf_r+0x1b8>
 8000c88:	2303      	movs	r3, #3
 8000c8a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000c8c:	230a      	movs	r3, #10
 8000c8e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000c90:	e078      	b.n	8000d84 <__ssvfiscanf_r+0x1e8>
 8000c92:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8000c94:	fb02 1103 	mla	r1, r2, r3, r1
 8000c98:	3930      	subs	r1, #48	@ 0x30
 8000c9a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8000c9c:	464d      	mov	r5, r9
 8000c9e:	e7d2      	b.n	8000c46 <__ssvfiscanf_r+0xaa>
 8000ca0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8000ca4:	2a20      	cmp	r2, #32
 8000ca6:	d8ef      	bhi.n	8000c88 <__ssvfiscanf_r+0xec>
 8000ca8:	a101      	add	r1, pc, #4	@ (adr r1, 8000cb0 <__ssvfiscanf_r+0x114>)
 8000caa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000cae:	bf00      	nop
 8000cb0:	08000d63 	.word	0x08000d63
 8000cb4:	08000c89 	.word	0x08000c89
 8000cb8:	08000c89 	.word	0x08000c89
 8000cbc:	08000dbd 	.word	0x08000dbd
 8000cc0:	08000c89 	.word	0x08000c89
 8000cc4:	08000c89 	.word	0x08000c89
 8000cc8:	08000c89 	.word	0x08000c89
 8000ccc:	08000c89 	.word	0x08000c89
 8000cd0:	08000c89 	.word	0x08000c89
 8000cd4:	08000c89 	.word	0x08000c89
 8000cd8:	08000c89 	.word	0x08000c89
 8000cdc:	08000dd3 	.word	0x08000dd3
 8000ce0:	08000db9 	.word	0x08000db9
 8000ce4:	08000d3b 	.word	0x08000d3b
 8000ce8:	08000d3b 	.word	0x08000d3b
 8000cec:	08000d3b 	.word	0x08000d3b
 8000cf0:	08000c89 	.word	0x08000c89
 8000cf4:	08000d75 	.word	0x08000d75
 8000cf8:	08000c89 	.word	0x08000c89
 8000cfc:	08000c89 	.word	0x08000c89
 8000d00:	08000c89 	.word	0x08000c89
 8000d04:	08000c89 	.word	0x08000c89
 8000d08:	08000de3 	.word	0x08000de3
 8000d0c:	08000d7d 	.word	0x08000d7d
 8000d10:	08000d5b 	.word	0x08000d5b
 8000d14:	08000c89 	.word	0x08000c89
 8000d18:	08000c89 	.word	0x08000c89
 8000d1c:	08000ddf 	.word	0x08000ddf
 8000d20:	08000c89 	.word	0x08000c89
 8000d24:	08000db9 	.word	0x08000db9
 8000d28:	08000c89 	.word	0x08000c89
 8000d2c:	08000c89 	.word	0x08000c89
 8000d30:	08000d63 	.word	0x08000d63
 8000d34:	3b45      	subs	r3, #69	@ 0x45
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d8a6      	bhi.n	8000c88 <__ssvfiscanf_r+0xec>
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	e021      	b.n	8000d82 <__ssvfiscanf_r+0x1e6>
 8000d3e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000d40:	4621      	mov	r1, r4
 8000d42:	4630      	mov	r0, r6
 8000d44:	4798      	blx	r3
 8000d46:	2800      	cmp	r0, #0
 8000d48:	f43f af66 	beq.w	8000c18 <__ssvfiscanf_r+0x7c>
 8000d4c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	f040 808b 	bne.w	8000e6a <__ssvfiscanf_r+0x2ce>
 8000d54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d58:	e08b      	b.n	8000e72 <__ssvfiscanf_r+0x2d6>
 8000d5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000d5c:	f042 0220 	orr.w	r2, r2, #32
 8000d60:	9241      	str	r2, [sp, #260]	@ 0x104
 8000d62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8000d64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d68:	9241      	str	r2, [sp, #260]	@ 0x104
 8000d6a:	2210      	movs	r2, #16
 8000d6c:	2b6e      	cmp	r3, #110	@ 0x6e
 8000d6e:	9242      	str	r2, [sp, #264]	@ 0x108
 8000d70:	d902      	bls.n	8000d78 <__ssvfiscanf_r+0x1dc>
 8000d72:	e005      	b.n	8000d80 <__ssvfiscanf_r+0x1e4>
 8000d74:	2300      	movs	r3, #0
 8000d76:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e002      	b.n	8000d82 <__ssvfiscanf_r+0x1e6>
 8000d7c:	2308      	movs	r3, #8
 8000d7e:	9342      	str	r3, [sp, #264]	@ 0x108
 8000d80:	2304      	movs	r3, #4
 8000d82:	9347      	str	r3, [sp, #284]	@ 0x11c
 8000d84:	6863      	ldr	r3, [r4, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dd39      	ble.n	8000dfe <__ssvfiscanf_r+0x262>
 8000d8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000d8c:	0659      	lsls	r1, r3, #25
 8000d8e:	d404      	bmi.n	8000d9a <__ssvfiscanf_r+0x1fe>
 8000d90:	6823      	ldr	r3, [r4, #0]
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	5cba      	ldrb	r2, [r7, r2]
 8000d96:	0712      	lsls	r2, r2, #28
 8000d98:	d438      	bmi.n	8000e0c <__ssvfiscanf_r+0x270>
 8000d9a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	dc47      	bgt.n	8000e30 <__ssvfiscanf_r+0x294>
 8000da0:	466b      	mov	r3, sp
 8000da2:	4622      	mov	r2, r4
 8000da4:	a941      	add	r1, sp, #260	@ 0x104
 8000da6:	4630      	mov	r0, r6
 8000da8:	f000 f86c 	bl	8000e84 <_scanf_chars>
 8000dac:	2801      	cmp	r0, #1
 8000dae:	d064      	beq.n	8000e7a <__ssvfiscanf_r+0x2de>
 8000db0:	2802      	cmp	r0, #2
 8000db2:	f47f af18 	bne.w	8000be6 <__ssvfiscanf_r+0x4a>
 8000db6:	e7c9      	b.n	8000d4c <__ssvfiscanf_r+0x1b0>
 8000db8:	220a      	movs	r2, #10
 8000dba:	e7d7      	b.n	8000d6c <__ssvfiscanf_r+0x1d0>
 8000dbc:	4629      	mov	r1, r5
 8000dbe:	4640      	mov	r0, r8
 8000dc0:	f000 f9ae 	bl	8001120 <__sccl>
 8000dc4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dca:	9341      	str	r3, [sp, #260]	@ 0x104
 8000dcc:	4605      	mov	r5, r0
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e7d7      	b.n	8000d82 <__ssvfiscanf_r+0x1e6>
 8000dd2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8000dd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dd8:	9341      	str	r3, [sp, #260]	@ 0x104
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e7d1      	b.n	8000d82 <__ssvfiscanf_r+0x1e6>
 8000dde:	2302      	movs	r3, #2
 8000de0:	e7cf      	b.n	8000d82 <__ssvfiscanf_r+0x1e6>
 8000de2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8000de4:	06c3      	lsls	r3, r0, #27
 8000de6:	f53f aefe 	bmi.w	8000be6 <__ssvfiscanf_r+0x4a>
 8000dea:	9b00      	ldr	r3, [sp, #0]
 8000dec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000dee:	1d19      	adds	r1, r3, #4
 8000df0:	9100      	str	r1, [sp, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	07c0      	lsls	r0, r0, #31
 8000df6:	bf4c      	ite	mi
 8000df8:	801a      	strhmi	r2, [r3, #0]
 8000dfa:	601a      	strpl	r2, [r3, #0]
 8000dfc:	e6f3      	b.n	8000be6 <__ssvfiscanf_r+0x4a>
 8000dfe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000e00:	4621      	mov	r1, r4
 8000e02:	4630      	mov	r0, r6
 8000e04:	4798      	blx	r3
 8000e06:	2800      	cmp	r0, #0
 8000e08:	d0bf      	beq.n	8000d8a <__ssvfiscanf_r+0x1ee>
 8000e0a:	e79f      	b.n	8000d4c <__ssvfiscanf_r+0x1b0>
 8000e0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8000e0e:	3201      	adds	r2, #1
 8000e10:	9245      	str	r2, [sp, #276]	@ 0x114
 8000e12:	6862      	ldr	r2, [r4, #4]
 8000e14:	3a01      	subs	r2, #1
 8000e16:	2a00      	cmp	r2, #0
 8000e18:	6062      	str	r2, [r4, #4]
 8000e1a:	dd02      	ble.n	8000e22 <__ssvfiscanf_r+0x286>
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	6023      	str	r3, [r4, #0]
 8000e20:	e7b6      	b.n	8000d90 <__ssvfiscanf_r+0x1f4>
 8000e22:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8000e24:	4621      	mov	r1, r4
 8000e26:	4630      	mov	r0, r6
 8000e28:	4798      	blx	r3
 8000e2a:	2800      	cmp	r0, #0
 8000e2c:	d0b0      	beq.n	8000d90 <__ssvfiscanf_r+0x1f4>
 8000e2e:	e78d      	b.n	8000d4c <__ssvfiscanf_r+0x1b0>
 8000e30:	2b04      	cmp	r3, #4
 8000e32:	dc0f      	bgt.n	8000e54 <__ssvfiscanf_r+0x2b8>
 8000e34:	466b      	mov	r3, sp
 8000e36:	4622      	mov	r2, r4
 8000e38:	a941      	add	r1, sp, #260	@ 0x104
 8000e3a:	4630      	mov	r0, r6
 8000e3c:	f000 f87c 	bl	8000f38 <_scanf_i>
 8000e40:	e7b4      	b.n	8000dac <__ssvfiscanf_r+0x210>
 8000e42:	bf00      	nop
 8000e44:	08000aed 	.word	0x08000aed
 8000e48:	08000b63 	.word	0x08000b63
 8000e4c:	08001528 	.word	0x08001528
 8000e50:	08001508 	.word	0x08001508
 8000e54:	4b0a      	ldr	r3, [pc, #40]	@ (8000e80 <__ssvfiscanf_r+0x2e4>)
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f43f aec5 	beq.w	8000be6 <__ssvfiscanf_r+0x4a>
 8000e5c:	466b      	mov	r3, sp
 8000e5e:	4622      	mov	r2, r4
 8000e60:	a941      	add	r1, sp, #260	@ 0x104
 8000e62:	4630      	mov	r0, r6
 8000e64:	f3af 8000 	nop.w
 8000e68:	e7a0      	b.n	8000dac <__ssvfiscanf_r+0x210>
 8000e6a:	89a3      	ldrh	r3, [r4, #12]
 8000e6c:	065b      	lsls	r3, r3, #25
 8000e6e:	f53f af71 	bmi.w	8000d54 <__ssvfiscanf_r+0x1b8>
 8000e72:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8000e7c:	e7f9      	b.n	8000e72 <__ssvfiscanf_r+0x2d6>
 8000e7e:	bf00      	nop
 8000e80:	00000000 	.word	0x00000000

08000e84 <_scanf_chars>:
 8000e84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e88:	4615      	mov	r5, r2
 8000e8a:	688a      	ldr	r2, [r1, #8]
 8000e8c:	4680      	mov	r8, r0
 8000e8e:	460c      	mov	r4, r1
 8000e90:	b932      	cbnz	r2, 8000ea0 <_scanf_chars+0x1c>
 8000e92:	698a      	ldr	r2, [r1, #24]
 8000e94:	2a00      	cmp	r2, #0
 8000e96:	bf14      	ite	ne
 8000e98:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 8000e9c:	2201      	moveq	r2, #1
 8000e9e:	608a      	str	r2, [r1, #8]
 8000ea0:	6822      	ldr	r2, [r4, #0]
 8000ea2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8000f34 <_scanf_chars+0xb0>
 8000ea6:	06d1      	lsls	r1, r2, #27
 8000ea8:	bf5f      	itttt	pl
 8000eaa:	681a      	ldrpl	r2, [r3, #0]
 8000eac:	1d11      	addpl	r1, r2, #4
 8000eae:	6019      	strpl	r1, [r3, #0]
 8000eb0:	6816      	ldrpl	r6, [r2, #0]
 8000eb2:	2700      	movs	r7, #0
 8000eb4:	69a0      	ldr	r0, [r4, #24]
 8000eb6:	b188      	cbz	r0, 8000edc <_scanf_chars+0x58>
 8000eb8:	2801      	cmp	r0, #1
 8000eba:	d107      	bne.n	8000ecc <_scanf_chars+0x48>
 8000ebc:	682b      	ldr	r3, [r5, #0]
 8000ebe:	781a      	ldrb	r2, [r3, #0]
 8000ec0:	6963      	ldr	r3, [r4, #20]
 8000ec2:	5c9b      	ldrb	r3, [r3, r2]
 8000ec4:	b953      	cbnz	r3, 8000edc <_scanf_chars+0x58>
 8000ec6:	2f00      	cmp	r7, #0
 8000ec8:	d031      	beq.n	8000f2e <_scanf_chars+0xaa>
 8000eca:	e022      	b.n	8000f12 <_scanf_chars+0x8e>
 8000ecc:	2802      	cmp	r0, #2
 8000ece:	d120      	bne.n	8000f12 <_scanf_chars+0x8e>
 8000ed0:	682b      	ldr	r3, [r5, #0]
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8000ed8:	071b      	lsls	r3, r3, #28
 8000eda:	d41a      	bmi.n	8000f12 <_scanf_chars+0x8e>
 8000edc:	6823      	ldr	r3, [r4, #0]
 8000ede:	06da      	lsls	r2, r3, #27
 8000ee0:	bf5e      	ittt	pl
 8000ee2:	682b      	ldrpl	r3, [r5, #0]
 8000ee4:	781b      	ldrbpl	r3, [r3, #0]
 8000ee6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8000eea:	682a      	ldr	r2, [r5, #0]
 8000eec:	686b      	ldr	r3, [r5, #4]
 8000eee:	3201      	adds	r2, #1
 8000ef0:	602a      	str	r2, [r5, #0]
 8000ef2:	68a2      	ldr	r2, [r4, #8]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	606b      	str	r3, [r5, #4]
 8000efa:	3701      	adds	r7, #1
 8000efc:	60a2      	str	r2, [r4, #8]
 8000efe:	b142      	cbz	r2, 8000f12 <_scanf_chars+0x8e>
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	dcd7      	bgt.n	8000eb4 <_scanf_chars+0x30>
 8000f04:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8000f08:	4629      	mov	r1, r5
 8000f0a:	4640      	mov	r0, r8
 8000f0c:	4798      	blx	r3
 8000f0e:	2800      	cmp	r0, #0
 8000f10:	d0d0      	beq.n	8000eb4 <_scanf_chars+0x30>
 8000f12:	6823      	ldr	r3, [r4, #0]
 8000f14:	f013 0310 	ands.w	r3, r3, #16
 8000f18:	d105      	bne.n	8000f26 <_scanf_chars+0xa2>
 8000f1a:	68e2      	ldr	r2, [r4, #12]
 8000f1c:	3201      	adds	r2, #1
 8000f1e:	60e2      	str	r2, [r4, #12]
 8000f20:	69a2      	ldr	r2, [r4, #24]
 8000f22:	b102      	cbz	r2, 8000f26 <_scanf_chars+0xa2>
 8000f24:	7033      	strb	r3, [r6, #0]
 8000f26:	6923      	ldr	r3, [r4, #16]
 8000f28:	443b      	add	r3, r7
 8000f2a:	6123      	str	r3, [r4, #16]
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000f32:	bf00      	nop
 8000f34:	08001528 	.word	0x08001528

08000f38 <_scanf_i>:
 8000f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f3c:	4698      	mov	r8, r3
 8000f3e:	4b74      	ldr	r3, [pc, #464]	@ (8001110 <_scanf_i+0x1d8>)
 8000f40:	460c      	mov	r4, r1
 8000f42:	4682      	mov	sl, r0
 8000f44:	4616      	mov	r6, r2
 8000f46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000f4a:	b087      	sub	sp, #28
 8000f4c:	ab03      	add	r3, sp, #12
 8000f4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000f52:	4b70      	ldr	r3, [pc, #448]	@ (8001114 <_scanf_i+0x1dc>)
 8000f54:	69a1      	ldr	r1, [r4, #24]
 8000f56:	4a70      	ldr	r2, [pc, #448]	@ (8001118 <_scanf_i+0x1e0>)
 8000f58:	2903      	cmp	r1, #3
 8000f5a:	bf08      	it	eq
 8000f5c:	461a      	moveq	r2, r3
 8000f5e:	68a3      	ldr	r3, [r4, #8]
 8000f60:	9201      	str	r2, [sp, #4]
 8000f62:	1e5a      	subs	r2, r3, #1
 8000f64:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8000f68:	bf88      	it	hi
 8000f6a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8000f6e:	4627      	mov	r7, r4
 8000f70:	bf82      	ittt	hi
 8000f72:	eb03 0905 	addhi.w	r9, r3, r5
 8000f76:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8000f7a:	60a3      	strhi	r3, [r4, #8]
 8000f7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8000f80:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8000f84:	bf98      	it	ls
 8000f86:	f04f 0900 	movls.w	r9, #0
 8000f8a:	6023      	str	r3, [r4, #0]
 8000f8c:	463d      	mov	r5, r7
 8000f8e:	f04f 0b00 	mov.w	fp, #0
 8000f92:	6831      	ldr	r1, [r6, #0]
 8000f94:	ab03      	add	r3, sp, #12
 8000f96:	7809      	ldrb	r1, [r1, #0]
 8000f98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8000f9c:	2202      	movs	r2, #2
 8000f9e:	f7ff f91f 	bl	80001e0 <memchr>
 8000fa2:	b328      	cbz	r0, 8000ff0 <_scanf_i+0xb8>
 8000fa4:	f1bb 0f01 	cmp.w	fp, #1
 8000fa8:	d159      	bne.n	800105e <_scanf_i+0x126>
 8000faa:	6862      	ldr	r2, [r4, #4]
 8000fac:	b92a      	cbnz	r2, 8000fba <_scanf_i+0x82>
 8000fae:	6822      	ldr	r2, [r4, #0]
 8000fb0:	2108      	movs	r1, #8
 8000fb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000fb6:	6061      	str	r1, [r4, #4]
 8000fb8:	6022      	str	r2, [r4, #0]
 8000fba:	6822      	ldr	r2, [r4, #0]
 8000fbc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8000fc0:	6022      	str	r2, [r4, #0]
 8000fc2:	68a2      	ldr	r2, [r4, #8]
 8000fc4:	1e51      	subs	r1, r2, #1
 8000fc6:	60a1      	str	r1, [r4, #8]
 8000fc8:	b192      	cbz	r2, 8000ff0 <_scanf_i+0xb8>
 8000fca:	6832      	ldr	r2, [r6, #0]
 8000fcc:	1c51      	adds	r1, r2, #1
 8000fce:	6031      	str	r1, [r6, #0]
 8000fd0:	7812      	ldrb	r2, [r2, #0]
 8000fd2:	f805 2b01 	strb.w	r2, [r5], #1
 8000fd6:	6872      	ldr	r2, [r6, #4]
 8000fd8:	3a01      	subs	r2, #1
 8000fda:	2a00      	cmp	r2, #0
 8000fdc:	6072      	str	r2, [r6, #4]
 8000fde:	dc07      	bgt.n	8000ff0 <_scanf_i+0xb8>
 8000fe0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8000fe4:	4631      	mov	r1, r6
 8000fe6:	4650      	mov	r0, sl
 8000fe8:	4790      	blx	r2
 8000fea:	2800      	cmp	r0, #0
 8000fec:	f040 8085 	bne.w	80010fa <_scanf_i+0x1c2>
 8000ff0:	f10b 0b01 	add.w	fp, fp, #1
 8000ff4:	f1bb 0f03 	cmp.w	fp, #3
 8000ff8:	d1cb      	bne.n	8000f92 <_scanf_i+0x5a>
 8000ffa:	6863      	ldr	r3, [r4, #4]
 8000ffc:	b90b      	cbnz	r3, 8001002 <_scanf_i+0xca>
 8000ffe:	230a      	movs	r3, #10
 8001000:	6063      	str	r3, [r4, #4]
 8001002:	6863      	ldr	r3, [r4, #4]
 8001004:	4945      	ldr	r1, [pc, #276]	@ (800111c <_scanf_i+0x1e4>)
 8001006:	6960      	ldr	r0, [r4, #20]
 8001008:	1ac9      	subs	r1, r1, r3
 800100a:	f000 f889 	bl	8001120 <__sccl>
 800100e:	f04f 0b00 	mov.w	fp, #0
 8001012:	68a3      	ldr	r3, [r4, #8]
 8001014:	6822      	ldr	r2, [r4, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d03d      	beq.n	8001096 <_scanf_i+0x15e>
 800101a:	6831      	ldr	r1, [r6, #0]
 800101c:	6960      	ldr	r0, [r4, #20]
 800101e:	f891 c000 	ldrb.w	ip, [r1]
 8001022:	f810 000c 	ldrb.w	r0, [r0, ip]
 8001026:	2800      	cmp	r0, #0
 8001028:	d035      	beq.n	8001096 <_scanf_i+0x15e>
 800102a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800102e:	d124      	bne.n	800107a <_scanf_i+0x142>
 8001030:	0510      	lsls	r0, r2, #20
 8001032:	d522      	bpl.n	800107a <_scanf_i+0x142>
 8001034:	f10b 0b01 	add.w	fp, fp, #1
 8001038:	f1b9 0f00 	cmp.w	r9, #0
 800103c:	d003      	beq.n	8001046 <_scanf_i+0x10e>
 800103e:	3301      	adds	r3, #1
 8001040:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8001044:	60a3      	str	r3, [r4, #8]
 8001046:	6873      	ldr	r3, [r6, #4]
 8001048:	3b01      	subs	r3, #1
 800104a:	2b00      	cmp	r3, #0
 800104c:	6073      	str	r3, [r6, #4]
 800104e:	dd1b      	ble.n	8001088 <_scanf_i+0x150>
 8001050:	6833      	ldr	r3, [r6, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	6033      	str	r3, [r6, #0]
 8001056:	68a3      	ldr	r3, [r4, #8]
 8001058:	3b01      	subs	r3, #1
 800105a:	60a3      	str	r3, [r4, #8]
 800105c:	e7d9      	b.n	8001012 <_scanf_i+0xda>
 800105e:	f1bb 0f02 	cmp.w	fp, #2
 8001062:	d1ae      	bne.n	8000fc2 <_scanf_i+0x8a>
 8001064:	6822      	ldr	r2, [r4, #0]
 8001066:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800106a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800106e:	d1bf      	bne.n	8000ff0 <_scanf_i+0xb8>
 8001070:	2110      	movs	r1, #16
 8001072:	6061      	str	r1, [r4, #4]
 8001074:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001078:	e7a2      	b.n	8000fc0 <_scanf_i+0x88>
 800107a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800107e:	6022      	str	r2, [r4, #0]
 8001080:	780b      	ldrb	r3, [r1, #0]
 8001082:	f805 3b01 	strb.w	r3, [r5], #1
 8001086:	e7de      	b.n	8001046 <_scanf_i+0x10e>
 8001088:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800108c:	4631      	mov	r1, r6
 800108e:	4650      	mov	r0, sl
 8001090:	4798      	blx	r3
 8001092:	2800      	cmp	r0, #0
 8001094:	d0df      	beq.n	8001056 <_scanf_i+0x11e>
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	05d9      	lsls	r1, r3, #23
 800109a:	d50d      	bpl.n	80010b8 <_scanf_i+0x180>
 800109c:	42bd      	cmp	r5, r7
 800109e:	d909      	bls.n	80010b4 <_scanf_i+0x17c>
 80010a0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80010a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80010a8:	4632      	mov	r2, r6
 80010aa:	4650      	mov	r0, sl
 80010ac:	4798      	blx	r3
 80010ae:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80010b2:	464d      	mov	r5, r9
 80010b4:	42bd      	cmp	r5, r7
 80010b6:	d028      	beq.n	800110a <_scanf_i+0x1d2>
 80010b8:	6822      	ldr	r2, [r4, #0]
 80010ba:	f012 0210 	ands.w	r2, r2, #16
 80010be:	d113      	bne.n	80010e8 <_scanf_i+0x1b0>
 80010c0:	702a      	strb	r2, [r5, #0]
 80010c2:	6863      	ldr	r3, [r4, #4]
 80010c4:	9e01      	ldr	r6, [sp, #4]
 80010c6:	4639      	mov	r1, r7
 80010c8:	4650      	mov	r0, sl
 80010ca:	47b0      	blx	r6
 80010cc:	f8d8 3000 	ldr.w	r3, [r8]
 80010d0:	6821      	ldr	r1, [r4, #0]
 80010d2:	1d1a      	adds	r2, r3, #4
 80010d4:	f8c8 2000 	str.w	r2, [r8]
 80010d8:	f011 0f20 	tst.w	r1, #32
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	d00f      	beq.n	8001100 <_scanf_i+0x1c8>
 80010e0:	6018      	str	r0, [r3, #0]
 80010e2:	68e3      	ldr	r3, [r4, #12]
 80010e4:	3301      	adds	r3, #1
 80010e6:	60e3      	str	r3, [r4, #12]
 80010e8:	6923      	ldr	r3, [r4, #16]
 80010ea:	1bed      	subs	r5, r5, r7
 80010ec:	445d      	add	r5, fp
 80010ee:	442b      	add	r3, r5
 80010f0:	6123      	str	r3, [r4, #16]
 80010f2:	2000      	movs	r0, #0
 80010f4:	b007      	add	sp, #28
 80010f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80010fa:	f04f 0b00 	mov.w	fp, #0
 80010fe:	e7ca      	b.n	8001096 <_scanf_i+0x15e>
 8001100:	07ca      	lsls	r2, r1, #31
 8001102:	bf4c      	ite	mi
 8001104:	8018      	strhmi	r0, [r3, #0]
 8001106:	6018      	strpl	r0, [r3, #0]
 8001108:	e7eb      	b.n	80010e2 <_scanf_i+0x1aa>
 800110a:	2001      	movs	r0, #1
 800110c:	e7f2      	b.n	80010f4 <_scanf_i+0x1bc>
 800110e:	bf00      	nop
 8001110:	080014fc 	.word	0x080014fc
 8001114:	08001395 	.word	0x08001395
 8001118:	08001475 	.word	0x08001475
 800111c:	0800151c 	.word	0x0800151c

08001120 <__sccl>:
 8001120:	b570      	push	{r4, r5, r6, lr}
 8001122:	780b      	ldrb	r3, [r1, #0]
 8001124:	4604      	mov	r4, r0
 8001126:	2b5e      	cmp	r3, #94	@ 0x5e
 8001128:	bf0b      	itete	eq
 800112a:	784b      	ldrbeq	r3, [r1, #1]
 800112c:	1c4a      	addne	r2, r1, #1
 800112e:	1c8a      	addeq	r2, r1, #2
 8001130:	2100      	movne	r1, #0
 8001132:	bf08      	it	eq
 8001134:	2101      	moveq	r1, #1
 8001136:	3801      	subs	r0, #1
 8001138:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800113c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8001140:	42a8      	cmp	r0, r5
 8001142:	d1fb      	bne.n	800113c <__sccl+0x1c>
 8001144:	b90b      	cbnz	r3, 800114a <__sccl+0x2a>
 8001146:	1e50      	subs	r0, r2, #1
 8001148:	bd70      	pop	{r4, r5, r6, pc}
 800114a:	f081 0101 	eor.w	r1, r1, #1
 800114e:	54e1      	strb	r1, [r4, r3]
 8001150:	4610      	mov	r0, r2
 8001152:	4602      	mov	r2, r0
 8001154:	f812 5b01 	ldrb.w	r5, [r2], #1
 8001158:	2d2d      	cmp	r5, #45	@ 0x2d
 800115a:	d005      	beq.n	8001168 <__sccl+0x48>
 800115c:	2d5d      	cmp	r5, #93	@ 0x5d
 800115e:	d016      	beq.n	800118e <__sccl+0x6e>
 8001160:	2d00      	cmp	r5, #0
 8001162:	d0f1      	beq.n	8001148 <__sccl+0x28>
 8001164:	462b      	mov	r3, r5
 8001166:	e7f2      	b.n	800114e <__sccl+0x2e>
 8001168:	7846      	ldrb	r6, [r0, #1]
 800116a:	2e5d      	cmp	r6, #93	@ 0x5d
 800116c:	d0fa      	beq.n	8001164 <__sccl+0x44>
 800116e:	42b3      	cmp	r3, r6
 8001170:	dcf8      	bgt.n	8001164 <__sccl+0x44>
 8001172:	3002      	adds	r0, #2
 8001174:	461a      	mov	r2, r3
 8001176:	3201      	adds	r2, #1
 8001178:	4296      	cmp	r6, r2
 800117a:	54a1      	strb	r1, [r4, r2]
 800117c:	dcfb      	bgt.n	8001176 <__sccl+0x56>
 800117e:	1af2      	subs	r2, r6, r3
 8001180:	3a01      	subs	r2, #1
 8001182:	1c5d      	adds	r5, r3, #1
 8001184:	42b3      	cmp	r3, r6
 8001186:	bfa8      	it	ge
 8001188:	2200      	movge	r2, #0
 800118a:	18ab      	adds	r3, r5, r2
 800118c:	e7e1      	b.n	8001152 <__sccl+0x32>
 800118e:	4610      	mov	r0, r2
 8001190:	e7da      	b.n	8001148 <__sccl+0x28>

08001192 <__submore>:
 8001192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001196:	460c      	mov	r4, r1
 8001198:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800119a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800119e:	4299      	cmp	r1, r3
 80011a0:	d11d      	bne.n	80011de <__submore+0x4c>
 80011a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a6:	f7ff fc15 	bl	80009d4 <_malloc_r>
 80011aa:	b918      	cbnz	r0, 80011b4 <__submore+0x22>
 80011ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80011ba:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80011be:	6360      	str	r0, [r4, #52]	@ 0x34
 80011c0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80011c4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80011c8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80011cc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80011d0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80011d4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80011d8:	6020      	str	r0, [r4, #0]
 80011da:	2000      	movs	r0, #0
 80011dc:	e7e8      	b.n	80011b0 <__submore+0x1e>
 80011de:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80011e0:	0077      	lsls	r7, r6, #1
 80011e2:	463a      	mov	r2, r7
 80011e4:	f000 f82e 	bl	8001244 <_realloc_r>
 80011e8:	4605      	mov	r5, r0
 80011ea:	2800      	cmp	r0, #0
 80011ec:	d0de      	beq.n	80011ac <__submore+0x1a>
 80011ee:	eb00 0806 	add.w	r8, r0, r6
 80011f2:	4601      	mov	r1, r0
 80011f4:	4632      	mov	r2, r6
 80011f6:	4640      	mov	r0, r8
 80011f8:	f000 f816 	bl	8001228 <memcpy>
 80011fc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8001200:	f8c4 8000 	str.w	r8, [r4]
 8001204:	e7e9      	b.n	80011da <__submore+0x48>
	...

08001208 <_sbrk_r>:
 8001208:	b538      	push	{r3, r4, r5, lr}
 800120a:	4d06      	ldr	r5, [pc, #24]	@ (8001224 <_sbrk_r+0x1c>)
 800120c:	2300      	movs	r3, #0
 800120e:	4604      	mov	r4, r0
 8001210:	4608      	mov	r0, r1
 8001212:	602b      	str	r3, [r5, #0]
 8001214:	f7ff f9a8 	bl	8000568 <_sbrk>
 8001218:	1c43      	adds	r3, r0, #1
 800121a:	d102      	bne.n	8001222 <_sbrk_r+0x1a>
 800121c:	682b      	ldr	r3, [r5, #0]
 800121e:	b103      	cbz	r3, 8001222 <_sbrk_r+0x1a>
 8001220:	6023      	str	r3, [r4, #0]
 8001222:	bd38      	pop	{r3, r4, r5, pc}
 8001224:	200001ac 	.word	0x200001ac

08001228 <memcpy>:
 8001228:	440a      	add	r2, r1
 800122a:	4291      	cmp	r1, r2
 800122c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001230:	d100      	bne.n	8001234 <memcpy+0xc>
 8001232:	4770      	bx	lr
 8001234:	b510      	push	{r4, lr}
 8001236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800123a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800123e:	4291      	cmp	r1, r2
 8001240:	d1f9      	bne.n	8001236 <memcpy+0xe>
 8001242:	bd10      	pop	{r4, pc}

08001244 <_realloc_r>:
 8001244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001248:	4680      	mov	r8, r0
 800124a:	4615      	mov	r5, r2
 800124c:	460c      	mov	r4, r1
 800124e:	b921      	cbnz	r1, 800125a <_realloc_r+0x16>
 8001250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001254:	4611      	mov	r1, r2
 8001256:	f7ff bbbd 	b.w	80009d4 <_malloc_r>
 800125a:	b92a      	cbnz	r2, 8001268 <_realloc_r+0x24>
 800125c:	f7ff fb4e 	bl	80008fc <_free_r>
 8001260:	2400      	movs	r4, #0
 8001262:	4620      	mov	r0, r4
 8001264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001268:	f000 f906 	bl	8001478 <_malloc_usable_size_r>
 800126c:	4285      	cmp	r5, r0
 800126e:	4606      	mov	r6, r0
 8001270:	d802      	bhi.n	8001278 <_realloc_r+0x34>
 8001272:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001276:	d8f4      	bhi.n	8001262 <_realloc_r+0x1e>
 8001278:	4629      	mov	r1, r5
 800127a:	4640      	mov	r0, r8
 800127c:	f7ff fbaa 	bl	80009d4 <_malloc_r>
 8001280:	4607      	mov	r7, r0
 8001282:	2800      	cmp	r0, #0
 8001284:	d0ec      	beq.n	8001260 <_realloc_r+0x1c>
 8001286:	42b5      	cmp	r5, r6
 8001288:	462a      	mov	r2, r5
 800128a:	4621      	mov	r1, r4
 800128c:	bf28      	it	cs
 800128e:	4632      	movcs	r2, r6
 8001290:	f7ff ffca 	bl	8001228 <memcpy>
 8001294:	4621      	mov	r1, r4
 8001296:	4640      	mov	r0, r8
 8001298:	f7ff fb30 	bl	80008fc <_free_r>
 800129c:	463c      	mov	r4, r7
 800129e:	e7e0      	b.n	8001262 <_realloc_r+0x1e>

080012a0 <_strtol_l.constprop.0>:
 80012a0:	2b24      	cmp	r3, #36	@ 0x24
 80012a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012a6:	4686      	mov	lr, r0
 80012a8:	4690      	mov	r8, r2
 80012aa:	d801      	bhi.n	80012b0 <_strtol_l.constprop.0+0x10>
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d106      	bne.n	80012be <_strtol_l.constprop.0+0x1e>
 80012b0:	f7ff faf8 	bl	80008a4 <__errno>
 80012b4:	2316      	movs	r3, #22
 80012b6:	6003      	str	r3, [r0, #0]
 80012b8:	2000      	movs	r0, #0
 80012ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012be:	4834      	ldr	r0, [pc, #208]	@ (8001390 <_strtol_l.constprop.0+0xf0>)
 80012c0:	460d      	mov	r5, r1
 80012c2:	462a      	mov	r2, r5
 80012c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80012c8:	5d06      	ldrb	r6, [r0, r4]
 80012ca:	f016 0608 	ands.w	r6, r6, #8
 80012ce:	d1f8      	bne.n	80012c2 <_strtol_l.constprop.0+0x22>
 80012d0:	2c2d      	cmp	r4, #45	@ 0x2d
 80012d2:	d12d      	bne.n	8001330 <_strtol_l.constprop.0+0x90>
 80012d4:	782c      	ldrb	r4, [r5, #0]
 80012d6:	2601      	movs	r6, #1
 80012d8:	1c95      	adds	r5, r2, #2
 80012da:	f033 0210 	bics.w	r2, r3, #16
 80012de:	d109      	bne.n	80012f4 <_strtol_l.constprop.0+0x54>
 80012e0:	2c30      	cmp	r4, #48	@ 0x30
 80012e2:	d12a      	bne.n	800133a <_strtol_l.constprop.0+0x9a>
 80012e4:	782a      	ldrb	r2, [r5, #0]
 80012e6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80012ea:	2a58      	cmp	r2, #88	@ 0x58
 80012ec:	d125      	bne.n	800133a <_strtol_l.constprop.0+0x9a>
 80012ee:	786c      	ldrb	r4, [r5, #1]
 80012f0:	2310      	movs	r3, #16
 80012f2:	3502      	adds	r5, #2
 80012f4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80012f8:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80012fc:	2200      	movs	r2, #0
 80012fe:	fbbc f9f3 	udiv	r9, ip, r3
 8001302:	4610      	mov	r0, r2
 8001304:	fb03 ca19 	mls	sl, r3, r9, ip
 8001308:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800130c:	2f09      	cmp	r7, #9
 800130e:	d81b      	bhi.n	8001348 <_strtol_l.constprop.0+0xa8>
 8001310:	463c      	mov	r4, r7
 8001312:	42a3      	cmp	r3, r4
 8001314:	dd27      	ble.n	8001366 <_strtol_l.constprop.0+0xc6>
 8001316:	1c57      	adds	r7, r2, #1
 8001318:	d007      	beq.n	800132a <_strtol_l.constprop.0+0x8a>
 800131a:	4581      	cmp	r9, r0
 800131c:	d320      	bcc.n	8001360 <_strtol_l.constprop.0+0xc0>
 800131e:	d101      	bne.n	8001324 <_strtol_l.constprop.0+0x84>
 8001320:	45a2      	cmp	sl, r4
 8001322:	db1d      	blt.n	8001360 <_strtol_l.constprop.0+0xc0>
 8001324:	fb00 4003 	mla	r0, r0, r3, r4
 8001328:	2201      	movs	r2, #1
 800132a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800132e:	e7eb      	b.n	8001308 <_strtol_l.constprop.0+0x68>
 8001330:	2c2b      	cmp	r4, #43	@ 0x2b
 8001332:	bf04      	itt	eq
 8001334:	782c      	ldrbeq	r4, [r5, #0]
 8001336:	1c95      	addeq	r5, r2, #2
 8001338:	e7cf      	b.n	80012da <_strtol_l.constprop.0+0x3a>
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1da      	bne.n	80012f4 <_strtol_l.constprop.0+0x54>
 800133e:	2c30      	cmp	r4, #48	@ 0x30
 8001340:	bf0c      	ite	eq
 8001342:	2308      	moveq	r3, #8
 8001344:	230a      	movne	r3, #10
 8001346:	e7d5      	b.n	80012f4 <_strtol_l.constprop.0+0x54>
 8001348:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800134c:	2f19      	cmp	r7, #25
 800134e:	d801      	bhi.n	8001354 <_strtol_l.constprop.0+0xb4>
 8001350:	3c37      	subs	r4, #55	@ 0x37
 8001352:	e7de      	b.n	8001312 <_strtol_l.constprop.0+0x72>
 8001354:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8001358:	2f19      	cmp	r7, #25
 800135a:	d804      	bhi.n	8001366 <_strtol_l.constprop.0+0xc6>
 800135c:	3c57      	subs	r4, #87	@ 0x57
 800135e:	e7d8      	b.n	8001312 <_strtol_l.constprop.0+0x72>
 8001360:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001364:	e7e1      	b.n	800132a <_strtol_l.constprop.0+0x8a>
 8001366:	1c53      	adds	r3, r2, #1
 8001368:	d108      	bne.n	800137c <_strtol_l.constprop.0+0xdc>
 800136a:	2322      	movs	r3, #34	@ 0x22
 800136c:	f8ce 3000 	str.w	r3, [lr]
 8001370:	4660      	mov	r0, ip
 8001372:	f1b8 0f00 	cmp.w	r8, #0
 8001376:	d0a0      	beq.n	80012ba <_strtol_l.constprop.0+0x1a>
 8001378:	1e69      	subs	r1, r5, #1
 800137a:	e006      	b.n	800138a <_strtol_l.constprop.0+0xea>
 800137c:	b106      	cbz	r6, 8001380 <_strtol_l.constprop.0+0xe0>
 800137e:	4240      	negs	r0, r0
 8001380:	f1b8 0f00 	cmp.w	r8, #0
 8001384:	d099      	beq.n	80012ba <_strtol_l.constprop.0+0x1a>
 8001386:	2a00      	cmp	r2, #0
 8001388:	d1f6      	bne.n	8001378 <_strtol_l.constprop.0+0xd8>
 800138a:	f8c8 1000 	str.w	r1, [r8]
 800138e:	e794      	b.n	80012ba <_strtol_l.constprop.0+0x1a>
 8001390:	08001528 	.word	0x08001528

08001394 <_strtol_r>:
 8001394:	f7ff bf84 	b.w	80012a0 <_strtol_l.constprop.0>

08001398 <_strtoul_l.constprop.0>:
 8001398:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800139c:	4e34      	ldr	r6, [pc, #208]	@ (8001470 <_strtoul_l.constprop.0+0xd8>)
 800139e:	4686      	mov	lr, r0
 80013a0:	460d      	mov	r5, r1
 80013a2:	4628      	mov	r0, r5
 80013a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80013a8:	5d37      	ldrb	r7, [r6, r4]
 80013aa:	f017 0708 	ands.w	r7, r7, #8
 80013ae:	d1f8      	bne.n	80013a2 <_strtoul_l.constprop.0+0xa>
 80013b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80013b2:	d12f      	bne.n	8001414 <_strtoul_l.constprop.0+0x7c>
 80013b4:	782c      	ldrb	r4, [r5, #0]
 80013b6:	2701      	movs	r7, #1
 80013b8:	1c85      	adds	r5, r0, #2
 80013ba:	f033 0010 	bics.w	r0, r3, #16
 80013be:	d109      	bne.n	80013d4 <_strtoul_l.constprop.0+0x3c>
 80013c0:	2c30      	cmp	r4, #48	@ 0x30
 80013c2:	d12c      	bne.n	800141e <_strtoul_l.constprop.0+0x86>
 80013c4:	7828      	ldrb	r0, [r5, #0]
 80013c6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80013ca:	2858      	cmp	r0, #88	@ 0x58
 80013cc:	d127      	bne.n	800141e <_strtoul_l.constprop.0+0x86>
 80013ce:	786c      	ldrb	r4, [r5, #1]
 80013d0:	2310      	movs	r3, #16
 80013d2:	3502      	adds	r5, #2
 80013d4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80013d8:	2600      	movs	r6, #0
 80013da:	fbb8 f8f3 	udiv	r8, r8, r3
 80013de:	fb03 f908 	mul.w	r9, r3, r8
 80013e2:	ea6f 0909 	mvn.w	r9, r9
 80013e6:	4630      	mov	r0, r6
 80013e8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80013ec:	f1bc 0f09 	cmp.w	ip, #9
 80013f0:	d81c      	bhi.n	800142c <_strtoul_l.constprop.0+0x94>
 80013f2:	4664      	mov	r4, ip
 80013f4:	42a3      	cmp	r3, r4
 80013f6:	dd2a      	ble.n	800144e <_strtoul_l.constprop.0+0xb6>
 80013f8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80013fc:	d007      	beq.n	800140e <_strtoul_l.constprop.0+0x76>
 80013fe:	4580      	cmp	r8, r0
 8001400:	d322      	bcc.n	8001448 <_strtoul_l.constprop.0+0xb0>
 8001402:	d101      	bne.n	8001408 <_strtoul_l.constprop.0+0x70>
 8001404:	45a1      	cmp	r9, r4
 8001406:	db1f      	blt.n	8001448 <_strtoul_l.constprop.0+0xb0>
 8001408:	fb00 4003 	mla	r0, r0, r3, r4
 800140c:	2601      	movs	r6, #1
 800140e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001412:	e7e9      	b.n	80013e8 <_strtoul_l.constprop.0+0x50>
 8001414:	2c2b      	cmp	r4, #43	@ 0x2b
 8001416:	bf04      	itt	eq
 8001418:	782c      	ldrbeq	r4, [r5, #0]
 800141a:	1c85      	addeq	r5, r0, #2
 800141c:	e7cd      	b.n	80013ba <_strtoul_l.constprop.0+0x22>
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1d8      	bne.n	80013d4 <_strtoul_l.constprop.0+0x3c>
 8001422:	2c30      	cmp	r4, #48	@ 0x30
 8001424:	bf0c      	ite	eq
 8001426:	2308      	moveq	r3, #8
 8001428:	230a      	movne	r3, #10
 800142a:	e7d3      	b.n	80013d4 <_strtoul_l.constprop.0+0x3c>
 800142c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8001430:	f1bc 0f19 	cmp.w	ip, #25
 8001434:	d801      	bhi.n	800143a <_strtoul_l.constprop.0+0xa2>
 8001436:	3c37      	subs	r4, #55	@ 0x37
 8001438:	e7dc      	b.n	80013f4 <_strtoul_l.constprop.0+0x5c>
 800143a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800143e:	f1bc 0f19 	cmp.w	ip, #25
 8001442:	d804      	bhi.n	800144e <_strtoul_l.constprop.0+0xb6>
 8001444:	3c57      	subs	r4, #87	@ 0x57
 8001446:	e7d5      	b.n	80013f4 <_strtoul_l.constprop.0+0x5c>
 8001448:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800144c:	e7df      	b.n	800140e <_strtoul_l.constprop.0+0x76>
 800144e:	1c73      	adds	r3, r6, #1
 8001450:	d106      	bne.n	8001460 <_strtoul_l.constprop.0+0xc8>
 8001452:	2322      	movs	r3, #34	@ 0x22
 8001454:	f8ce 3000 	str.w	r3, [lr]
 8001458:	4630      	mov	r0, r6
 800145a:	b932      	cbnz	r2, 800146a <_strtoul_l.constprop.0+0xd2>
 800145c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001460:	b107      	cbz	r7, 8001464 <_strtoul_l.constprop.0+0xcc>
 8001462:	4240      	negs	r0, r0
 8001464:	2a00      	cmp	r2, #0
 8001466:	d0f9      	beq.n	800145c <_strtoul_l.constprop.0+0xc4>
 8001468:	b106      	cbz	r6, 800146c <_strtoul_l.constprop.0+0xd4>
 800146a:	1e69      	subs	r1, r5, #1
 800146c:	6011      	str	r1, [r2, #0]
 800146e:	e7f5      	b.n	800145c <_strtoul_l.constprop.0+0xc4>
 8001470:	08001528 	.word	0x08001528

08001474 <_strtoul_r>:
 8001474:	f7ff bf90 	b.w	8001398 <_strtoul_l.constprop.0>

08001478 <_malloc_usable_size_r>:
 8001478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800147c:	1f18      	subs	r0, r3, #4
 800147e:	2b00      	cmp	r3, #0
 8001480:	bfbc      	itt	lt
 8001482:	580b      	ldrlt	r3, [r1, r0]
 8001484:	18c0      	addlt	r0, r0, r3
 8001486:	4770      	bx	lr

08001488 <_init>:
 8001488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800148a:	bf00      	nop
 800148c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800148e:	bc08      	pop	{r3}
 8001490:	469e      	mov	lr, r3
 8001492:	4770      	bx	lr

08001494 <_fini>:
 8001494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001496:	bf00      	nop
 8001498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800149a:	bc08      	pop	{r3}
 800149c:	469e      	mov	lr, r3
 800149e:	4770      	bx	lr
