/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [23:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_15z ? celloutsig_1_10z[2] : celloutsig_1_4z;
  assign celloutsig_0_20z = celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_18z;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_0z[12]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z & celloutsig_0_2z[1]);
  assign celloutsig_0_23z = ~(celloutsig_0_5z & celloutsig_0_15z);
  assign celloutsig_0_30z = ~(celloutsig_0_26z[1] & celloutsig_0_25z[10]);
  assign celloutsig_0_3z = celloutsig_0_2z[5] | in_data[62];
  assign celloutsig_1_8z = in_data[173] | celloutsig_1_5z;
  assign celloutsig_1_9z = celloutsig_1_3z[5] | celloutsig_1_4z;
  assign celloutsig_0_12z = celloutsig_0_8z[0] | celloutsig_0_5z;
  assign celloutsig_1_11z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_0_13z = celloutsig_0_10z ^ in_data[3];
  assign celloutsig_1_1z = ~(in_data[166] ^ celloutsig_1_0z[25]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ in_data[20]);
  assign celloutsig_0_9z = ~(celloutsig_0_1z ^ in_data[48]);
  assign celloutsig_1_3z = in_data[184:178] + celloutsig_1_0z[18:12];
  assign celloutsig_1_19z = { celloutsig_1_0z[25:22], celloutsig_1_16z } + celloutsig_1_12z[15:8];
  assign celloutsig_0_11z = { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z } + in_data[95:85];
  assign celloutsig_0_17z = { celloutsig_0_11z[10:9], celloutsig_0_5z, celloutsig_0_6z } + { celloutsig_0_14z[3:2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_11z[6:0] + { celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[13:8] + { in_data[34:30], celloutsig_0_1z };
  reg [9:0] _21_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 10'h000;
    else _21_ <= { in_data[89:84], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_23z };
  assign out_data[9:0] = _21_;
  assign celloutsig_0_15z = { celloutsig_0_14z[11:3], celloutsig_0_13z, celloutsig_0_12z } === { celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = in_data[51:47] === { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[30:28], celloutsig_0_0z } <= { in_data[26:25], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[28:23], celloutsig_0_0z } || { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_3z } || { in_data[67:66], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[48:38] < in_data[29:19];
  assign celloutsig_0_18z = celloutsig_0_11z[3:0] < { celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_6z = in_data[111:107] * in_data[168:164];
  assign celloutsig_1_13z = - { celloutsig_1_12z[19:14], celloutsig_1_3z };
  assign celloutsig_0_6z = - { in_data[90], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = - { celloutsig_0_2z[4:3], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_24z = - { celloutsig_0_19z[3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[128:103] >> in_data[124:99];
  assign celloutsig_1_2z = { in_data[111:101], celloutsig_1_1z } >> { in_data[150:140], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_6z[3:1], celloutsig_1_4z, celloutsig_1_4z } >> celloutsig_1_6z;
  assign celloutsig_1_12z = { celloutsig_1_3z[4:0], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_0z[23:2], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_16z = celloutsig_1_13z[4:1] >> { celloutsig_1_2z[11:10], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_3z } >> { in_data[57:54], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_14z[17:2] >> { in_data[83:76], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_14z[10:8] >> { celloutsig_0_6z[2], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_22z[8:3], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_12z } <<< { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_26z } <<< { celloutsig_0_11z[6:0], celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] & in_data[119]) | celloutsig_1_4z);
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_1z) | in_data[173]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_7z) | celloutsig_0_2z[5]);
  assign { out_data[128], out_data[103:96], out_data[48:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
