/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [6:0] _03_;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_5z : celloutsig_0_2z);
  assign celloutsig_1_3z = ~((in_data[158] | in_data[184]) & celloutsig_1_1z);
  assign celloutsig_0_1z = ~((_00_ | _01_) & in_data[24]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_3z);
  assign celloutsig_1_1z = in_data[140] | ~(in_data[139]);
  assign celloutsig_1_5z = celloutsig_1_2z[1] | ~(celloutsig_1_4z);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_8z[6] ^ celloutsig_1_1z);
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 7'h00;
    else _12_ <= in_data[53:47];
  assign { _03_[6:5], _00_, _02_[3:2], _01_, _02_[0] } = _12_;
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 5'h00;
    else _13_ <= { _00_, _02_[3:2], _01_, _02_[0] };
  assign out_data[36:32] = _13_;
  assign celloutsig_1_2z = { in_data[164:160], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } & in_data[113:102];
  assign celloutsig_0_12z = { out_data[35], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_10z[7:5], celloutsig_0_7z };
  assign celloutsig_1_6z = { in_data[187:179], celloutsig_1_3z } === { in_data[133:127], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z[4], celloutsig_1_2z } > { in_data[172:161], celloutsig_1_1z };
  assign celloutsig_0_2z = { _03_[6:5], celloutsig_0_1z } || { _01_, _02_[0], celloutsig_0_1z };
  assign celloutsig_0_9z = - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_8z = - in_data[160:154];
  assign celloutsig_1_10z = - { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_18z = | { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_9z[9], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_3z = | { _02_[3:2], _02_[0], _01_, celloutsig_0_1z };
  assign celloutsig_0_4z = ~^ { _02_[2], _01_, _02_[0], celloutsig_0_3z, celloutsig_0_1z, _03_[6:5], _00_, _02_[3:2], _01_, _02_[0] };
  assign celloutsig_1_0z = ~^ in_data[147:138];
  assign celloutsig_0_10z = in_data[75:65] ^ { celloutsig_0_9z[2], celloutsig_0_8z[6:2], celloutsig_0_8z[2], celloutsig_0_8z[0], celloutsig_0_9z };
  assign celloutsig_1_9z = { in_data[114:113], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } ^ { celloutsig_1_2z[9:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_15z) | celloutsig_1_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[7]) | in_data[174]);
  assign celloutsig_1_15z = ~((celloutsig_1_5z & celloutsig_1_7z) | celloutsig_1_1z);
  assign { celloutsig_0_8z[5], celloutsig_0_8z[3], celloutsig_0_8z[4], celloutsig_0_8z[2], celloutsig_0_8z[6], celloutsig_0_8z[0] } = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } & { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _02_[4], _02_[1] } = { _00_, _01_ };
  assign _03_[4:0] = { _00_, _02_[3:2], _01_, _02_[0] };
  assign celloutsig_0_8z[1] = celloutsig_0_8z[2];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
