Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 28 17:00:01 2025
| Host         : HARRISON-WIN11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.406        0.000                      0                  192        0.139        0.000                      0                  192        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.406        0.000                      0                  192        0.139        0.000                      0                  192        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.378ns (42.311%)  route 3.242ns (57.689%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  fifo_i/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.441    fifo_i/cnt_reg[24]_i_1_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.775 r  fifo_i/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.775    fifo_i/cnt_reg[28]_i_1_n_6
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.515    14.856    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.062    15.182    fifo_i/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.264ns (41.117%)  route 3.242ns (58.883%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.661 r  fifo_i/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    fifo_i/cnt_reg[24]_i_1_n_6
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.062    15.156    fifo_i/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.283ns (41.320%)  route 3.242ns (58.680%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  fifo_i/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.441    fifo_i/cnt_reg[24]_i_1_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.680 r  fifo_i/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.680    fifo_i/cnt_reg[28]_i_1_n_5
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.515    14.856    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[30]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.062    15.182    fifo_i/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.243ns (40.892%)  route 3.242ns (59.108%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.640 r  fifo_i/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.640    fifo_i/cnt_reg[24]_i_1_n_4
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.062    15.156    fifo_i/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.267ns (41.149%)  route 3.242ns (58.851%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  fifo_i/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.441    fifo_i/cnt_reg[24]_i_1_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.664 r  fifo_i/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.664    fifo_i/cnt_reg[28]_i_1_n_7
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.515    14.856    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[28]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.062    15.182    fifo_i/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.169ns (40.083%)  route 3.242ns (59.917%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.566 r  fifo_i/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.566    fifo_i/cnt_reg[24]_i_1_n_5
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.062    15.156    fifo_i/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.153ns (39.906%)  route 3.242ns (60.094%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.327 r  fifo_i/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    fifo_i/cnt_reg[20]_i_1_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.550 r  fifo_i/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.550    fifo_i/cnt_reg[24]_i_1_n_7
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.062    15.156    fifo_i/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.150ns (39.872%)  route 3.242ns (60.128%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.547 r  fifo_i/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.547    fifo_i/cnt_reg[20]_i_1_n_6
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.062    15.155    fifo_i/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.129ns (39.637%)  route 3.242ns (60.363%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.526 r  fifo_i/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.526    fifo_i/cnt_reg[20]_i_1_n_4
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.062    15.155    fifo_i/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.055ns (38.794%)  route 3.242ns (61.206%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           1.147     6.759    fifo_i/p_0_in__0[5]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.883 r  fifo_i/FSM_sequential_state_r[2]_inv_i_12/O
                         net (fo=2, routed)           0.829     7.712    fifo_i/FSM_sequential_state_r[2]_inv_i_12_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.836 r  fifo_i/timeout_out_i_3/O
                         net (fo=33, routed)          1.266     9.101    fifo_i/timeout_out_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.225 r  fifo_i/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.225    fifo_i/cnt[0]_i_6_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.757 r  fifo_i/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    fifo_i/cnt_reg[0]_i_1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  fifo_i/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    fifo_i/cnt_reg[4]_i_1_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.985 r  fifo_i/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    fifo_i/cnt_reg[8]_i_1_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.099 r  fifo_i/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.099    fifo_i/cnt_reg[12]_i_1_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.213 r  fifo_i/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.213    fifo_i/cnt_reg[16]_i_1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.452 r  fifo_i/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.452    fifo_i/cnt_reg[20]_i_1_n_5
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  fifo_i/cnt_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)        0.062    15.155    fifo_i/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttons_1_i/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons_dbn_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    buttons_1_i/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  buttons_1_i/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buttons_1_i/debounced_signal_reg/Q
                         net (fo=3, routed)           0.069     1.684    buttons_dbn_1
    SLICE_X62Y35         FDRE                                         r  buttons_dbn_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  buttons_dbn_r_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.071     1.545    buttons_dbn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 buttons_0_i/debounced_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons_dbn_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    buttons_0_i/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  buttons_0_i/debounced_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buttons_0_i/debounced_signal_reg/Q
                         net (fo=3, routed)           0.089     1.704    buttons_dbn_0
    SLICE_X62Y35         FDRE                                         r  buttons_dbn_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  buttons_dbn_r_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.075     1.549    buttons_dbn_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.309%)  route 0.139ns (49.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_i/cnt_reg[30]/Q
                         net (fo=4, routed)           0.139     1.755    p_0_in__0[6]
    SLICE_X65Y38         FDRE                                         r  leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  leds_reg[15]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.070     1.583    leds_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_i/cnt_reg[29]/Q
                         net (fo=4, routed)           0.140     1.756    p_0_in__0[5]
    SLICE_X65Y38         FDRE                                         r  leds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  leds_reg[14]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.066     1.579    leds_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.210%)  route 0.151ns (51.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  fifo_i/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_i/cnt_reg[28]/Q
                         net (fo=4, routed)           0.151     1.768    p_0_in__0[4]
    SLICE_X65Y38         FDRE                                         r  leds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  leds_reg[13]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.070     1.583    leds_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fifo_i/FSM_sequential_state_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_i/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.616%)  route 0.121ns (39.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.473    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  fifo_i/FSM_sequential_state_r_reg[1]/Q
                         net (fo=11, routed)          0.121     1.735    fifo_i/state_r[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  fifo_i/state_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    fifo_i/state_out[1]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  fifo_i/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    fifo_i/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  fifo_i/state_out_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.091     1.577    fifo_i/state_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.457%)  route 0.199ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_i/cnt_reg[24]/Q
                         net (fo=4, routed)           0.199     1.814    p_0_in__0[0]
    SLICE_X65Y37         FDRE                                         r  leds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  leds_reg[9]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.070     1.581    leds_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.110%)  route 0.202ns (58.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_i/cnt_reg[25]/Q
                         net (fo=4, routed)           0.202     1.817    p_0_in__0[1]
    SLICE_X65Y37         FDRE                                         r  leds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  leds_reg[10]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.070     1.581    leds_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fifo_i/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.950%)  route 0.212ns (60.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    fifo_i/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  fifo_i/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_i/cnt_reg[24]/Q
                         net (fo=4, routed)           0.212     1.827    p_0_in__0[0]
    SLICE_X65Y32         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  seg_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.070     1.577    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 buttons_0_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttons_0_i/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    buttons_0_i/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  buttons_0_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buttons_0_i/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    buttons_0_i/cnt_reg_n_0_[3]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  buttons_0_i/cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    buttons_0_i/cnt_reg[0]_i_1__0_n_4
    SLICE_X63Y35         FDRE                                         r  buttons_0_i/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.988    buttons_0_i/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  buttons_0_i/cnt_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    buttons_0_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   buttons_dbn_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35   buttons_dbn_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   leds_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31   leds_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   leds_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   leds_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   leds_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y38   leds_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   leds_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   leds_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   leds_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35   buttons_dbn_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   leds_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31   leds_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   leds_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.448ns  (logic 3.960ns (46.875%)  route 4.488ns (53.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  leds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  leds_reg[8]/Q
                         net (fo=1, routed)           4.488    10.092    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.596 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.596    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.019ns (47.825%)  route 4.384ns (52.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  leds_reg[7]/Q
                         net (fo=1, routed)           4.384    10.051    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.552 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.552    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.024ns (48.054%)  route 4.350ns (51.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  leds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  leds_reg[6]/Q
                         net (fo=1, routed)           4.350    10.017    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.524 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.524    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_i/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.023ns (48.065%)  route 4.347ns (51.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.625     5.146    fifo_i/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  fifo_i/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  fifo_i/locked_out_reg/Q
                         net (fo=1, routed)           4.347    10.011    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.516 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.516    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.032ns (48.292%)  route 4.318ns (51.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  leds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  leds_reg[5]/Q
                         net (fo=1, routed)           4.318     9.985    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.500 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.500    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_i/state_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 3.965ns (49.370%)  route 4.066ns (50.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.153    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  fifo_i/state_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  fifo_i/state_out_reg[2]/Q
                         net (fo=1, routed)           4.066     9.676    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.185 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.185    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_i/state_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 3.957ns (49.404%)  route 4.052ns (50.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.153    fifo_i/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  fifo_i/state_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  fifo_i/state_out_reg[1]/Q
                         net (fo=1, routed)           4.052     9.662    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.163 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.163    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_i/state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 3.986ns (52.024%)  route 3.676ns (47.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.632     5.153    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  fifo_i/state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  fifo_i/state_out_reg[0]/Q
                         net (fo=1, routed)           3.676     9.285    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.815 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.815    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 3.977ns (54.665%)  route 3.299ns (45.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  leds_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  leds_reg[15]/Q
                         net (fo=1, routed)           3.299     8.911    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.432 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.432    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 3.974ns (58.025%)  route 2.875ns (41.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  leds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  leds_reg[12]/Q
                         net (fo=1, routed)           2.875     8.486    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.004 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.004    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.350ns (80.637%)  route 0.324ns (19.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  leds_reg[9]/Q
                         net (fo=1, routed)           0.324     1.940    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.150 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.150    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.369ns (80.669%)  route 0.328ns (19.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  leds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  leds_reg[11]/Q
                         net (fo=1, routed)           0.328     1.963    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.168 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.168    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.367ns (80.449%)  route 0.332ns (19.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  leds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  leds_reg[10]/Q
                         net (fo=1, routed)           0.332     1.948    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.175 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.175    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.353ns (74.406%)  route 0.465ns (25.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg_reg[0]/Q
                         net (fo=1, routed)           0.465     2.078    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.290 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.290    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.371ns (74.315%)  route 0.474ns (25.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg_reg[1]/Q
                         net (fo=1, routed)           0.474     2.087    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.317 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.317    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.377ns (72.817%)  route 0.514ns (27.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_reg[2]/Q
                         net (fo=1, routed)           0.514     2.126    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.362 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.362    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.362ns (71.784%)  route 0.535ns (28.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_reg[4]/Q
                         net (fo=1, routed)           0.535     2.147    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.368 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.368    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.377ns (72.110%)  route 0.533ns (27.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg_reg[3]/Q
                         net (fo=1, routed)           0.533     2.146    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.382 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.382    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.347ns (70.176%)  route 0.572ns (29.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  seg_reg[5]/Q
                         net (fo=1, routed)           0.572     2.184    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.390 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.390    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.357ns (69.038%)  route 0.609ns (30.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  leds_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  leds_reg[14]/Q
                         net (fo=1, routed)           0.609     2.226    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.442 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.442    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 2.060ns (37.120%)  route 3.489ns (62.880%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=2, routed)           1.585     3.043    fifo_i/switches_IBUF[2]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  fifo_i/FSM_sequential_state_r[1]_i_4/O
                         net (fo=2, routed)           1.194     4.361    fifo_i/FSM_sequential_state_r[1]_i_4_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I1_O)        0.150     4.511 r  fifo_i/FSM_sequential_state_r[0]_i_2/O
                         net (fo=1, routed)           0.710     5.221    fifo_i/state_r__0[0]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.328     5.549 r  fifo_i/FSM_sequential_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.549    fifo_i/FSM_sequential_state_r[0]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513     4.854    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[0]/C

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.830ns (33.029%)  route 3.710ns (66.971%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=2, routed)           1.585     3.043    fifo_i/switches_IBUF[2]
    SLICE_X62Y40         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  fifo_i/FSM_sequential_state_r[1]_i_4/O
                         net (fo=2, routed)           1.194     4.361    fifo_i/FSM_sequential_state_r[1]_i_4_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I2_O)        0.124     4.485 r  fifo_i/FSM_sequential_state_r[1]_i_2/O
                         net (fo=1, routed)           0.931     5.416    fifo_i/state_r__0[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.540 r  fifo_i/FSM_sequential_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.540    fifo_i/FSM_sequential_state_r[1]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513     4.854    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[1]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.828ns (37.973%)  route 2.986ns (62.027%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_IBUF[15]_inst/O
                         net (fo=1, routed)           1.573     3.029    fifo_i/switches_IBUF[7]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.153 f  fifo_i/FSM_sequential_state_r[2]_inv_i_7/O
                         net (fo=3, routed)           0.798     3.951    fifo_i/FSM_sequential_state_r[2]_inv_i_7_n_0
    SLICE_X62Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.075 f  fifo_i/FSM_sequential_state_r[2]_inv_i_2/O
                         net (fo=1, routed)           0.615     4.690    fifo_i/state_r__0[2]
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  fifo_i/FSM_sequential_state_r[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     4.814    fifo_i/FSM_sequential_state_r[2]_inv_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513     4.854    fifo_i/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[2]_inv/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            buttons_1_i/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.451ns (30.823%)  route 3.257ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[3]_inst/O
                         net (fo=1, routed)           3.257     4.708    buttons_1_i/buttons_IBUF[0]
    SLICE_X61Y30         FDRE                                         r  buttons_1_i/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507     4.848    buttons_1_i/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  buttons_1_i/sync_reg1_reg/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            buttons_0_i/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.551ns  (logic 1.451ns (31.885%)  route 3.100ns (68.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[2]_inst/O
                         net (fo=1, routed)           3.100     4.551    buttons_0_i/buttons_IBUF[0]
    SLICE_X60Y30         FDRE                                         r  buttons_0_i/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507     4.848    buttons_0_i/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  buttons_0_i/sync_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.322ns (33.209%)  route 0.647ns (66.791%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[11]_inst/O
                         net (fo=2, routed)           0.438     0.670    fifo_i/switches_IBUF[3]
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.715 f  fifo_i/FSM_sequential_state_r[2]_inv_i_2/O
                         net (fo=1, routed)           0.209     0.924    fifo_i/state_r__0[2]
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.969 r  fifo_i/FSM_sequential_state_r[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.969    fifo_i/FSM_sequential_state_r[2]_inv_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    fifo_i/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[2]_inv/C

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.420ns (29.413%)  route 1.009ns (70.587%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[9]_inst/O
                         net (fo=1, routed)           0.335     0.555    fifo_i/switches_IBUF[1]
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.600 f  fifo_i/FSM_sequential_state_r[2]_inv_i_7/O
                         net (fo=3, routed)           0.436     1.036    fifo_i/FSM_sequential_state_r[2]_inv_i_7_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I2_O)        0.044     1.080 r  fifo_i/FSM_sequential_state_r[0]_i_2/O
                         net (fo=1, routed)           0.238     1.318    fifo_i/state_r__0[0]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.111     1.429 r  fifo_i/FSM_sequential_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.429    fifo_i/FSM_sequential_state_r[0]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[0]/C

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            fifo_i/FSM_sequential_state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.355ns (24.589%)  route 1.090ns (75.411%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[9]_inst/O
                         net (fo=1, routed)           0.335     0.555    fifo_i/switches_IBUF[1]
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.600 f  fifo_i/FSM_sequential_state_r[2]_inv_i_7/O
                         net (fo=3, routed)           0.436     1.036    fifo_i/FSM_sequential_state_r[2]_inv_i_7_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.081 r  fifo_i/FSM_sequential_state_r[1]_i_2/O
                         net (fo=1, routed)           0.319     1.400    fifo_i/state_r__0[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.445 r  fifo_i/FSM_sequential_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.445    fifo_i/FSM_sequential_state_r[1]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    fifo_i/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  fifo_i/FSM_sequential_state_r_reg[1]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            buttons_0_i/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.219ns (12.915%)  route 1.479ns (87.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttons_IBUF[2]_inst/O
                         net (fo=1, routed)           1.479     1.699    buttons_0_i/buttons_IBUF[0]
    SLICE_X60Y30         FDRE                                         r  buttons_0_i/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.854     1.981    buttons_0_i/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  buttons_0_i/sync_reg1_reg/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            buttons_1_i/sync_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.219ns (12.551%)  route 1.528ns (87.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttons_IBUF[3]_inst/O
                         net (fo=1, routed)           1.528     1.747    buttons_1_i/buttons_IBUF[0]
    SLICE_X61Y30         FDRE                                         r  buttons_1_i/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.854     1.981    buttons_1_i/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  buttons_1_i/sync_reg1_reg/C





