
final.elf:     file format elf32-littlenios2
final.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04040244

Program Header:
    LOAD off    0x00001000 vaddr 0x04040000 paddr 0x04040000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04040020 paddr 0x04040020 align 2**12
         filesz 0x00002f14 memsz 0x00002f14 flags r-x
    LOAD off    0x00004000 vaddr 0x00000000 paddr 0x04042f34 align 2**12
         filesz 0x000016d0 memsz 0x0000181c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04040000  04040000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  04040020  04040020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002cf0  04040244  04040244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000003c  00000000  04042f34  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001694  0000003c  04042f70  0000403c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000014c  000016d0  04044604  000056d0  2**2
                  ALLOC, SMALL_DATA
  6 .DMEM         00000000  0000181c  0000181c  000056d0  2**0
                  CONTENTS
  7 .MEMORY       00000000  04044604  04044604  000056d0  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  000056d0  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000630  00000000  00000000  000056f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00007fab  00000000  00000000  00005d28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002def  00000000  00000000  0000dcd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002dda  00000000  00000000  00010ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000d84  00000000  00000000  0001389c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001d58  00000000  00000000  00014620  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000c3e  00000000  00000000  00016378  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000030  00000000  00000000  00016fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000001d8  00000000  00000000  00016fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  000190d1  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  000190d4  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  000190d7  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  000190d8  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  000190d9  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000190dd  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000190e1  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  000190e5  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  000190f0  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  000190fb  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 0000000b  00000000  00000000  00019106  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000028  00000000  00000000  00019111  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0005d64a  00000000  00000000  00019139  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04040000 l    d  .entry	00000000 .entry
04040020 l    d  .exceptions	00000000 .exceptions
04040244 l    d  .text	00000000 .text
00000000 l    d  .rodata	00000000 .rodata
0000003c l    d  .rwdata	00000000 .rwdata
000016d0 l    d  .bss	00000000 .bss
0000181c l    d  .DMEM	00000000 .DMEM
04044604 l    d  .MEMORY	00000000 .MEMORY
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../final_bsp//obj/HAL/src/crt0.o
0404028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 alt_load.c
04040b4c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
04040cb4 l     F .text	00000034 alt_dev_reg
00000074 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04040fc0 l     F .text	0000020c altera_avalon_jtag_uart_irq
040411cc l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
04041804 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_ts.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
04041b3c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
04041c90 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04041cbc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04042130 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04042270 l     F .text	0000003c alt_get_errno
040422ac l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0000127c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00001714 g     O .bss	00000004 alt_instruction_exception_handler
04040c38 g     F .text	0000007c alt_main
0000171c g     O .bss	00000100 alt_irq
04042f70 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_DMEM
0404032c g     F .text	00000040 lcd_data
040404f4 g     F .text	00000054 update_PWM
000016d0 g     O .bss	00000004 PWM_state
04040290 g     F .text	0000005c lcd_write
00001704 g     O .bss	00000004 altera_avalon_timer_ts_freq
000016d4 g     O .bss	00000004 now
040426cc g     F .text	00000024 altera_nios2_gen2_irq_init
04040000 g     F .entry	0000001c __reset
04040614 g     F .text	00000124 display_PWM
04040020 g       *ABS*	00000000 __flash_exceptions_start
00001718 g     O .bss	00000004 errno
000016f8 g     O .bss	00000004 alt_argv
000096a0 g       *ABS*	00000000 _gp
000010fc g     O .rwdata	00000180 alt_fd_list
0000003c g     O .rwdata	00000010 hello
040426f0 g     F .text	00000090 alt_find_dev
04042b20 g     F .text	00000148 memcpy
040403b4 g     F .text	00000078 lcd_printtext
040421f4 g     F .text	0000007c alt_io_redirect
04042f34 g       *ABS*	00000000 __DTOR_END__
040429bc g     F .text	0000009c alt_exception_cause_generated_bad_addr
040413c4 g     F .text	0000021c altera_avalon_jtag_uart_read
040409f8 g     F .text	00000064 .hidden __udivsi3
0404292c g     F .text	00000090 alt_icache_flush
000016b4 g     O .rwdata	00000004 alt_max_fd
000016a0 g     O .rwdata	00000004 LCD_state
000016d8 g     O .bss	00000004 HIGH
000016c8 g     O .rwdata	00000004 _global_impure_ptr
0000181c g       *ABS*	00000000 __bss_end
04042040 g     F .text	000000f0 alt_iic_isr_register
040425c4 g     F .text	00000108 alt_tick
04041ff4 g     F .text	0000004c alt_ic_irq_enabled
04042528 g     F .text	0000009c alt_alarm_stop
00001708 g     O .bss	00000004 alt_irq_active
040400fc g     F .exceptions	000000d4 alt_irq_handler
000010d4 g     O .rwdata	00000028 alt_dev_null
000016dc g     O .bss	00000004 DC
04041c48 g     F .text	00000048 alt_dcache_flush_all
000016d0 g       *ABS*	00000000 __ram_rwdata_end
000016ac g     O .rwdata	00000008 alt_dev_list
040419f0 g     F .text	00000020 alt_timestamp_freq
0000003c g       *ABS*	00000000 __ram_rodata_end
04040548 g     F .text	00000054 pwm_init
04040a5c g     F .text	00000058 .hidden __umodsi3
0000181c g       *ABS*	00000000 end
04040f00 g     F .text	000000c0 altera_avalon_jtag_uart_init
040401d0 g     F .exceptions	00000074 alt_instruction_exception_entry
04042f34 g       *ABS*	00000000 __CTOR_LIST__
04000000 g       *ABS*	00000000 __alt_stack_pointer
0404187c g     F .text	0000007c alt_avalon_timer_sc_init
040415e0 g     F .text	00000224 altera_avalon_jtag_uart_write
000016e0 g     O .bss	00000004 wait
04042d80 g     F .text	00000180 __call_exitprocs
04040244 g     F .text	0000004c _start
0000170c g     O .bss	00000004 _alt_tick_rate
00001710 g     O .bss	00000004 _alt_nticks
04040d20 g     F .text	0000007c alt_sys_init
04042c68 g     F .text	00000118 __register_exitproc
0404126c g     F .text	00000068 altera_avalon_jtag_uart_close
040404a4 g     F .text	00000050 myusleep
0000003c g       *ABS*	00000000 __ram_rwdata_start
00000000 g       *ABS*	00000000 __ram_rodata_start
04040d9c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04042888 g     F .text	000000a4 alt_get_fd
04042aa4 g     F .text	0000007c memcmp
04040e5c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0000181c g       *ABS*	00000000 __alt_stack_base
04040eac g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
000016e4 g     O .bss	00000004 wait_time
04042780 g     F .text	00000108 alt_find_file
04041cf8 g     F .text	000000a4 alt_dev_llist_insert
000016d0 g       *ABS*	00000000 __bss_start
0404059c g     F .text	00000078 create_PWM
0404036c g     F .text	00000048 lcd_init
04040738 g     F .text	000001c8 main
000016fc g     O .bss	00000004 alt_envp
04040dfc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
040418f8 g     F .text	00000078 alt_timestamp_start
000016b8 g     O .rwdata	00000004 alt_errno
04040900 g     F .text	00000084 .hidden __divsi3
04042f34 g       *ABS*	00000000 __CTOR_END__
04042f34 g       *ABS*	00000000 __flash_rodata_start
04042f34 g       *ABS*	00000000 __DTOR_LIST__
04040ce8 g     F .text	00000038 alt_irq_init
040424c4 g     F .text	00000064 alt_release_fd
04042a58 g     F .text	00000014 atexit
04040000 g       *ABS*	00000000 __alt_mem_MEMORY
000016cc g     O .rwdata	00000004 _impure_ptr
000016f4 g     O .bss	00000004 alt_argc
00001700 g     O .bss	00000004 altera_avalon_timer_ts_base
04041dfc g     F .text	00000060 _do_dtors
00000060 g     O .rwdata	00000011 paraPWM
000016e8 g     O .bss	00000004 LCD_mark
04040020 g       .exceptions	00000000 alt_irq_entry
000016a4 g     O .rwdata	00000008 alt_fs_list
000016ec g     O .bss	00000004 LOW
04040020 g       *ABS*	00000000 __ram_exceptions_start
04041970 g     F .text	00000080 alt_timestamp
04041e90 g     F .text	00000050 alt_ic_isr_register
000016d0 g       *ABS*	00000000 _edata
000016f0 g     O .bss	00000004 PWM_mark
0000181c g       *ABS*	00000000 _end
04040244 g       *ABS*	00000000 __ram_exceptions_end
040412d4 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04041f68 g     F .text	0000008c alt_ic_irq_disable
04042a6c g     F .text	00000038 exit
04040984 g     F .text	00000074 .hidden __modsi3
04000000 g       *ABS*	00000000 __alt_data_end
04040020 g     F .exceptions	00000000 alt_exception
040402ec g     F .text	00000040 lcd_cmd
04042f00 g     F .text	00000034 _exit
04041a10 g     F .text	0000012c alt_alarm_start
04040ab4 g     F .text	00000098 strlen
04042370 g     F .text	00000154 open
04041e5c g     F .text	00000034 alt_icache_flush_all
000016bc g     O .rwdata	00000004 alt_priority_mask
04041ee0 g     F .text	00000088 alt_ic_irq_enable
0404042c g     F .text	00000078 lcd_setcursor
000016c0 g     O .rwdata	00000008 alt_alarm_list
04041d9c g     F .text	00000060 _do_ctors
04041b78 g     F .text	000000d0 close
04040bb4 g     F .text	00000084 alt_load
0000004c g     O .rwdata	00000011 empty



Disassembly of section .entry:

04040000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 4040000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 4040004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 4040008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 404000c:	00bffd16 	blt	zero,r2,4040004 <__flash_rwdata_start+0xffffd094>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4040010:	00410134 	movhi	at,1028
    ori r1, r1, %lo(_start)
 4040014:	08409114 	ori	at,at,580
    jmp r1
 4040018:	0800683a 	jmp	at
 404001c:	00000000 	call	0 <__alt_mem_DMEM>

Disassembly of section .exceptions:

04040020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4040020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4040024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4040028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 404002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4040030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4040034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4040038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 404003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4040040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4040044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4040048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 404004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4040050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4040054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4040058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 404005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4040060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4040064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4040068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 404006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4040070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4040074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4040078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 404007c:	10000326 	beq	r2,zero,404008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4040080:	20000226 	beq	r4,zero,404008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4040084:	40400fc0 	call	40400fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4040088:	00000706 	br	40400a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 404008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4040090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4040094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4040098:	40401d00 	call	40401d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 404009c:	1000021e 	bne	r2,zero,40400a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40400a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40400a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40400a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40400ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40400b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40400b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40400b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40400bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40400c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40400c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40400c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40400cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40400d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40400d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40400d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40400dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40400e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40400e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40400e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40400ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40400f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40400f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40400f8:	ef80083a 	eret

040400fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40400fc:	defff904 	addi	sp,sp,-28
 4040100:	dfc00615 	stw	ra,24(sp)
 4040104:	df000515 	stw	fp,20(sp)
 4040108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 404010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4040110:	0005313a 	rdctl	r2,ipending
 4040114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4040118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 404011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4040120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4040124:	00800044 	movi	r2,1
 4040128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 404012c:	e0fffb17 	ldw	r3,-20(fp)
 4040130:	e0bffc17 	ldw	r2,-16(fp)
 4040134:	1884703a 	and	r2,r3,r2
 4040138:	10001426 	beq	r2,zero,404018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 404013c:	00800034 	movhi	r2,0
 4040140:	1085c704 	addi	r2,r2,5916
 4040144:	e0fffd17 	ldw	r3,-12(fp)
 4040148:	180690fa 	slli	r3,r3,3
 404014c:	10c5883a 	add	r2,r2,r3
 4040150:	10c00017 	ldw	r3,0(r2)
 4040154:	00800034 	movhi	r2,0
 4040158:	1085c704 	addi	r2,r2,5916
 404015c:	e13ffd17 	ldw	r4,-12(fp)
 4040160:	200890fa 	slli	r4,r4,3
 4040164:	1105883a 	add	r2,r2,r4
 4040168:	10800104 	addi	r2,r2,4
 404016c:	10800017 	ldw	r2,0(r2)
 4040170:	1009883a 	mov	r4,r2
 4040174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4040178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 404017c:	0005313a 	rdctl	r2,ipending
 4040180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4040184:	e0bfff17 	ldw	r2,-4(fp)
 4040188:	00000706 	br	40401a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 404018c:	e0bffc17 	ldw	r2,-16(fp)
 4040190:	1085883a 	add	r2,r2,r2
 4040194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4040198:	e0bffd17 	ldw	r2,-12(fp)
 404019c:	10800044 	addi	r2,r2,1
 40401a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40401a4:	003fe106 	br	404012c <__flash_rwdata_start+0xffffd1bc>

    active = alt_irq_pending ();
 40401a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40401ac:	e0bffb17 	ldw	r2,-20(fp)
 40401b0:	103fdb1e 	bne	r2,zero,4040120 <__flash_rwdata_start+0xffffd1b0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40401b4:	0001883a 	nop
}
 40401b8:	0001883a 	nop
 40401bc:	e037883a 	mov	sp,fp
 40401c0:	dfc00117 	ldw	ra,4(sp)
 40401c4:	df000017 	ldw	fp,0(sp)
 40401c8:	dec00204 	addi	sp,sp,8
 40401cc:	f800283a 	ret

040401d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40401d0:	defffb04 	addi	sp,sp,-20
 40401d4:	dfc00415 	stw	ra,16(sp)
 40401d8:	df000315 	stw	fp,12(sp)
 40401dc:	df000304 	addi	fp,sp,12
 40401e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 40401e4:	000531fa 	rdctl	r2,exception
 40401e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 40401ec:	e0bffd17 	ldw	r2,-12(fp)
 40401f0:	10801f0c 	andi	r2,r2,124
 40401f4:	1004d0ba 	srli	r2,r2,2
 40401f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 40401fc:	0005333a 	rdctl	r2,badaddr
 4040200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 4040204:	d0a01d17 	ldw	r2,-32652(gp)
 4040208:	10000726 	beq	r2,zero,4040228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 404020c:	d0a01d17 	ldw	r2,-32652(gp)
 4040210:	e0fffd17 	ldw	r3,-12(fp)
 4040214:	e1bffe17 	ldw	r6,-8(fp)
 4040218:	e17fff17 	ldw	r5,-4(fp)
 404021c:	1809883a 	mov	r4,r3
 4040220:	103ee83a 	callr	r2
 4040224:	00000206 	br	4040230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4040228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 404022c:	0005883a 	mov	r2,zero
}
 4040230:	e037883a 	mov	sp,fp
 4040234:	dfc00117 	ldw	ra,4(sp)
 4040238:	df000017 	ldw	fp,0(sp)
 404023c:	dec00204 	addi	sp,sp,8
 4040240:	f800283a 	ret

Disassembly of section .text:

04040244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4040244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4040248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 404024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4040250:	00bffd16 	blt	zero,r2,4040248 <__flash_rwdata_start+0xffffd2d8>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4040254:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
 4040258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 404025c:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
 4040260:	d6a5a814 	ori	gp,gp,38560
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4040264:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
 4040268:	1085b414 	ori	r2,r2,5840

    movhi r3, %hi(__bss_end)
 404026c:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
 4040270:	18c60714 	ori	r3,r3,6172

    beq r2, r3, 1f
 4040274:	10c00326 	beq	r2,r3,4040284 <_start+0x40>

0:
    stw zero, (r2)
 4040278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 404027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4040280:	10fffd36 	bltu	r2,r3,4040278 <__flash_rwdata_start+0xffffd308>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4040284:	4040bb40 	call	4040bb4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4040288:	4040c380 	call	4040c38 <alt_main>

0404028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 404028c:	003fff06 	br	404028c <__flash_rwdata_start+0xffffd31c>

04040290 <lcd_write>:
 Description: support lcd_cmd and lcd_data to
 	 	 	  send data to LCD controller
 ------------------------------------------------*/

void lcd_write(int data)
{
 4040290:	defffd04 	addi	sp,sp,-12
 4040294:	dfc00215 	stw	ra,8(sp)
 4040298:	df000115 	stw	fp,4(sp)
 404029c:	df000104 	addi	fp,sp,4
 40402a0:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LCD_BASE, data | 0b00100000000);	// write data and command
 40402a4:	e0bfff17 	ldw	r2,-4(fp)
 40402a8:	10c04014 	ori	r3,r2,256
 40402ac:	00810234 	movhi	r2,1032
 40402b0:	10841c04 	addi	r2,r2,4208
 40402b4:	10c00035 	stwio	r3,0(r2)
	myusleep();
 40402b8:	40404a40 	call	40404a4 <myusleep>
	IOWR_ALTERA_AVALON_PIO_DATA(LCD_BASE, data & 0b11011111111);	// just set bit EN (1->0) to recognize data sent
 40402bc:	e0bfff17 	ldw	r2,-4(fp)
 40402c0:	10c1bfcc 	andi	r3,r2,1791
 40402c4:	00810234 	movhi	r2,1032
 40402c8:	10841c04 	addi	r2,r2,4208
 40402cc:	10c00035 	stwio	r3,0(r2)
	myusleep();
 40402d0:	40404a40 	call	40404a4 <myusleep>
}
 40402d4:	0001883a 	nop
 40402d8:	e037883a 	mov	sp,fp
 40402dc:	dfc00117 	ldw	ra,4(sp)
 40402e0:	df000017 	ldw	fp,0(sp)
 40402e4:	dec00204 	addi	sp,sp,8
 40402e8:	f800283a 	ret

040402ec <lcd_cmd>:
 Name:				lcd_cmd
 Description: send command to LCD controller
 ------------------------------------------------*/

void lcd_cmd(char cmd)
{
 40402ec:	defffd04 	addi	sp,sp,-12
 40402f0:	dfc00215 	stw	ra,8(sp)
 40402f4:	df000115 	stw	fp,4(sp)
 40402f8:	df000104 	addi	fp,sp,4
 40402fc:	2005883a 	mov	r2,r4
 4040300:	e0bfff05 	stb	r2,-4(fp)
	lcd_write(0b00100000000 + cmd);
 4040304:	e0bfff07 	ldb	r2,-4(fp)
 4040308:	10804004 	addi	r2,r2,256
 404030c:	1009883a 	mov	r4,r2
 4040310:	40402900 	call	4040290 <lcd_write>
}
 4040314:	0001883a 	nop
 4040318:	e037883a 	mov	sp,fp
 404031c:	dfc00117 	ldw	ra,4(sp)
 4040320:	df000017 	ldw	fp,0(sp)
 4040324:	dec00204 	addi	sp,sp,8
 4040328:	f800283a 	ret

0404032c <lcd_data>:
 Name:				lcd_data
 Description: send data to LCD controller
 ------------------------------------------------*/

void lcd_data(char data)
{
 404032c:	defffd04 	addi	sp,sp,-12
 4040330:	dfc00215 	stw	ra,8(sp)
 4040334:	df000115 	stw	fp,4(sp)
 4040338:	df000104 	addi	fp,sp,4
 404033c:	2005883a 	mov	r2,r4
 4040340:	e0bfff05 	stb	r2,-4(fp)
	lcd_write(0b10100000000 + data);
 4040344:	e0bfff07 	ldb	r2,-4(fp)
 4040348:	10814004 	addi	r2,r2,1280
 404034c:	1009883a 	mov	r4,r2
 4040350:	40402900 	call	4040290 <lcd_write>
}
 4040354:	0001883a 	nop
 4040358:	e037883a 	mov	sp,fp
 404035c:	dfc00117 	ldw	ra,4(sp)
 4040360:	df000017 	ldw	fp,0(sp)
 4040364:	dec00204 	addi	sp,sp,8
 4040368:	f800283a 	ret

0404036c <lcd_init>:
 Name:				lcd_init
 Description: Initialize LCD before showing text
 ------------------------------------------------*/

void lcd_init()
{
 404036c:	defffe04 	addi	sp,sp,-8
 4040370:	dfc00115 	stw	ra,4(sp)
 4040374:	df000015 	stw	fp,0(sp)
 4040378:	d839883a 	mov	fp,sp
	lcd_write(0b00100111000);	// Set 2 line on LCD
 404037c:	01004e04 	movi	r4,312
 4040380:	40402900 	call	4040290 <lcd_write>

	lcd_write(0b00100001100);	// Display On/Off control
 4040384:	01004304 	movi	r4,268
 4040388:	40402900 	call	4040290 <lcd_write>

	lcd_write(0b00100000110);   // Entry mode set
 404038c:	01004184 	movi	r4,262
 4040390:	40402900 	call	4040290 <lcd_write>

	lcd_write(0b00100000001);   // Clear screen
 4040394:	01004044 	movi	r4,257
 4040398:	40402900 	call	4040290 <lcd_write>
}
 404039c:	0001883a 	nop
 40403a0:	e037883a 	mov	sp,fp
 40403a4:	dfc00117 	ldw	ra,4(sp)
 40403a8:	df000017 	ldw	fp,0(sp)
 40403ac:	dec00204 	addi	sp,sp,8
 40403b0:	f800283a 	ret

040403b4 <lcd_printtext>:
 Name:				lcd_printtext
 Description: print text or string on the screen
 ------------------------------------------------*/

void lcd_printtext(unsigned char string[])
{
 40403b4:	defffc04 	addi	sp,sp,-16
 40403b8:	dfc00315 	stw	ra,12(sp)
 40403bc:	df000215 	stw	fp,8(sp)
 40403c0:	df000204 	addi	fp,sp,8
 40403c4:	e13fff15 	stw	r4,-4(fp)
	for (int i = 0; i < strlen(string); i++)
 40403c8:	e03ffe15 	stw	zero,-8(fp)
 40403cc:	00000c06 	br	4040400 <lcd_printtext+0x4c>
		lcd_data(string[i]);
 40403d0:	e0bffe17 	ldw	r2,-8(fp)
 40403d4:	e0ffff17 	ldw	r3,-4(fp)
 40403d8:	1885883a 	add	r2,r3,r2
 40403dc:	10800003 	ldbu	r2,0(r2)
 40403e0:	10803fcc 	andi	r2,r2,255
 40403e4:	1080201c 	xori	r2,r2,128
 40403e8:	10bfe004 	addi	r2,r2,-128
 40403ec:	1009883a 	mov	r4,r2
 40403f0:	404032c0 	call	404032c <lcd_data>
 Description: print text or string on the screen
 ------------------------------------------------*/

void lcd_printtext(unsigned char string[])
{
	for (int i = 0; i < strlen(string); i++)
 40403f4:	e0bffe17 	ldw	r2,-8(fp)
 40403f8:	10800044 	addi	r2,r2,1
 40403fc:	e0bffe15 	stw	r2,-8(fp)
 4040400:	e13fff17 	ldw	r4,-4(fp)
 4040404:	4040ab40 	call	4040ab4 <strlen>
 4040408:	1007883a 	mov	r3,r2
 404040c:	e0bffe17 	ldw	r2,-8(fp)
 4040410:	10ffef36 	bltu	r2,r3,40403d0 <__flash_rwdata_start+0xffffd460>
		lcd_data(string[i]);
}
 4040414:	0001883a 	nop
 4040418:	e037883a 	mov	sp,fp
 404041c:	dfc00117 	ldw	ra,4(sp)
 4040420:	df000017 	ldw	fp,0(sp)
 4040424:	dec00204 	addi	sp,sp,8
 4040428:	f800283a 	ret

0404042c <lcd_setcursor>:
 Name:				lcd_setcursor
 Description: set cursor position on display
 ------------------------------------------------*/

void lcd_setcursor(char row, char col)
{
 404042c:	defffb04 	addi	sp,sp,-20
 4040430:	dfc00415 	stw	ra,16(sp)
 4040434:	df000315 	stw	fp,12(sp)
 4040438:	df000304 	addi	fp,sp,12
 404043c:	2007883a 	mov	r3,r4
 4040440:	2805883a 	mov	r2,r5
 4040444:	e0fffe05 	stb	r3,-8(fp)
 4040448:	e0bfff05 	stb	r2,-4(fp)
	int row_char = 0;
 404044c:	e03ffd15 	stw	zero,-12(fp)
	if (row == 1) row_char = 64;
 4040450:	e0bffe07 	ldb	r2,-8(fp)
 4040454:	10800058 	cmpnei	r2,r2,1
 4040458:	1000021e 	bne	r2,zero,4040464 <lcd_setcursor+0x38>
 404045c:	00801004 	movi	r2,64
 4040460:	e0bffd15 	stw	r2,-12(fp)
	lcd_cmd(0b00010000000 + row_char + col);
 4040464:	e0bffd17 	ldw	r2,-12(fp)
 4040468:	1007883a 	mov	r3,r2
 404046c:	e0bfff03 	ldbu	r2,-4(fp)
 4040470:	1885883a 	add	r2,r3,r2
 4040474:	10bfe004 	addi	r2,r2,-128
 4040478:	10803fcc 	andi	r2,r2,255
 404047c:	1080201c 	xori	r2,r2,128
 4040480:	10bfe004 	addi	r2,r2,-128
 4040484:	1009883a 	mov	r4,r2
 4040488:	40402ec0 	call	40402ec <lcd_cmd>
}
 404048c:	0001883a 	nop
 4040490:	e037883a 	mov	sp,fp
 4040494:	dfc00117 	ldw	ra,4(sp)
 4040498:	df000017 	ldw	fp,0(sp)
 404049c:	dec00204 	addi	sp,sp,8
 40404a0:	f800283a 	ret

040404a4 <myusleep>:
 Description: set delay time without affecting
 			  other operations
 ------------------------------------------------*/

void myusleep()
{
 40404a4:	defffe04 	addi	sp,sp,-8
 40404a8:	dfc00115 	stw	ra,4(sp)
 40404ac:	df000015 	stw	fp,0(sp)
 40404b0:	d839883a 	mov	fp,sp
	wait = alt_timestamp();
 40404b4:	40419700 	call	4041970 <alt_timestamp>
 40404b8:	d0a01015 	stw	r2,-32704(gp)
	while (alt_timestamp() - wait < 5000) create_PWM();
 40404bc:	00000106 	br	40404c4 <myusleep+0x20>
 40404c0:	404059c0 	call	404059c <create_PWM>
 40404c4:	40419700 	call	4041970 <alt_timestamp>
 40404c8:	1007883a 	mov	r3,r2
 40404cc:	d0a01017 	ldw	r2,-32704(gp)
 40404d0:	1885c83a 	sub	r2,r3,r2
 40404d4:	1084e230 	cmpltui	r2,r2,5000
 40404d8:	103ff91e 	bne	r2,zero,40404c0 <__flash_rwdata_start+0xffffd550>
}
 40404dc:	0001883a 	nop
 40404e0:	e037883a 	mov	sp,fp
 40404e4:	dfc00117 	ldw	ra,4(sp)
 40404e8:	df000017 	ldw	fp,0(sp)
 40404ec:	dec00204 	addi	sp,sp,8
 40404f0:	f800283a 	ret

040404f4 <update_PWM>:
 Description: Update on time and off time for PWM
 	 	 	  pulse depending on duty cycle change
 ------------------------------------------------*/

void update_PWM()
{
 40404f4:	defffe04 	addi	sp,sp,-8
 40404f8:	dfc00115 	stw	ra,4(sp)
 40404fc:	df000015 	stw	fp,0(sp)
 4040500:	d839883a 	mov	fp,sp
/* Using DE-10 kit with frequency 50MHz --> 1 clock cycle corresponds 20 nanosecond
 * So, when applying required frequency 1kHz --> 1 required clock cycle corresponds 1 millisecond
 * --> 1 millisecond of 1 required clock cycle corresponds 50000 clock cycle on DE-10 kit
 * --> From above, the number of clock cycle using for duty cycle be determined. */
	HIGH = 50000*DC/100;
 4040504:	d0e00f17 	ldw	r3,-32708(gp)
 4040508:	00b0d414 	movui	r2,50000
 404050c:	1885383a 	mul	r2,r3,r2
 4040510:	01401904 	movi	r5,100
 4040514:	1009883a 	mov	r4,r2
 4040518:	40409f80 	call	40409f8 <__udivsi3>
 404051c:	d0a00e15 	stw	r2,-32712(gp)
	LOW = 50000 - HIGH;
 4040520:	d0a00e17 	ldw	r2,-32712(gp)
 4040524:	00f0d414 	movui	r3,50000
 4040528:	1885c83a 	sub	r2,r3,r2
 404052c:	d0a01315 	stw	r2,-32692(gp)
}
 4040530:	0001883a 	nop
 4040534:	e037883a 	mov	sp,fp
 4040538:	dfc00117 	ldw	ra,4(sp)
 404053c:	df000017 	ldw	fp,0(sp)
 4040540:	dec00204 	addi	sp,sp,8
 4040544:	f800283a 	ret

04040548 <pwm_init>:
 Description: Initialize the default values and set
 	 	 	  the time start & time control for PWM
 ------------------------------------------------*/

void pwm_init()
{
 4040548:	defffe04 	addi	sp,sp,-8
 404054c:	dfc00115 	stw	ra,4(sp)
 4040550:	df000015 	stw	fp,0(sp)
 4040554:	d839883a 	mov	fp,sp
	DC = 50;
 4040558:	00800c84 	movi	r2,50
 404055c:	d0a00f15 	stw	r2,-32708(gp)
	update_PWM();
 4040560:	40404f40 	call	40404f4 <update_PWM>
	PWM_state = 0;
 4040564:	d0200c15 	stw	zero,-32720(gp)
	wait_time = LOW;
 4040568:	d0a01317 	ldw	r2,-32692(gp)
 404056c:	d0a01115 	stw	r2,-32700(gp)
	alt_timestamp_start();
 4040570:	40418f80 	call	40418f8 <alt_timestamp_start>
	PWM_mark = alt_timestamp();
 4040574:	40419700 	call	4041970 <alt_timestamp>
 4040578:	d0a01415 	stw	r2,-32688(gp)
	LCD_mark = alt_timestamp();
 404057c:	40419700 	call	4041970 <alt_timestamp>
 4040580:	d0a01215 	stw	r2,-32696(gp)
}
 4040584:	0001883a 	nop
 4040588:	e037883a 	mov	sp,fp
 404058c:	dfc00117 	ldw	ra,4(sp)
 4040590:	df000017 	ldw	fp,0(sp)
 4040594:	dec00204 	addi	sp,sp,8
 4040598:	f800283a 	ret

0404059c <create_PWM>:
 Name:				create_PWM
 Description: create PWM pulse to L298_H_bridge
 ------------------------------------------------*/

void create_PWM()
{
 404059c:	defffe04 	addi	sp,sp,-8
 40405a0:	dfc00115 	stw	ra,4(sp)
 40405a4:	df000015 	stw	fp,0(sp)
 40405a8:	d839883a 	mov	fp,sp
	  now = alt_timestamp();
 40405ac:	40419700 	call	4041970 <alt_timestamp>
 40405b0:	d0a00d15 	stw	r2,-32716(gp)
	  if (now - PWM_mark  >= wait_time)
 40405b4:	d0e00d17 	ldw	r3,-32716(gp)
 40405b8:	d0a01417 	ldw	r2,-32688(gp)
 40405bc:	1887c83a 	sub	r3,r3,r2
 40405c0:	d0a01117 	ldw	r2,-32700(gp)
 40405c4:	18800d36 	bltu	r3,r2,40405fc <create_PWM+0x60>
	  {
		  PWM_state = !PWM_state;
 40405c8:	d0a00c17 	ldw	r2,-32720(gp)
 40405cc:	1005003a 	cmpeq	r2,r2,zero
 40405d0:	10803fcc 	andi	r2,r2,255
 40405d4:	d0a00c15 	stw	r2,-32720(gp)

	  if (PWM_state == 0) wait_time = LOW;
 40405d8:	d0a00c17 	ldw	r2,-32720(gp)
 40405dc:	1000031e 	bne	r2,zero,40405ec <create_PWM+0x50>
 40405e0:	d0a01317 	ldw	r2,-32692(gp)
 40405e4:	d0a01115 	stw	r2,-32700(gp)
 40405e8:	00000206 	br	40405f4 <create_PWM+0x58>
	  else                wait_time = HIGH;
 40405ec:	d0a00e17 	ldw	r2,-32712(gp)
 40405f0:	d0a01115 	stw	r2,-32700(gp)

		  PWM_mark = alt_timestamp();
 40405f4:	40419700 	call	4041970 <alt_timestamp>
 40405f8:	d0a01415 	stw	r2,-32688(gp)
	  }
}
 40405fc:	0001883a 	nop
 4040600:	e037883a 	mov	sp,fp
 4040604:	dfc00117 	ldw	ra,4(sp)
 4040608:	df000017 	ldw	fp,0(sp)
 404060c:	dec00204 	addi	sp,sp,8
 4040610:	f800283a 	ret

04040614 <display_PWM>:
 Description: display frequency and duty cycle
 	 	 	  controlling the motor on LCD
 ------------------------------------------------*/

void display_PWM()
{
 4040614:	defffc04 	addi	sp,sp,-16
 4040618:	dfc00315 	stw	ra,12(sp)
 404061c:	df000215 	stw	fp,8(sp)
 4040620:	df000204 	addi	fp,sp,8
	lcd_setcursor(1,0);
 4040624:	000b883a 	mov	r5,zero
 4040628:	01000044 	movi	r4,1
 404062c:	404042c0 	call	404042c <lcd_setcursor>
	lcd_printtext(paraPWM);
 4040630:	01000034 	movhi	r4,0
 4040634:	21001804 	addi	r4,r4,96
 4040638:	40403b40 	call	40403b4 <lcd_printtext>
	lcd_setcursor(1,12);
 404063c:	01400304 	movi	r5,12
 4040640:	01000044 	movi	r4,1
 4040644:	404042c0 	call	404042c <lcd_setcursor>

	unsigned long num = DC;
 4040648:	d0a00f17 	ldw	r2,-32708(gp)
 404064c:	e0bffe15 	stw	r2,-8(fp)

	unsigned long a = num/100;			// Split to find and print hundreds
 4040650:	e0bffe17 	ldw	r2,-8(fp)
 4040654:	01401904 	movi	r5,100
 4040658:	1009883a 	mov	r4,r2
 404065c:	40409f80 	call	40409f8 <__udivsi3>
 4040660:	e0bfff15 	stw	r2,-4(fp)
		if (a==0) lcd_printtext(" ");
 4040664:	e0bfff17 	ldw	r2,-4(fp)
 4040668:	1000041e 	bne	r2,zero,404067c <display_PWM+0x68>
 404066c:	01000034 	movhi	r4,0
 4040670:	21000004 	addi	r4,r4,0
 4040674:	40403b40 	call	40403b4 <lcd_printtext>
 4040678:	00000706 	br	4040698 <display_PWM+0x84>
		else lcd_data(a + 0x30);
 404067c:	e0bfff17 	ldw	r2,-4(fp)
 4040680:	10800c04 	addi	r2,r2,48
 4040684:	10803fcc 	andi	r2,r2,255
 4040688:	1080201c 	xori	r2,r2,128
 404068c:	10bfe004 	addi	r2,r2,-128
 4040690:	1009883a 	mov	r4,r2
 4040694:	404032c0 	call	404032c <lcd_data>
		lcd_setcursor(1,13);
 4040698:	01400344 	movi	r5,13
 404069c:	01000044 	movi	r4,1
 40406a0:	404042c0 	call	404042c <lcd_setcursor>
		num = num - a*100;				    // Update number to find and print next
 40406a4:	e0bfff17 	ldw	r2,-4(fp)
 40406a8:	10801924 	muli	r2,r2,100
 40406ac:	e0fffe17 	ldw	r3,-8(fp)
 40406b0:	1885c83a 	sub	r2,r3,r2
 40406b4:	e0bffe15 	stw	r2,-8(fp)
		a = num/10;							// Split to find and print tens
 40406b8:	e0bffe17 	ldw	r2,-8(fp)
 40406bc:	01400284 	movi	r5,10
 40406c0:	1009883a 	mov	r4,r2
 40406c4:	40409f80 	call	40409f8 <__udivsi3>
 40406c8:	e0bfff15 	stw	r2,-4(fp)
		lcd_data(a+0x30);
 40406cc:	e0bfff17 	ldw	r2,-4(fp)
 40406d0:	10800c04 	addi	r2,r2,48
 40406d4:	10803fcc 	andi	r2,r2,255
 40406d8:	1080201c 	xori	r2,r2,128
 40406dc:	10bfe004 	addi	r2,r2,-128
 40406e0:	1009883a 	mov	r4,r2
 40406e4:	404032c0 	call	404032c <lcd_data>
		num = num - a*10;					// Update number to find and print next
 40406e8:	e0bfff17 	ldw	r2,-4(fp)
 40406ec:	108002a4 	muli	r2,r2,10
 40406f0:	e0fffe17 	ldw	r3,-8(fp)
 40406f4:	1885c83a 	sub	r2,r3,r2
 40406f8:	e0bffe15 	stw	r2,-8(fp)
		a = num/1;							// Split to find and print units
 40406fc:	e0bffe17 	ldw	r2,-8(fp)
 4040700:	e0bfff15 	stw	r2,-4(fp)
		lcd_data(a+0x30);
 4040704:	e0bfff17 	ldw	r2,-4(fp)
 4040708:	10800c04 	addi	r2,r2,48
 404070c:	10803fcc 	andi	r2,r2,255
 4040710:	1080201c 	xori	r2,r2,128
 4040714:	10bfe004 	addi	r2,r2,-128
 4040718:	1009883a 	mov	r4,r2
 404071c:	404032c0 	call	404032c <lcd_data>
	}
 4040720:	0001883a 	nop
 4040724:	e037883a 	mov	sp,fp
 4040728:	dfc00117 	ldw	ra,4(sp)
 404072c:	df000017 	ldw	fp,0(sp)
 4040730:	dec00204 	addi	sp,sp,8
 4040734:	f800283a 	ret

04040738 <main>:
	/*------------------------------------------------/
	 Name:				MAIN PROGRAM
	 ------------------------------------------------*/

	int main()
	{
 4040738:	defffe04 	addi	sp,sp,-8
 404073c:	dfc00115 	stw	ra,4(sp)
 4040740:	df000015 	stw	fp,0(sp)
 4040744:	d839883a 	mov	fp,sp
		  pwm_init();
 4040748:	40405480 	call	4040548 <pwm_init>
		  lcd_init();
 404074c:	404036c0 	call	404036c <lcd_init>

	/*----------------------------------------------------------------------------------------------/
	Operation: 						  			SWITCH 0 IS ON
	Description: LCD blinks the sentence “Hello World !!!” in the middle of row 1 with frequency 1Hz
	----------------------------------------------------------------------------------------------*/
		  now = alt_timestamp();
 4040750:	40419700 	call	4041970 <alt_timestamp>
 4040754:	d0a00d15 	stw	r2,-32716(gp)
		  if ((IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE)&1)== 0X01)
 4040758:	00810234 	movhi	r2,1032
 404075c:	10841404 	addi	r2,r2,4176
 4040760:	10800037 	ldwio	r2,0(r2)
 4040764:	1080004c 	andi	r2,r2,1
 4040768:	10002a26 	beq	r2,zero,4040814 <main+0xdc>
		  {
			  lcd_setcursor(0,1);
 404076c:	01400044 	movi	r5,1
 4040770:	0009883a 	mov	r4,zero
 4040774:	404042c0 	call	404042c <lcd_setcursor>
			  lcd_printtext(hello);		// Print "Hello World!!!"
 4040778:	01000034 	movhi	r4,0
 404077c:	21000f04 	addi	r4,r4,60
 4040780:	40403b40 	call	40403b4 <lcd_printtext>

			  /*-------------------------------------------------*/
				if (now - LCD_mark >= 25000000) {
 4040784:	d0e00d17 	ldw	r3,-32716(gp)
 4040788:	d0a01217 	ldw	r2,-32696(gp)
 404078c:	1887c83a 	sub	r3,r3,r2
 4040790:	00805f74 	movhi	r2,381
 4040794:	109e0fc4 	addi	r2,r2,30783
 4040798:	10c0162e 	bgeu	r2,r3,40407f4 <main+0xbc>
			    	if (LCD_state == 0) {
 404079c:	d0a00017 	ldw	r2,-32768(gp)
 40407a0:	1000071e 	bne	r2,zero,40407c0 <main+0x88>
			    		lcd_setcursor(0,1);
 40407a4:	01400044 	movi	r5,1
 40407a8:	0009883a 	mov	r4,zero
 40407ac:	404042c0 	call	404042c <lcd_setcursor>
			    		lcd_printtext(empty);
 40407b0:	01000034 	movhi	r4,0
 40407b4:	21001304 	addi	r4,r4,76
 40407b8:	40403b40 	call	40403b4 <lcd_printtext>
 40407bc:	00000606 	br	40407d8 <main+0xa0>
			    	} else {
			    		lcd_setcursor(0,1);
 40407c0:	01400044 	movi	r5,1
 40407c4:	0009883a 	mov	r4,zero
 40407c8:	404042c0 	call	404042c <lcd_setcursor>
			    		lcd_printtext(hello);
 40407cc:	01000034 	movhi	r4,0
 40407d0:	21000f04 	addi	r4,r4,60
 40407d4:	40403b40 	call	40403b4 <lcd_printtext>
			    	}
					LCD_state = !LCD_state;
 40407d8:	d0a00017 	ldw	r2,-32768(gp)
 40407dc:	1005003a 	cmpeq	r2,r2,zero
 40407e0:	10803fcc 	andi	r2,r2,255
 40407e4:	d0a00015 	stw	r2,-32768(gp)
					LCD_mark = alt_timestamp(); // Save current timestamp right after toggling the state.
 40407e8:	40419700 	call	4041970 <alt_timestamp>
 40407ec:	d0a01215 	stw	r2,-32696(gp)
 40407f0:	00000806 	br	4040814 <main+0xdc>
		  }
		  else
		  {
			  LCD_state = 1;
 40407f4:	00800044 	movi	r2,1
 40407f8:	d0a00015 	stw	r2,-32768(gp)
			  lcd_setcursor(0,1);
 40407fc:	01400044 	movi	r5,1
 4040800:	0009883a 	mov	r4,zero
 4040804:	404042c0 	call	404042c <lcd_setcursor>
			  lcd_printtext(empty);	    // Clear 1st line if SW0 is OFF
 4040808:	01000034 	movhi	r4,0
 404080c:	21001304 	addi	r4,r4,76
 4040810:	40403b40 	call	40403b4 <lcd_printtext>
	/*----------------------------------------------------------------------------------------------/
	Operation: 						SWITCH 1 OR SWITCH 2 OR SWITCH 3 IS ON
	Description: Create PWM pulses to control DC motor based on duty cycle with  100%, 50% and 25%
	----------------------------------------------------------------------------------------------*/

		  if (((IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE) >> 1) & 1) == 1)
 4040814:	00810234 	movhi	r2,1032
 4040818:	10841404 	addi	r2,r2,4176
 404081c:	10800037 	ldwio	r2,0(r2)
 4040820:	1080008c 	andi	r2,r2,2
 4040824:	10000b26 	beq	r2,zero,4040854 <main+0x11c>
		  {
			  DC = 50;
 4040828:	00800c84 	movi	r2,50
 404082c:	d0a00f15 	stw	r2,-32708(gp)
			  update_PWM();
 4040830:	40404f40 	call	40404f4 <update_PWM>
			  create_PWM();
 4040834:	404059c0 	call	404059c <create_PWM>
			  IOWR_ALTERA_AVALON_PIO_DATA(MOTOR_BASE, PWM_state);
 4040838:	d0a00c17 	ldw	r2,-32720(gp)
 404083c:	1007883a 	mov	r3,r2
 4040840:	00810234 	movhi	r2,1032
 4040844:	10841004 	addi	r2,r2,4160
 4040848:	10c00035 	stwio	r3,0(r2)
			  display_PWM();
 404084c:	40406140 	call	4040614 <display_PWM>
 4040850:	003fbf06 	br	4040750 <__flash_rwdata_start+0xffffd7e0>
		  }
		  else if (((IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE) >> 2) & 1) == 1)
 4040854:	00810234 	movhi	r2,1032
 4040858:	10841404 	addi	r2,r2,4176
 404085c:	10800037 	ldwio	r2,0(r2)
 4040860:	1080010c 	andi	r2,r2,4
 4040864:	10000b26 	beq	r2,zero,4040894 <main+0x15c>
		  {
			  DC = 100;
 4040868:	00801904 	movi	r2,100
 404086c:	d0a00f15 	stw	r2,-32708(gp)
			  update_PWM();
 4040870:	40404f40 	call	40404f4 <update_PWM>
			  create_PWM();
 4040874:	404059c0 	call	404059c <create_PWM>
			  IOWR_ALTERA_AVALON_PIO_DATA(MOTOR_BASE, PWM_state);
 4040878:	d0a00c17 	ldw	r2,-32720(gp)
 404087c:	1007883a 	mov	r3,r2
 4040880:	00810234 	movhi	r2,1032
 4040884:	10841004 	addi	r2,r2,4160
 4040888:	10c00035 	stwio	r3,0(r2)
			  display_PWM();
 404088c:	40406140 	call	4040614 <display_PWM>
 4040890:	003faf06 	br	4040750 <__flash_rwdata_start+0xffffd7e0>
		  }
		  else if (((IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE) >> 3) & 1) == 1)
 4040894:	00810234 	movhi	r2,1032
 4040898:	10841404 	addi	r2,r2,4176
 404089c:	10800037 	ldwio	r2,0(r2)
 40408a0:	1080020c 	andi	r2,r2,8
 40408a4:	10000b26 	beq	r2,zero,40408d4 <main+0x19c>
		  {
			  DC = 25;
 40408a8:	00800644 	movi	r2,25
 40408ac:	d0a00f15 	stw	r2,-32708(gp)
			  update_PWM();
 40408b0:	40404f40 	call	40404f4 <update_PWM>
			  create_PWM();
 40408b4:	404059c0 	call	404059c <create_PWM>
			  IOWR_ALTERA_AVALON_PIO_DATA(MOTOR_BASE, PWM_state);
 40408b8:	d0a00c17 	ldw	r2,-32720(gp)
 40408bc:	1007883a 	mov	r3,r2
 40408c0:	00810234 	movhi	r2,1032
 40408c4:	10841004 	addi	r2,r2,4160
 40408c8:	10c00035 	stwio	r3,0(r2)
			  display_PWM();
 40408cc:	40406140 	call	4040614 <display_PWM>
 40408d0:	003f9f06 	br	4040750 <__flash_rwdata_start+0xffffd7e0>
		  }
		  else
		  {
			  IOWR_ALTERA_AVALON_PIO_DATA(MOTOR_BASE, 0);
 40408d4:	0007883a 	mov	r3,zero
 40408d8:	00810234 	movhi	r2,1032
 40408dc:	10841004 	addi	r2,r2,4160
 40408e0:	10c00035 	stwio	r3,0(r2)
			  lcd_setcursor(1,0);
 40408e4:	000b883a 	mov	r5,zero
 40408e8:	01000044 	movi	r4,1
 40408ec:	404042c0 	call	404042c <lcd_setcursor>
			  lcd_printtext(empty);		// Clear 1st line if SW(1||2||3) is OFF
 40408f0:	01000034 	movhi	r4,0
 40408f4:	21001304 	addi	r4,r4,76
 40408f8:	40403b40 	call	40403b4 <lcd_printtext>
		  }
	  }
 40408fc:	003f9406 	br	4040750 <__flash_rwdata_start+0xffffd7e0>

04040900 <__divsi3>:
 4040900:	20001b16 	blt	r4,zero,4040970 <__divsi3+0x70>
 4040904:	000f883a 	mov	r7,zero
 4040908:	28001616 	blt	r5,zero,4040964 <__divsi3+0x64>
 404090c:	200d883a 	mov	r6,r4
 4040910:	29001a2e 	bgeu	r5,r4,404097c <__divsi3+0x7c>
 4040914:	00800804 	movi	r2,32
 4040918:	00c00044 	movi	r3,1
 404091c:	00000106 	br	4040924 <__divsi3+0x24>
 4040920:	10000d26 	beq	r2,zero,4040958 <__divsi3+0x58>
 4040924:	294b883a 	add	r5,r5,r5
 4040928:	10bfffc4 	addi	r2,r2,-1
 404092c:	18c7883a 	add	r3,r3,r3
 4040930:	293ffb36 	bltu	r5,r4,4040920 <__flash_rwdata_start+0xffffd9b0>
 4040934:	0005883a 	mov	r2,zero
 4040938:	18000726 	beq	r3,zero,4040958 <__divsi3+0x58>
 404093c:	0005883a 	mov	r2,zero
 4040940:	31400236 	bltu	r6,r5,404094c <__divsi3+0x4c>
 4040944:	314dc83a 	sub	r6,r6,r5
 4040948:	10c4b03a 	or	r2,r2,r3
 404094c:	1806d07a 	srli	r3,r3,1
 4040950:	280ad07a 	srli	r5,r5,1
 4040954:	183ffa1e 	bne	r3,zero,4040940 <__flash_rwdata_start+0xffffd9d0>
 4040958:	38000126 	beq	r7,zero,4040960 <__divsi3+0x60>
 404095c:	0085c83a 	sub	r2,zero,r2
 4040960:	f800283a 	ret
 4040964:	014bc83a 	sub	r5,zero,r5
 4040968:	39c0005c 	xori	r7,r7,1
 404096c:	003fe706 	br	404090c <__flash_rwdata_start+0xffffd99c>
 4040970:	0109c83a 	sub	r4,zero,r4
 4040974:	01c00044 	movi	r7,1
 4040978:	003fe306 	br	4040908 <__flash_rwdata_start+0xffffd998>
 404097c:	00c00044 	movi	r3,1
 4040980:	003fee06 	br	404093c <__flash_rwdata_start+0xffffd9cc>

04040984 <__modsi3>:
 4040984:	20001716 	blt	r4,zero,40409e4 <__modsi3+0x60>
 4040988:	000f883a 	mov	r7,zero
 404098c:	2005883a 	mov	r2,r4
 4040990:	28001216 	blt	r5,zero,40409dc <__modsi3+0x58>
 4040994:	2900162e 	bgeu	r5,r4,40409f0 <__modsi3+0x6c>
 4040998:	01800804 	movi	r6,32
 404099c:	00c00044 	movi	r3,1
 40409a0:	00000106 	br	40409a8 <__modsi3+0x24>
 40409a4:	30000a26 	beq	r6,zero,40409d0 <__modsi3+0x4c>
 40409a8:	294b883a 	add	r5,r5,r5
 40409ac:	31bfffc4 	addi	r6,r6,-1
 40409b0:	18c7883a 	add	r3,r3,r3
 40409b4:	293ffb36 	bltu	r5,r4,40409a4 <__flash_rwdata_start+0xffffda34>
 40409b8:	18000526 	beq	r3,zero,40409d0 <__modsi3+0x4c>
 40409bc:	1806d07a 	srli	r3,r3,1
 40409c0:	11400136 	bltu	r2,r5,40409c8 <__modsi3+0x44>
 40409c4:	1145c83a 	sub	r2,r2,r5
 40409c8:	280ad07a 	srli	r5,r5,1
 40409cc:	183ffb1e 	bne	r3,zero,40409bc <__flash_rwdata_start+0xffffda4c>
 40409d0:	38000126 	beq	r7,zero,40409d8 <__modsi3+0x54>
 40409d4:	0085c83a 	sub	r2,zero,r2
 40409d8:	f800283a 	ret
 40409dc:	014bc83a 	sub	r5,zero,r5
 40409e0:	003fec06 	br	4040994 <__flash_rwdata_start+0xffffda24>
 40409e4:	0109c83a 	sub	r4,zero,r4
 40409e8:	01c00044 	movi	r7,1
 40409ec:	003fe706 	br	404098c <__flash_rwdata_start+0xffffda1c>
 40409f0:	00c00044 	movi	r3,1
 40409f4:	003ff106 	br	40409bc <__flash_rwdata_start+0xffffda4c>

040409f8 <__udivsi3>:
 40409f8:	200d883a 	mov	r6,r4
 40409fc:	2900152e 	bgeu	r5,r4,4040a54 <__udivsi3+0x5c>
 4040a00:	28001416 	blt	r5,zero,4040a54 <__udivsi3+0x5c>
 4040a04:	00800804 	movi	r2,32
 4040a08:	00c00044 	movi	r3,1
 4040a0c:	00000206 	br	4040a18 <__udivsi3+0x20>
 4040a10:	10000e26 	beq	r2,zero,4040a4c <__udivsi3+0x54>
 4040a14:	28000516 	blt	r5,zero,4040a2c <__udivsi3+0x34>
 4040a18:	294b883a 	add	r5,r5,r5
 4040a1c:	10bfffc4 	addi	r2,r2,-1
 4040a20:	18c7883a 	add	r3,r3,r3
 4040a24:	293ffa36 	bltu	r5,r4,4040a10 <__flash_rwdata_start+0xffffdaa0>
 4040a28:	18000826 	beq	r3,zero,4040a4c <__udivsi3+0x54>
 4040a2c:	0005883a 	mov	r2,zero
 4040a30:	31400236 	bltu	r6,r5,4040a3c <__udivsi3+0x44>
 4040a34:	314dc83a 	sub	r6,r6,r5
 4040a38:	10c4b03a 	or	r2,r2,r3
 4040a3c:	1806d07a 	srli	r3,r3,1
 4040a40:	280ad07a 	srli	r5,r5,1
 4040a44:	183ffa1e 	bne	r3,zero,4040a30 <__flash_rwdata_start+0xffffdac0>
 4040a48:	f800283a 	ret
 4040a4c:	0005883a 	mov	r2,zero
 4040a50:	f800283a 	ret
 4040a54:	00c00044 	movi	r3,1
 4040a58:	003ff406 	br	4040a2c <__flash_rwdata_start+0xffffdabc>

04040a5c <__umodsi3>:
 4040a5c:	2005883a 	mov	r2,r4
 4040a60:	2900122e 	bgeu	r5,r4,4040aac <__umodsi3+0x50>
 4040a64:	28001116 	blt	r5,zero,4040aac <__umodsi3+0x50>
 4040a68:	01800804 	movi	r6,32
 4040a6c:	00c00044 	movi	r3,1
 4040a70:	00000206 	br	4040a7c <__umodsi3+0x20>
 4040a74:	30000c26 	beq	r6,zero,4040aa8 <__umodsi3+0x4c>
 4040a78:	28000516 	blt	r5,zero,4040a90 <__umodsi3+0x34>
 4040a7c:	294b883a 	add	r5,r5,r5
 4040a80:	31bfffc4 	addi	r6,r6,-1
 4040a84:	18c7883a 	add	r3,r3,r3
 4040a88:	293ffa36 	bltu	r5,r4,4040a74 <__flash_rwdata_start+0xffffdb04>
 4040a8c:	18000626 	beq	r3,zero,4040aa8 <__umodsi3+0x4c>
 4040a90:	1806d07a 	srli	r3,r3,1
 4040a94:	11400136 	bltu	r2,r5,4040a9c <__umodsi3+0x40>
 4040a98:	1145c83a 	sub	r2,r2,r5
 4040a9c:	280ad07a 	srli	r5,r5,1
 4040aa0:	183ffb1e 	bne	r3,zero,4040a90 <__flash_rwdata_start+0xffffdb20>
 4040aa4:	f800283a 	ret
 4040aa8:	f800283a 	ret
 4040aac:	00c00044 	movi	r3,1
 4040ab0:	003ff706 	br	4040a90 <__flash_rwdata_start+0xffffdb20>

04040ab4 <strlen>:
 4040ab4:	208000cc 	andi	r2,r4,3
 4040ab8:	10002026 	beq	r2,zero,4040b3c <strlen+0x88>
 4040abc:	20800007 	ldb	r2,0(r4)
 4040ac0:	10002026 	beq	r2,zero,4040b44 <strlen+0x90>
 4040ac4:	2005883a 	mov	r2,r4
 4040ac8:	00000206 	br	4040ad4 <strlen+0x20>
 4040acc:	10c00007 	ldb	r3,0(r2)
 4040ad0:	18001826 	beq	r3,zero,4040b34 <strlen+0x80>
 4040ad4:	10800044 	addi	r2,r2,1
 4040ad8:	10c000cc 	andi	r3,r2,3
 4040adc:	183ffb1e 	bne	r3,zero,4040acc <__flash_rwdata_start+0xffffdb5c>
 4040ae0:	10c00017 	ldw	r3,0(r2)
 4040ae4:	01ffbff4 	movhi	r7,65279
 4040ae8:	39ffbfc4 	addi	r7,r7,-257
 4040aec:	00ca303a 	nor	r5,zero,r3
 4040af0:	01a02074 	movhi	r6,32897
 4040af4:	19c7883a 	add	r3,r3,r7
 4040af8:	31a02004 	addi	r6,r6,-32640
 4040afc:	1946703a 	and	r3,r3,r5
 4040b00:	1986703a 	and	r3,r3,r6
 4040b04:	1800091e 	bne	r3,zero,4040b2c <strlen+0x78>
 4040b08:	10800104 	addi	r2,r2,4
 4040b0c:	10c00017 	ldw	r3,0(r2)
 4040b10:	19cb883a 	add	r5,r3,r7
 4040b14:	00c6303a 	nor	r3,zero,r3
 4040b18:	28c6703a 	and	r3,r5,r3
 4040b1c:	1986703a 	and	r3,r3,r6
 4040b20:	183ff926 	beq	r3,zero,4040b08 <__flash_rwdata_start+0xffffdb98>
 4040b24:	00000106 	br	4040b2c <strlen+0x78>
 4040b28:	10800044 	addi	r2,r2,1
 4040b2c:	10c00007 	ldb	r3,0(r2)
 4040b30:	183ffd1e 	bne	r3,zero,4040b28 <__flash_rwdata_start+0xffffdbb8>
 4040b34:	1105c83a 	sub	r2,r2,r4
 4040b38:	f800283a 	ret
 4040b3c:	2005883a 	mov	r2,r4
 4040b40:	003fe706 	br	4040ae0 <__flash_rwdata_start+0xffffdb70>
 4040b44:	0005883a 	mov	r2,zero
 4040b48:	f800283a 	ret

04040b4c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4040b4c:	defffc04 	addi	sp,sp,-16
 4040b50:	df000315 	stw	fp,12(sp)
 4040b54:	df000304 	addi	fp,sp,12
 4040b58:	e13ffd15 	stw	r4,-12(fp)
 4040b5c:	e17ffe15 	stw	r5,-8(fp)
 4040b60:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 4040b64:	e0fffe17 	ldw	r3,-8(fp)
 4040b68:	e0bffd17 	ldw	r2,-12(fp)
 4040b6c:	18800c26 	beq	r3,r2,4040ba0 <alt_load_section+0x54>
  {
    while( to != end )
 4040b70:	00000806 	br	4040b94 <alt_load_section+0x48>
    {
      *to++ = *from++;
 4040b74:	e0bffe17 	ldw	r2,-8(fp)
 4040b78:	10c00104 	addi	r3,r2,4
 4040b7c:	e0fffe15 	stw	r3,-8(fp)
 4040b80:	e0fffd17 	ldw	r3,-12(fp)
 4040b84:	19000104 	addi	r4,r3,4
 4040b88:	e13ffd15 	stw	r4,-12(fp)
 4040b8c:	18c00017 	ldw	r3,0(r3)
 4040b90:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4040b94:	e0fffe17 	ldw	r3,-8(fp)
 4040b98:	e0bfff17 	ldw	r2,-4(fp)
 4040b9c:	18bff51e 	bne	r3,r2,4040b74 <__flash_rwdata_start+0xffffdc04>
    {
      *to++ = *from++;
    }
  }
}
 4040ba0:	0001883a 	nop
 4040ba4:	e037883a 	mov	sp,fp
 4040ba8:	df000017 	ldw	fp,0(sp)
 4040bac:	dec00104 	addi	sp,sp,4
 4040bb0:	f800283a 	ret

04040bb4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 4040bb4:	defffe04 	addi	sp,sp,-8
 4040bb8:	dfc00115 	stw	ra,4(sp)
 4040bbc:	df000015 	stw	fp,0(sp)
 4040bc0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 4040bc4:	01800034 	movhi	r6,0
 4040bc8:	3185b404 	addi	r6,r6,5840
 4040bcc:	01400034 	movhi	r5,0
 4040bd0:	29400f04 	addi	r5,r5,60
 4040bd4:	01010134 	movhi	r4,1028
 4040bd8:	210bdc04 	addi	r4,r4,12144
 4040bdc:	4040b4c0 	call	4040b4c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 4040be0:	01810134 	movhi	r6,1028
 4040be4:	31809104 	addi	r6,r6,580
 4040be8:	01410134 	movhi	r5,1028
 4040bec:	29400804 	addi	r5,r5,32
 4040bf0:	01010134 	movhi	r4,1028
 4040bf4:	21000804 	addi	r4,r4,32
 4040bf8:	4040b4c0 	call	4040b4c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4040bfc:	01800034 	movhi	r6,0
 4040c00:	31800f04 	addi	r6,r6,60
 4040c04:	01400034 	movhi	r5,0
 4040c08:	29400004 	addi	r5,r5,0
 4040c0c:	01010134 	movhi	r4,1028
 4040c10:	210bcd04 	addi	r4,r4,12084
 4040c14:	4040b4c0 	call	4040b4c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4040c18:	4041c480 	call	4041c48 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4040c1c:	4041e5c0 	call	4041e5c <alt_icache_flush_all>
}
 4040c20:	0001883a 	nop
 4040c24:	e037883a 	mov	sp,fp
 4040c28:	dfc00117 	ldw	ra,4(sp)
 4040c2c:	df000017 	ldw	fp,0(sp)
 4040c30:	dec00204 	addi	sp,sp,8
 4040c34:	f800283a 	ret

04040c38 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4040c38:	defffd04 	addi	sp,sp,-12
 4040c3c:	dfc00215 	stw	ra,8(sp)
 4040c40:	df000115 	stw	fp,4(sp)
 4040c44:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4040c48:	0009883a 	mov	r4,zero
 4040c4c:	4040ce80 	call	4040ce8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 4040c50:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4040c54:	4040d200 	call	4040d20 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 4040c58:	01800034 	movhi	r6,0
 4040c5c:	31800104 	addi	r6,r6,4
 4040c60:	01400034 	movhi	r5,0
 4040c64:	29400104 	addi	r5,r5,4
 4040c68:	01000034 	movhi	r4,0
 4040c6c:	21000104 	addi	r4,r4,4
 4040c70:	40421f40 	call	40421f4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 4040c74:	4041d9c0 	call	4041d9c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 4040c78:	01010134 	movhi	r4,1028
 4040c7c:	21077f04 	addi	r4,r4,7676
 4040c80:	4042a580 	call	4042a58 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 4040c84:	d0a01517 	ldw	r2,-32684(gp)
 4040c88:	d0e01617 	ldw	r3,-32680(gp)
 4040c8c:	d1201717 	ldw	r4,-32676(gp)
 4040c90:	200d883a 	mov	r6,r4
 4040c94:	180b883a 	mov	r5,r3
 4040c98:	1009883a 	mov	r4,r2
 4040c9c:	40407380 	call	4040738 <main>
 4040ca0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 4040ca4:	01000044 	movi	r4,1
 4040ca8:	4041b780 	call	4041b78 <close>
  exit (result);
 4040cac:	e13fff17 	ldw	r4,-4(fp)
 4040cb0:	4042a6c0 	call	4042a6c <exit>

04040cb4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 4040cb4:	defffd04 	addi	sp,sp,-12
 4040cb8:	dfc00215 	stw	ra,8(sp)
 4040cbc:	df000115 	stw	fp,4(sp)
 4040cc0:	df000104 	addi	fp,sp,4
 4040cc4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4040cc8:	d1600304 	addi	r5,gp,-32756
 4040ccc:	e13fff17 	ldw	r4,-4(fp)
 4040cd0:	4041cf80 	call	4041cf8 <alt_dev_llist_insert>
}
 4040cd4:	e037883a 	mov	sp,fp
 4040cd8:	dfc00117 	ldw	ra,4(sp)
 4040cdc:	df000017 	ldw	fp,0(sp)
 4040ce0:	dec00204 	addi	sp,sp,8
 4040ce4:	f800283a 	ret

04040ce8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4040ce8:	defffd04 	addi	sp,sp,-12
 4040cec:	dfc00215 	stw	ra,8(sp)
 4040cf0:	df000115 	stw	fp,4(sp)
 4040cf4:	df000104 	addi	fp,sp,4
 4040cf8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, CPU);
 4040cfc:	40426cc0 	call	40426cc <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4040d00:	00800044 	movi	r2,1
 4040d04:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4040d08:	0001883a 	nop
 4040d0c:	e037883a 	mov	sp,fp
 4040d10:	dfc00117 	ldw	ra,4(sp)
 4040d14:	df000017 	ldw	fp,0(sp)
 4040d18:	dec00204 	addi	sp,sp,8
 4040d1c:	f800283a 	ret

04040d20 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4040d20:	defffe04 	addi	sp,sp,-8
 4040d24:	dfc00115 	stw	ra,4(sp)
 4040d28:	df000015 	stw	fp,0(sp)
 4040d2c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
 4040d30:	01c0fa04 	movi	r7,1000
 4040d34:	01800044 	movi	r6,1
 4040d38:	000b883a 	mov	r5,zero
 4040d3c:	01010234 	movhi	r4,1032
 4040d40:	21040804 	addi	r4,r4,4128
 4040d44:	404187c0 	call	404187c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
 4040d48:	00810234 	movhi	r2,1032
 4040d4c:	10840004 	addi	r2,r2,4096
 4040d50:	d0a01815 	stw	r2,-32672(gp)
 4040d54:	0080bef4 	movhi	r2,763
 4040d58:	10bc2004 	addi	r2,r2,-3968
 4040d5c:	d0a01915 	stw	r2,-32668(gp)
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 4040d60:	01800084 	movi	r6,2
 4040d64:	000b883a 	mov	r5,zero
 4040d68:	01000034 	movhi	r4,0
 4040d6c:	21002704 	addi	r4,r4,156
 4040d70:	4040f000 	call	4040f00 <altera_avalon_jtag_uart_init>
 4040d74:	01000034 	movhi	r4,0
 4040d78:	21001d04 	addi	r4,r4,116
 4040d7c:	4040cb40 	call	4040cb4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 4040d80:	0001883a 	nop
}
 4040d84:	0001883a 	nop
 4040d88:	e037883a 	mov	sp,fp
 4040d8c:	dfc00117 	ldw	ra,4(sp)
 4040d90:	df000017 	ldw	fp,0(sp)
 4040d94:	dec00204 	addi	sp,sp,8
 4040d98:	f800283a 	ret

04040d9c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4040d9c:	defffa04 	addi	sp,sp,-24
 4040da0:	dfc00515 	stw	ra,20(sp)
 4040da4:	df000415 	stw	fp,16(sp)
 4040da8:	df000404 	addi	fp,sp,16
 4040dac:	e13ffd15 	stw	r4,-12(fp)
 4040db0:	e17ffe15 	stw	r5,-8(fp)
 4040db4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4040db8:	e0bffd17 	ldw	r2,-12(fp)
 4040dbc:	10800017 	ldw	r2,0(r2)
 4040dc0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4040dc4:	e0bffc17 	ldw	r2,-16(fp)
 4040dc8:	10c00a04 	addi	r3,r2,40
 4040dcc:	e0bffd17 	ldw	r2,-12(fp)
 4040dd0:	10800217 	ldw	r2,8(r2)
 4040dd4:	100f883a 	mov	r7,r2
 4040dd8:	e1bfff17 	ldw	r6,-4(fp)
 4040ddc:	e17ffe17 	ldw	r5,-8(fp)
 4040de0:	1809883a 	mov	r4,r3
 4040de4:	40413c40 	call	40413c4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4040de8:	e037883a 	mov	sp,fp
 4040dec:	dfc00117 	ldw	ra,4(sp)
 4040df0:	df000017 	ldw	fp,0(sp)
 4040df4:	dec00204 	addi	sp,sp,8
 4040df8:	f800283a 	ret

04040dfc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4040dfc:	defffa04 	addi	sp,sp,-24
 4040e00:	dfc00515 	stw	ra,20(sp)
 4040e04:	df000415 	stw	fp,16(sp)
 4040e08:	df000404 	addi	fp,sp,16
 4040e0c:	e13ffd15 	stw	r4,-12(fp)
 4040e10:	e17ffe15 	stw	r5,-8(fp)
 4040e14:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4040e18:	e0bffd17 	ldw	r2,-12(fp)
 4040e1c:	10800017 	ldw	r2,0(r2)
 4040e20:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4040e24:	e0bffc17 	ldw	r2,-16(fp)
 4040e28:	10c00a04 	addi	r3,r2,40
 4040e2c:	e0bffd17 	ldw	r2,-12(fp)
 4040e30:	10800217 	ldw	r2,8(r2)
 4040e34:	100f883a 	mov	r7,r2
 4040e38:	e1bfff17 	ldw	r6,-4(fp)
 4040e3c:	e17ffe17 	ldw	r5,-8(fp)
 4040e40:	1809883a 	mov	r4,r3
 4040e44:	40415e00 	call	40415e0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4040e48:	e037883a 	mov	sp,fp
 4040e4c:	dfc00117 	ldw	ra,4(sp)
 4040e50:	df000017 	ldw	fp,0(sp)
 4040e54:	dec00204 	addi	sp,sp,8
 4040e58:	f800283a 	ret

04040e5c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4040e5c:	defffc04 	addi	sp,sp,-16
 4040e60:	dfc00315 	stw	ra,12(sp)
 4040e64:	df000215 	stw	fp,8(sp)
 4040e68:	df000204 	addi	fp,sp,8
 4040e6c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4040e70:	e0bfff17 	ldw	r2,-4(fp)
 4040e74:	10800017 	ldw	r2,0(r2)
 4040e78:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4040e7c:	e0bffe17 	ldw	r2,-8(fp)
 4040e80:	10c00a04 	addi	r3,r2,40
 4040e84:	e0bfff17 	ldw	r2,-4(fp)
 4040e88:	10800217 	ldw	r2,8(r2)
 4040e8c:	100b883a 	mov	r5,r2
 4040e90:	1809883a 	mov	r4,r3
 4040e94:	404126c0 	call	404126c <altera_avalon_jtag_uart_close>
}
 4040e98:	e037883a 	mov	sp,fp
 4040e9c:	dfc00117 	ldw	ra,4(sp)
 4040ea0:	df000017 	ldw	fp,0(sp)
 4040ea4:	dec00204 	addi	sp,sp,8
 4040ea8:	f800283a 	ret

04040eac <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4040eac:	defffa04 	addi	sp,sp,-24
 4040eb0:	dfc00515 	stw	ra,20(sp)
 4040eb4:	df000415 	stw	fp,16(sp)
 4040eb8:	df000404 	addi	fp,sp,16
 4040ebc:	e13ffd15 	stw	r4,-12(fp)
 4040ec0:	e17ffe15 	stw	r5,-8(fp)
 4040ec4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4040ec8:	e0bffd17 	ldw	r2,-12(fp)
 4040ecc:	10800017 	ldw	r2,0(r2)
 4040ed0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4040ed4:	e0bffc17 	ldw	r2,-16(fp)
 4040ed8:	10800a04 	addi	r2,r2,40
 4040edc:	e1bfff17 	ldw	r6,-4(fp)
 4040ee0:	e17ffe17 	ldw	r5,-8(fp)
 4040ee4:	1009883a 	mov	r4,r2
 4040ee8:	40412d40 	call	40412d4 <altera_avalon_jtag_uart_ioctl>
}
 4040eec:	e037883a 	mov	sp,fp
 4040ef0:	dfc00117 	ldw	ra,4(sp)
 4040ef4:	df000017 	ldw	fp,0(sp)
 4040ef8:	dec00204 	addi	sp,sp,8
 4040efc:	f800283a 	ret

04040f00 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4040f00:	defffa04 	addi	sp,sp,-24
 4040f04:	dfc00515 	stw	ra,20(sp)
 4040f08:	df000415 	stw	fp,16(sp)
 4040f0c:	df000404 	addi	fp,sp,16
 4040f10:	e13ffd15 	stw	r4,-12(fp)
 4040f14:	e17ffe15 	stw	r5,-8(fp)
 4040f18:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4040f1c:	e0bffd17 	ldw	r2,-12(fp)
 4040f20:	00c00044 	movi	r3,1
 4040f24:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4040f28:	e0bffd17 	ldw	r2,-12(fp)
 4040f2c:	10800017 	ldw	r2,0(r2)
 4040f30:	10800104 	addi	r2,r2,4
 4040f34:	1007883a 	mov	r3,r2
 4040f38:	e0bffd17 	ldw	r2,-12(fp)
 4040f3c:	10800817 	ldw	r2,32(r2)
 4040f40:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 4040f44:	e0bffe17 	ldw	r2,-8(fp)
 4040f48:	e0ffff17 	ldw	r3,-4(fp)
 4040f4c:	d8000015 	stw	zero,0(sp)
 4040f50:	e1fffd17 	ldw	r7,-12(fp)
 4040f54:	01810134 	movhi	r6,1028
 4040f58:	3183f004 	addi	r6,r6,4032
 4040f5c:	180b883a 	mov	r5,r3
 4040f60:	1009883a 	mov	r4,r2
 4040f64:	4041e900 	call	4041e90 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4040f68:	e0bffd17 	ldw	r2,-12(fp)
 4040f6c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4040f70:	e0bffd17 	ldw	r2,-12(fp)
 4040f74:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4040f78:	d0e01b17 	ldw	r3,-32660(gp)
 4040f7c:	e1fffd17 	ldw	r7,-12(fp)
 4040f80:	01810134 	movhi	r6,1028
 4040f84:	31847304 	addi	r6,r6,4556
 4040f88:	180b883a 	mov	r5,r3
 4040f8c:	1009883a 	mov	r4,r2
 4040f90:	4041a100 	call	4041a10 <alt_alarm_start>
 4040f94:	1000040e 	bge	r2,zero,4040fa8 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4040f98:	e0fffd17 	ldw	r3,-12(fp)
 4040f9c:	00a00034 	movhi	r2,32768
 4040fa0:	10bfffc4 	addi	r2,r2,-1
 4040fa4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4040fa8:	0001883a 	nop
 4040fac:	e037883a 	mov	sp,fp
 4040fb0:	dfc00117 	ldw	ra,4(sp)
 4040fb4:	df000017 	ldw	fp,0(sp)
 4040fb8:	dec00204 	addi	sp,sp,8
 4040fbc:	f800283a 	ret

04040fc0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4040fc0:	defff804 	addi	sp,sp,-32
 4040fc4:	df000715 	stw	fp,28(sp)
 4040fc8:	df000704 	addi	fp,sp,28
 4040fcc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4040fd0:	e0bfff17 	ldw	r2,-4(fp)
 4040fd4:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 4040fd8:	e0bffb17 	ldw	r2,-20(fp)
 4040fdc:	10800017 	ldw	r2,0(r2)
 4040fe0:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4040fe4:	e0bffc17 	ldw	r2,-16(fp)
 4040fe8:	10800104 	addi	r2,r2,4
 4040fec:	10800037 	ldwio	r2,0(r2)
 4040ff0:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4040ff4:	e0bffd17 	ldw	r2,-12(fp)
 4040ff8:	1080c00c 	andi	r2,r2,768
 4040ffc:	10006d26 	beq	r2,zero,40411b4 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4041000:	e0bffd17 	ldw	r2,-12(fp)
 4041004:	1080400c 	andi	r2,r2,256
 4041008:	10003526 	beq	r2,zero,40410e0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 404100c:	00800074 	movhi	r2,1
 4041010:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4041014:	e0bffb17 	ldw	r2,-20(fp)
 4041018:	10800a17 	ldw	r2,40(r2)
 404101c:	10800044 	addi	r2,r2,1
 4041020:	1081ffcc 	andi	r2,r2,2047
 4041024:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 4041028:	e0bffb17 	ldw	r2,-20(fp)
 404102c:	10c00b17 	ldw	r3,44(r2)
 4041030:	e0bffe17 	ldw	r2,-8(fp)
 4041034:	18801526 	beq	r3,r2,404108c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4041038:	e0bffc17 	ldw	r2,-16(fp)
 404103c:	10800037 	ldwio	r2,0(r2)
 4041040:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4041044:	e0bff917 	ldw	r2,-28(fp)
 4041048:	10a0000c 	andi	r2,r2,32768
 404104c:	10001126 	beq	r2,zero,4041094 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4041050:	e0bffb17 	ldw	r2,-20(fp)
 4041054:	10800a17 	ldw	r2,40(r2)
 4041058:	e0fff917 	ldw	r3,-28(fp)
 404105c:	1809883a 	mov	r4,r3
 4041060:	e0fffb17 	ldw	r3,-20(fp)
 4041064:	1885883a 	add	r2,r3,r2
 4041068:	10800e04 	addi	r2,r2,56
 404106c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4041070:	e0bffb17 	ldw	r2,-20(fp)
 4041074:	10800a17 	ldw	r2,40(r2)
 4041078:	10800044 	addi	r2,r2,1
 404107c:	10c1ffcc 	andi	r3,r2,2047
 4041080:	e0bffb17 	ldw	r2,-20(fp)
 4041084:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4041088:	003fe206 	br	4041014 <__flash_rwdata_start+0xffffe0a4>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 404108c:	0001883a 	nop
 4041090:	00000106 	br	4041098 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 4041094:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 4041098:	e0bff917 	ldw	r2,-28(fp)
 404109c:	10bfffec 	andhi	r2,r2,65535
 40410a0:	10000f26 	beq	r2,zero,40410e0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40410a4:	e0bffb17 	ldw	r2,-20(fp)
 40410a8:	10c00817 	ldw	r3,32(r2)
 40410ac:	00bfff84 	movi	r2,-2
 40410b0:	1886703a 	and	r3,r3,r2
 40410b4:	e0bffb17 	ldw	r2,-20(fp)
 40410b8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 40410bc:	e0bffc17 	ldw	r2,-16(fp)
 40410c0:	10800104 	addi	r2,r2,4
 40410c4:	1007883a 	mov	r3,r2
 40410c8:	e0bffb17 	ldw	r2,-20(fp)
 40410cc:	10800817 	ldw	r2,32(r2)
 40410d0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40410d4:	e0bffc17 	ldw	r2,-16(fp)
 40410d8:	10800104 	addi	r2,r2,4
 40410dc:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 40410e0:	e0bffd17 	ldw	r2,-12(fp)
 40410e4:	1080800c 	andi	r2,r2,512
 40410e8:	103fbe26 	beq	r2,zero,4040fe4 <__flash_rwdata_start+0xffffe074>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 40410ec:	e0bffd17 	ldw	r2,-12(fp)
 40410f0:	1004d43a 	srli	r2,r2,16
 40410f4:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 40410f8:	00001406 	br	404114c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 40410fc:	e0bffc17 	ldw	r2,-16(fp)
 4041100:	e0fffb17 	ldw	r3,-20(fp)
 4041104:	18c00d17 	ldw	r3,52(r3)
 4041108:	e13ffb17 	ldw	r4,-20(fp)
 404110c:	20c7883a 	add	r3,r4,r3
 4041110:	18c20e04 	addi	r3,r3,2104
 4041114:	18c00003 	ldbu	r3,0(r3)
 4041118:	18c03fcc 	andi	r3,r3,255
 404111c:	18c0201c 	xori	r3,r3,128
 4041120:	18ffe004 	addi	r3,r3,-128
 4041124:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4041128:	e0bffb17 	ldw	r2,-20(fp)
 404112c:	10800d17 	ldw	r2,52(r2)
 4041130:	10800044 	addi	r2,r2,1
 4041134:	10c1ffcc 	andi	r3,r2,2047
 4041138:	e0bffb17 	ldw	r2,-20(fp)
 404113c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4041140:	e0bffa17 	ldw	r2,-24(fp)
 4041144:	10bfffc4 	addi	r2,r2,-1
 4041148:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 404114c:	e0bffa17 	ldw	r2,-24(fp)
 4041150:	10000526 	beq	r2,zero,4041168 <altera_avalon_jtag_uart_irq+0x1a8>
 4041154:	e0bffb17 	ldw	r2,-20(fp)
 4041158:	10c00d17 	ldw	r3,52(r2)
 404115c:	e0bffb17 	ldw	r2,-20(fp)
 4041160:	10800c17 	ldw	r2,48(r2)
 4041164:	18bfe51e 	bne	r3,r2,40410fc <__flash_rwdata_start+0xffffe18c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4041168:	e0bffa17 	ldw	r2,-24(fp)
 404116c:	103f9d26 	beq	r2,zero,4040fe4 <__flash_rwdata_start+0xffffe074>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4041170:	e0bffb17 	ldw	r2,-20(fp)
 4041174:	10c00817 	ldw	r3,32(r2)
 4041178:	00bfff44 	movi	r2,-3
 404117c:	1886703a 	and	r3,r3,r2
 4041180:	e0bffb17 	ldw	r2,-20(fp)
 4041184:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4041188:	e0bffb17 	ldw	r2,-20(fp)
 404118c:	10800017 	ldw	r2,0(r2)
 4041190:	10800104 	addi	r2,r2,4
 4041194:	1007883a 	mov	r3,r2
 4041198:	e0bffb17 	ldw	r2,-20(fp)
 404119c:	10800817 	ldw	r2,32(r2)
 40411a0:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 40411a4:	e0bffc17 	ldw	r2,-16(fp)
 40411a8:	10800104 	addi	r2,r2,4
 40411ac:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 40411b0:	003f8c06 	br	4040fe4 <__flash_rwdata_start+0xffffe074>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 40411b4:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 40411b8:	0001883a 	nop
 40411bc:	e037883a 	mov	sp,fp
 40411c0:	df000017 	ldw	fp,0(sp)
 40411c4:	dec00104 	addi	sp,sp,4
 40411c8:	f800283a 	ret

040411cc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 40411cc:	defff804 	addi	sp,sp,-32
 40411d0:	df000715 	stw	fp,28(sp)
 40411d4:	df000704 	addi	fp,sp,28
 40411d8:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 40411dc:	e0bffb17 	ldw	r2,-20(fp)
 40411e0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 40411e4:	e0bff917 	ldw	r2,-28(fp)
 40411e8:	10800017 	ldw	r2,0(r2)
 40411ec:	10800104 	addi	r2,r2,4
 40411f0:	10800037 	ldwio	r2,0(r2)
 40411f4:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 40411f8:	e0bffa17 	ldw	r2,-24(fp)
 40411fc:	1081000c 	andi	r2,r2,1024
 4041200:	10000b26 	beq	r2,zero,4041230 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4041204:	e0bff917 	ldw	r2,-28(fp)
 4041208:	10800017 	ldw	r2,0(r2)
 404120c:	10800104 	addi	r2,r2,4
 4041210:	1007883a 	mov	r3,r2
 4041214:	e0bff917 	ldw	r2,-28(fp)
 4041218:	10800817 	ldw	r2,32(r2)
 404121c:	10810014 	ori	r2,r2,1024
 4041220:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4041224:	e0bff917 	ldw	r2,-28(fp)
 4041228:	10000915 	stw	zero,36(r2)
 404122c:	00000a06 	br	4041258 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4041230:	e0bff917 	ldw	r2,-28(fp)
 4041234:	10c00917 	ldw	r3,36(r2)
 4041238:	00a00034 	movhi	r2,32768
 404123c:	10bfff04 	addi	r2,r2,-4
 4041240:	10c00536 	bltu	r2,r3,4041258 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4041244:	e0bff917 	ldw	r2,-28(fp)
 4041248:	10800917 	ldw	r2,36(r2)
 404124c:	10c00044 	addi	r3,r2,1
 4041250:	e0bff917 	ldw	r2,-28(fp)
 4041254:	10c00915 	stw	r3,36(r2)
 4041258:	d0a01b17 	ldw	r2,-32660(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 404125c:	e037883a 	mov	sp,fp
 4041260:	df000017 	ldw	fp,0(sp)
 4041264:	dec00104 	addi	sp,sp,4
 4041268:	f800283a 	ret

0404126c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 404126c:	defffd04 	addi	sp,sp,-12
 4041270:	df000215 	stw	fp,8(sp)
 4041274:	df000204 	addi	fp,sp,8
 4041278:	e13ffe15 	stw	r4,-8(fp)
 404127c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4041280:	00000506 	br	4041298 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4041284:	e0bfff17 	ldw	r2,-4(fp)
 4041288:	1090000c 	andi	r2,r2,16384
 404128c:	10000226 	beq	r2,zero,4041298 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4041290:	00bffd44 	movi	r2,-11
 4041294:	00000b06 	br	40412c4 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4041298:	e0bffe17 	ldw	r2,-8(fp)
 404129c:	10c00d17 	ldw	r3,52(r2)
 40412a0:	e0bffe17 	ldw	r2,-8(fp)
 40412a4:	10800c17 	ldw	r2,48(r2)
 40412a8:	18800526 	beq	r3,r2,40412c0 <altera_avalon_jtag_uart_close+0x54>
 40412ac:	e0bffe17 	ldw	r2,-8(fp)
 40412b0:	10c00917 	ldw	r3,36(r2)
 40412b4:	e0bffe17 	ldw	r2,-8(fp)
 40412b8:	10800117 	ldw	r2,4(r2)
 40412bc:	18bff136 	bltu	r3,r2,4041284 <__flash_rwdata_start+0xffffe314>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 40412c0:	0005883a 	mov	r2,zero
}
 40412c4:	e037883a 	mov	sp,fp
 40412c8:	df000017 	ldw	fp,0(sp)
 40412cc:	dec00104 	addi	sp,sp,4
 40412d0:	f800283a 	ret

040412d4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 40412d4:	defffa04 	addi	sp,sp,-24
 40412d8:	df000515 	stw	fp,20(sp)
 40412dc:	df000504 	addi	fp,sp,20
 40412e0:	e13ffd15 	stw	r4,-12(fp)
 40412e4:	e17ffe15 	stw	r5,-8(fp)
 40412e8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 40412ec:	00bff9c4 	movi	r2,-25
 40412f0:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 40412f4:	e0bffe17 	ldw	r2,-8(fp)
 40412f8:	10da8060 	cmpeqi	r3,r2,27137
 40412fc:	1800031e 	bne	r3,zero,404130c <altera_avalon_jtag_uart_ioctl+0x38>
 4041300:	109a80a0 	cmpeqi	r2,r2,27138
 4041304:	1000181e 	bne	r2,zero,4041368 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4041308:	00002906 	br	40413b0 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 404130c:	e0bffd17 	ldw	r2,-12(fp)
 4041310:	10c00117 	ldw	r3,4(r2)
 4041314:	00a00034 	movhi	r2,32768
 4041318:	10bfffc4 	addi	r2,r2,-1
 404131c:	18802126 	beq	r3,r2,40413a4 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4041320:	e0bfff17 	ldw	r2,-4(fp)
 4041324:	10800017 	ldw	r2,0(r2)
 4041328:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 404132c:	e0bffc17 	ldw	r2,-16(fp)
 4041330:	10800090 	cmplti	r2,r2,2
 4041334:	1000061e 	bne	r2,zero,4041350 <altera_avalon_jtag_uart_ioctl+0x7c>
 4041338:	e0fffc17 	ldw	r3,-16(fp)
 404133c:	00a00034 	movhi	r2,32768
 4041340:	10bfffc4 	addi	r2,r2,-1
 4041344:	18800226 	beq	r3,r2,4041350 <altera_avalon_jtag_uart_ioctl+0x7c>
 4041348:	e0bffc17 	ldw	r2,-16(fp)
 404134c:	00000206 	br	4041358 <altera_avalon_jtag_uart_ioctl+0x84>
 4041350:	00a00034 	movhi	r2,32768
 4041354:	10bfff84 	addi	r2,r2,-2
 4041358:	e0fffd17 	ldw	r3,-12(fp)
 404135c:	18800115 	stw	r2,4(r3)
      rc = 0;
 4041360:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4041364:	00000f06 	br	40413a4 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 4041368:	e0bffd17 	ldw	r2,-12(fp)
 404136c:	10c00117 	ldw	r3,4(r2)
 4041370:	00a00034 	movhi	r2,32768
 4041374:	10bfffc4 	addi	r2,r2,-1
 4041378:	18800c26 	beq	r3,r2,40413ac <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 404137c:	e0bffd17 	ldw	r2,-12(fp)
 4041380:	10c00917 	ldw	r3,36(r2)
 4041384:	e0bffd17 	ldw	r2,-12(fp)
 4041388:	10800117 	ldw	r2,4(r2)
 404138c:	1885803a 	cmpltu	r2,r3,r2
 4041390:	10c03fcc 	andi	r3,r2,255
 4041394:	e0bfff17 	ldw	r2,-4(fp)
 4041398:	10c00015 	stw	r3,0(r2)
      rc = 0;
 404139c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 40413a0:	00000206 	br	40413ac <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 40413a4:	0001883a 	nop
 40413a8:	00000106 	br	40413b0 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 40413ac:	0001883a 	nop

  default:
    break;
  }

  return rc;
 40413b0:	e0bffb17 	ldw	r2,-20(fp)
}
 40413b4:	e037883a 	mov	sp,fp
 40413b8:	df000017 	ldw	fp,0(sp)
 40413bc:	dec00104 	addi	sp,sp,4
 40413c0:	f800283a 	ret

040413c4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 40413c4:	defff304 	addi	sp,sp,-52
 40413c8:	dfc00c15 	stw	ra,48(sp)
 40413cc:	df000b15 	stw	fp,44(sp)
 40413d0:	df000b04 	addi	fp,sp,44
 40413d4:	e13ffc15 	stw	r4,-16(fp)
 40413d8:	e17ffd15 	stw	r5,-12(fp)
 40413dc:	e1bffe15 	stw	r6,-8(fp)
 40413e0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 40413e4:	e0bffd17 	ldw	r2,-12(fp)
 40413e8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 40413ec:	00004706 	br	404150c <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 40413f0:	e0bffc17 	ldw	r2,-16(fp)
 40413f4:	10800a17 	ldw	r2,40(r2)
 40413f8:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 40413fc:	e0bffc17 	ldw	r2,-16(fp)
 4041400:	10800b17 	ldw	r2,44(r2)
 4041404:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4041408:	e0fff717 	ldw	r3,-36(fp)
 404140c:	e0bff817 	ldw	r2,-32(fp)
 4041410:	18800536 	bltu	r3,r2,4041428 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4041414:	e0fff717 	ldw	r3,-36(fp)
 4041418:	e0bff817 	ldw	r2,-32(fp)
 404141c:	1885c83a 	sub	r2,r3,r2
 4041420:	e0bff615 	stw	r2,-40(fp)
 4041424:	00000406 	br	4041438 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4041428:	00c20004 	movi	r3,2048
 404142c:	e0bff817 	ldw	r2,-32(fp)
 4041430:	1885c83a 	sub	r2,r3,r2
 4041434:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4041438:	e0bff617 	ldw	r2,-40(fp)
 404143c:	10001e26 	beq	r2,zero,40414b8 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4041440:	e0fffe17 	ldw	r3,-8(fp)
 4041444:	e0bff617 	ldw	r2,-40(fp)
 4041448:	1880022e 	bgeu	r3,r2,4041454 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 404144c:	e0bffe17 	ldw	r2,-8(fp)
 4041450:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4041454:	e0bffc17 	ldw	r2,-16(fp)
 4041458:	10c00e04 	addi	r3,r2,56
 404145c:	e0bff817 	ldw	r2,-32(fp)
 4041460:	1885883a 	add	r2,r3,r2
 4041464:	e1bff617 	ldw	r6,-40(fp)
 4041468:	100b883a 	mov	r5,r2
 404146c:	e13ff517 	ldw	r4,-44(fp)
 4041470:	4042b200 	call	4042b20 <memcpy>
      ptr   += n;
 4041474:	e0fff517 	ldw	r3,-44(fp)
 4041478:	e0bff617 	ldw	r2,-40(fp)
 404147c:	1885883a 	add	r2,r3,r2
 4041480:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4041484:	e0fffe17 	ldw	r3,-8(fp)
 4041488:	e0bff617 	ldw	r2,-40(fp)
 404148c:	1885c83a 	sub	r2,r3,r2
 4041490:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4041494:	e0fff817 	ldw	r3,-32(fp)
 4041498:	e0bff617 	ldw	r2,-40(fp)
 404149c:	1885883a 	add	r2,r3,r2
 40414a0:	10c1ffcc 	andi	r3,r2,2047
 40414a4:	e0bffc17 	ldw	r2,-16(fp)
 40414a8:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 40414ac:	e0bffe17 	ldw	r2,-8(fp)
 40414b0:	00bfcf16 	blt	zero,r2,40413f0 <__flash_rwdata_start+0xffffe480>
 40414b4:	00000106 	br	40414bc <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 40414b8:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 40414bc:	e0fff517 	ldw	r3,-44(fp)
 40414c0:	e0bffd17 	ldw	r2,-12(fp)
 40414c4:	1880141e 	bne	r3,r2,4041518 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 40414c8:	e0bfff17 	ldw	r2,-4(fp)
 40414cc:	1090000c 	andi	r2,r2,16384
 40414d0:	1000131e 	bne	r2,zero,4041520 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 40414d4:	0001883a 	nop
 40414d8:	e0bffc17 	ldw	r2,-16(fp)
 40414dc:	10c00a17 	ldw	r3,40(r2)
 40414e0:	e0bff717 	ldw	r2,-36(fp)
 40414e4:	1880051e 	bne	r3,r2,40414fc <altera_avalon_jtag_uart_read+0x138>
 40414e8:	e0bffc17 	ldw	r2,-16(fp)
 40414ec:	10c00917 	ldw	r3,36(r2)
 40414f0:	e0bffc17 	ldw	r2,-16(fp)
 40414f4:	10800117 	ldw	r2,4(r2)
 40414f8:	18bff736 	bltu	r3,r2,40414d8 <__flash_rwdata_start+0xffffe568>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 40414fc:	e0bffc17 	ldw	r2,-16(fp)
 4041500:	10c00a17 	ldw	r3,40(r2)
 4041504:	e0bff717 	ldw	r2,-36(fp)
 4041508:	18800726 	beq	r3,r2,4041528 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 404150c:	e0bffe17 	ldw	r2,-8(fp)
 4041510:	00bfb716 	blt	zero,r2,40413f0 <__flash_rwdata_start+0xffffe480>
 4041514:	00000506 	br	404152c <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4041518:	0001883a 	nop
 404151c:	00000306 	br	404152c <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4041520:	0001883a 	nop
 4041524:	00000106 	br	404152c <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4041528:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 404152c:	e0fff517 	ldw	r3,-44(fp)
 4041530:	e0bffd17 	ldw	r2,-12(fp)
 4041534:	18801826 	beq	r3,r2,4041598 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4041538:	0005303a 	rdctl	r2,status
 404153c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041540:	e0fffb17 	ldw	r3,-20(fp)
 4041544:	00bfff84 	movi	r2,-2
 4041548:	1884703a 	and	r2,r3,r2
 404154c:	1001703a 	wrctl	status,r2
  
  return context;
 4041550:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4041554:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4041558:	e0bffc17 	ldw	r2,-16(fp)
 404155c:	10800817 	ldw	r2,32(r2)
 4041560:	10c00054 	ori	r3,r2,1
 4041564:	e0bffc17 	ldw	r2,-16(fp)
 4041568:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 404156c:	e0bffc17 	ldw	r2,-16(fp)
 4041570:	10800017 	ldw	r2,0(r2)
 4041574:	10800104 	addi	r2,r2,4
 4041578:	1007883a 	mov	r3,r2
 404157c:	e0bffc17 	ldw	r2,-16(fp)
 4041580:	10800817 	ldw	r2,32(r2)
 4041584:	18800035 	stwio	r2,0(r3)
 4041588:	e0bffa17 	ldw	r2,-24(fp)
 404158c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4041590:	e0bff917 	ldw	r2,-28(fp)
 4041594:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4041598:	e0fff517 	ldw	r3,-44(fp)
 404159c:	e0bffd17 	ldw	r2,-12(fp)
 40415a0:	18800426 	beq	r3,r2,40415b4 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 40415a4:	e0fff517 	ldw	r3,-44(fp)
 40415a8:	e0bffd17 	ldw	r2,-12(fp)
 40415ac:	1885c83a 	sub	r2,r3,r2
 40415b0:	00000606 	br	40415cc <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 40415b4:	e0bfff17 	ldw	r2,-4(fp)
 40415b8:	1090000c 	andi	r2,r2,16384
 40415bc:	10000226 	beq	r2,zero,40415c8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 40415c0:	00bffd44 	movi	r2,-11
 40415c4:	00000106 	br	40415cc <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 40415c8:	00bffec4 	movi	r2,-5
}
 40415cc:	e037883a 	mov	sp,fp
 40415d0:	dfc00117 	ldw	ra,4(sp)
 40415d4:	df000017 	ldw	fp,0(sp)
 40415d8:	dec00204 	addi	sp,sp,8
 40415dc:	f800283a 	ret

040415e0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 40415e0:	defff304 	addi	sp,sp,-52
 40415e4:	dfc00c15 	stw	ra,48(sp)
 40415e8:	df000b15 	stw	fp,44(sp)
 40415ec:	df000b04 	addi	fp,sp,44
 40415f0:	e13ffc15 	stw	r4,-16(fp)
 40415f4:	e17ffd15 	stw	r5,-12(fp)
 40415f8:	e1bffe15 	stw	r6,-8(fp)
 40415fc:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4041600:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4041604:	e0bffd17 	ldw	r2,-12(fp)
 4041608:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 404160c:	00003706 	br	40416ec <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4041610:	e0bffc17 	ldw	r2,-16(fp)
 4041614:	10800c17 	ldw	r2,48(r2)
 4041618:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 404161c:	e0bffc17 	ldw	r2,-16(fp)
 4041620:	10800d17 	ldw	r2,52(r2)
 4041624:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4041628:	e0fff917 	ldw	r3,-28(fp)
 404162c:	e0bff517 	ldw	r2,-44(fp)
 4041630:	1880062e 	bgeu	r3,r2,404164c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4041634:	e0fff517 	ldw	r3,-44(fp)
 4041638:	e0bff917 	ldw	r2,-28(fp)
 404163c:	1885c83a 	sub	r2,r3,r2
 4041640:	10bfffc4 	addi	r2,r2,-1
 4041644:	e0bff615 	stw	r2,-40(fp)
 4041648:	00000b06 	br	4041678 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 404164c:	e0bff517 	ldw	r2,-44(fp)
 4041650:	10000526 	beq	r2,zero,4041668 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4041654:	00c20004 	movi	r3,2048
 4041658:	e0bff917 	ldw	r2,-28(fp)
 404165c:	1885c83a 	sub	r2,r3,r2
 4041660:	e0bff615 	stw	r2,-40(fp)
 4041664:	00000406 	br	4041678 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4041668:	00c1ffc4 	movi	r3,2047
 404166c:	e0bff917 	ldw	r2,-28(fp)
 4041670:	1885c83a 	sub	r2,r3,r2
 4041674:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4041678:	e0bff617 	ldw	r2,-40(fp)
 404167c:	10001e26 	beq	r2,zero,40416f8 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4041680:	e0fffe17 	ldw	r3,-8(fp)
 4041684:	e0bff617 	ldw	r2,-40(fp)
 4041688:	1880022e 	bgeu	r3,r2,4041694 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 404168c:	e0bffe17 	ldw	r2,-8(fp)
 4041690:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4041694:	e0bffc17 	ldw	r2,-16(fp)
 4041698:	10c20e04 	addi	r3,r2,2104
 404169c:	e0bff917 	ldw	r2,-28(fp)
 40416a0:	1885883a 	add	r2,r3,r2
 40416a4:	e1bff617 	ldw	r6,-40(fp)
 40416a8:	e17ffd17 	ldw	r5,-12(fp)
 40416ac:	1009883a 	mov	r4,r2
 40416b0:	4042b200 	call	4042b20 <memcpy>
      ptr   += n;
 40416b4:	e0fffd17 	ldw	r3,-12(fp)
 40416b8:	e0bff617 	ldw	r2,-40(fp)
 40416bc:	1885883a 	add	r2,r3,r2
 40416c0:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 40416c4:	e0fffe17 	ldw	r3,-8(fp)
 40416c8:	e0bff617 	ldw	r2,-40(fp)
 40416cc:	1885c83a 	sub	r2,r3,r2
 40416d0:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40416d4:	e0fff917 	ldw	r3,-28(fp)
 40416d8:	e0bff617 	ldw	r2,-40(fp)
 40416dc:	1885883a 	add	r2,r3,r2
 40416e0:	10c1ffcc 	andi	r3,r2,2047
 40416e4:	e0bffc17 	ldw	r2,-16(fp)
 40416e8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 40416ec:	e0bffe17 	ldw	r2,-8(fp)
 40416f0:	00bfc716 	blt	zero,r2,4041610 <__flash_rwdata_start+0xffffe6a0>
 40416f4:	00000106 	br	40416fc <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 40416f8:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40416fc:	0005303a 	rdctl	r2,status
 4041700:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041704:	e0fffb17 	ldw	r3,-20(fp)
 4041708:	00bfff84 	movi	r2,-2
 404170c:	1884703a 	and	r2,r3,r2
 4041710:	1001703a 	wrctl	status,r2
  
  return context;
 4041714:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4041718:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 404171c:	e0bffc17 	ldw	r2,-16(fp)
 4041720:	10800817 	ldw	r2,32(r2)
 4041724:	10c00094 	ori	r3,r2,2
 4041728:	e0bffc17 	ldw	r2,-16(fp)
 404172c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4041730:	e0bffc17 	ldw	r2,-16(fp)
 4041734:	10800017 	ldw	r2,0(r2)
 4041738:	10800104 	addi	r2,r2,4
 404173c:	1007883a 	mov	r3,r2
 4041740:	e0bffc17 	ldw	r2,-16(fp)
 4041744:	10800817 	ldw	r2,32(r2)
 4041748:	18800035 	stwio	r2,0(r3)
 404174c:	e0bffa17 	ldw	r2,-24(fp)
 4041750:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4041754:	e0bff817 	ldw	r2,-32(fp)
 4041758:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 404175c:	e0bffe17 	ldw	r2,-8(fp)
 4041760:	0080100e 	bge	zero,r2,40417a4 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4041764:	e0bfff17 	ldw	r2,-4(fp)
 4041768:	1090000c 	andi	r2,r2,16384
 404176c:	1000101e 	bne	r2,zero,40417b0 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4041770:	0001883a 	nop
 4041774:	e0bffc17 	ldw	r2,-16(fp)
 4041778:	10c00d17 	ldw	r3,52(r2)
 404177c:	e0bff517 	ldw	r2,-44(fp)
 4041780:	1880051e 	bne	r3,r2,4041798 <altera_avalon_jtag_uart_write+0x1b8>
 4041784:	e0bffc17 	ldw	r2,-16(fp)
 4041788:	10c00917 	ldw	r3,36(r2)
 404178c:	e0bffc17 	ldw	r2,-16(fp)
 4041790:	10800117 	ldw	r2,4(r2)
 4041794:	18bff736 	bltu	r3,r2,4041774 <__flash_rwdata_start+0xffffe804>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4041798:	e0bffc17 	ldw	r2,-16(fp)
 404179c:	10800917 	ldw	r2,36(r2)
 40417a0:	1000051e 	bne	r2,zero,40417b8 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 40417a4:	e0bffe17 	ldw	r2,-8(fp)
 40417a8:	00bfd016 	blt	zero,r2,40416ec <__flash_rwdata_start+0xffffe77c>
 40417ac:	00000306 	br	40417bc <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 40417b0:	0001883a 	nop
 40417b4:	00000106 	br	40417bc <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 40417b8:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 40417bc:	e0fffd17 	ldw	r3,-12(fp)
 40417c0:	e0bff717 	ldw	r2,-36(fp)
 40417c4:	18800426 	beq	r3,r2,40417d8 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 40417c8:	e0fffd17 	ldw	r3,-12(fp)
 40417cc:	e0bff717 	ldw	r2,-36(fp)
 40417d0:	1885c83a 	sub	r2,r3,r2
 40417d4:	00000606 	br	40417f0 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 40417d8:	e0bfff17 	ldw	r2,-4(fp)
 40417dc:	1090000c 	andi	r2,r2,16384
 40417e0:	10000226 	beq	r2,zero,40417ec <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 40417e4:	00bffd44 	movi	r2,-11
 40417e8:	00000106 	br	40417f0 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 40417ec:	00bffec4 	movi	r2,-5
}
 40417f0:	e037883a 	mov	sp,fp
 40417f4:	dfc00117 	ldw	ra,4(sp)
 40417f8:	df000017 	ldw	fp,0(sp)
 40417fc:	dec00204 	addi	sp,sp,8
 4041800:	f800283a 	ret

04041804 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 4041804:	defffa04 	addi	sp,sp,-24
 4041808:	dfc00515 	stw	ra,20(sp)
 404180c:	df000415 	stw	fp,16(sp)
 4041810:	df000404 	addi	fp,sp,16
 4041814:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 4041818:	0007883a 	mov	r3,zero
 404181c:	e0bfff17 	ldw	r2,-4(fp)
 4041820:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 4041824:	e0bfff17 	ldw	r2,-4(fp)
 4041828:	10800104 	addi	r2,r2,4
 404182c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4041830:	0005303a 	rdctl	r2,status
 4041834:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041838:	e0fffd17 	ldw	r3,-12(fp)
 404183c:	00bfff84 	movi	r2,-2
 4041840:	1884703a 	and	r2,r3,r2
 4041844:	1001703a 	wrctl	status,r2
  
  return context;
 4041848:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 404184c:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 4041850:	40425c40 	call	40425c4 <alt_tick>
 4041854:	e0bffc17 	ldw	r2,-16(fp)
 4041858:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 404185c:	e0bffe17 	ldw	r2,-8(fp)
 4041860:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 4041864:	0001883a 	nop
 4041868:	e037883a 	mov	sp,fp
 404186c:	dfc00117 	ldw	ra,4(sp)
 4041870:	df000017 	ldw	fp,0(sp)
 4041874:	dec00204 	addi	sp,sp,8
 4041878:	f800283a 	ret

0404187c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 404187c:	defff804 	addi	sp,sp,-32
 4041880:	dfc00715 	stw	ra,28(sp)
 4041884:	df000615 	stw	fp,24(sp)
 4041888:	df000604 	addi	fp,sp,24
 404188c:	e13ffc15 	stw	r4,-16(fp)
 4041890:	e17ffd15 	stw	r5,-12(fp)
 4041894:	e1bffe15 	stw	r6,-8(fp)
 4041898:	e1ffff15 	stw	r7,-4(fp)
 404189c:	e0bfff17 	ldw	r2,-4(fp)
 40418a0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 40418a4:	d0a01b17 	ldw	r2,-32660(gp)
 40418a8:	1000021e 	bne	r2,zero,40418b4 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 40418ac:	e0bffb17 	ldw	r2,-20(fp)
 40418b0:	d0a01b15 	stw	r2,-32660(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 40418b4:	e0bffc17 	ldw	r2,-16(fp)
 40418b8:	10800104 	addi	r2,r2,4
 40418bc:	00c001c4 	movi	r3,7
 40418c0:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 40418c4:	d8000015 	stw	zero,0(sp)
 40418c8:	e1fffc17 	ldw	r7,-16(fp)
 40418cc:	01810134 	movhi	r6,1028
 40418d0:	31860104 	addi	r6,r6,6148
 40418d4:	e17ffe17 	ldw	r5,-8(fp)
 40418d8:	e13ffd17 	ldw	r4,-12(fp)
 40418dc:	4041e900 	call	4041e90 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 40418e0:	0001883a 	nop
 40418e4:	e037883a 	mov	sp,fp
 40418e8:	dfc00117 	ldw	ra,4(sp)
 40418ec:	df000017 	ldw	fp,0(sp)
 40418f0:	dec00204 	addi	sp,sp,8
 40418f4:	f800283a 	ret

040418f8 <alt_timestamp_start>:
 * The return value of this function is 0 upon sucess and -1 if in timestamp
 * device has not been registered. 
 */

int alt_timestamp_start(void)
{
 40418f8:	defffe04 	addi	sp,sp,-8
 40418fc:	df000115 	stw	fp,4(sp)
 4041900:	df000104 	addi	fp,sp,4
  void* base = altera_avalon_timer_ts_base;
 4041904:	d0a01817 	ldw	r2,-32672(gp)
 4041908:	e0bfff15 	stw	r2,-4(fp)

  if (!altera_avalon_timer_ts_freq)
 404190c:	d0a01917 	ldw	r2,-32668(gp)
 4041910:	1000021e 	bne	r2,zero,404191c <alt_timestamp_start+0x24>
  {
    return -1;
 4041914:	00bfffc4 	movi	r2,-1
 4041918:	00001106 	br	4041960 <alt_timestamp_start+0x68>
        IOWR_ALTERA_AVALON_TIMER_PERIOD_1 (base, 0xFFFF);;
        IOWR_ALTERA_AVALON_TIMER_PERIOD_2 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_PERIOD_3 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK);
    } else {
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
 404191c:	e0bfff17 	ldw	r2,-4(fp)
 4041920:	10800104 	addi	r2,r2,4
 4041924:	00c00204 	movi	r3,8
 4041928:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIODL (base, 0xFFFF);
 404192c:	e0bfff17 	ldw	r2,-4(fp)
 4041930:	10800204 	addi	r2,r2,8
 4041934:	00ffffd4 	movui	r3,65535
 4041938:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
 404193c:	e0bfff17 	ldw	r2,-4(fp)
 4041940:	10800304 	addi	r2,r2,12
 4041944:	00ffffd4 	movui	r3,65535
 4041948:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
 404194c:	e0bfff17 	ldw	r2,-4(fp)
 4041950:	10800104 	addi	r2,r2,4
 4041954:	00c00104 	movi	r3,4
 4041958:	10c00035 	stwio	r3,0(r2)
    } 
  }
  return 0;
 404195c:	0005883a 	mov	r2,zero
}
 4041960:	e037883a 	mov	sp,fp
 4041964:	df000017 	ldw	fp,0(sp)
 4041968:	dec00104 	addi	sp,sp,4
 404196c:	f800283a 	ret

04041970 <alt_timestamp>:
 * The returned timestamp counts up from the last time the period register
 * was reset. 
 */

alt_timestamp_type alt_timestamp(void)
{
 4041970:	defffc04 	addi	sp,sp,-16
 4041974:	df000315 	stw	fp,12(sp)
 4041978:	df000304 	addi	fp,sp,12

  void* base = altera_avalon_timer_ts_base;
 404197c:	d0a01817 	ldw	r2,-32672(gp)
 4041980:	e0bffd15 	stw	r2,-12(fp)

  if (!altera_avalon_timer_ts_freq)
 4041984:	d0a01917 	ldw	r2,-32668(gp)
 4041988:	1000021e 	bne	r2,zero,4041994 <alt_timestamp+0x24>
  {
#if (ALT_TIMESTAMP_COUNTER_SIZE == 64)
        return 0xFFFFFFFFFFFFFFFFULL;
#else
        return 0xFFFFFFFF;
 404198c:	00bfffc4 	movi	r2,-1
 4041990:	00001306 	br	40419e0 <alt_timestamp+0x70>
        alt_timestamp_type snap_2 = IORD_ALTERA_AVALON_TIMER_SNAP_2(base) & ALTERA_AVALON_TIMER_SNAP_2_MSK;
        alt_timestamp_type snap_3 = IORD_ALTERA_AVALON_TIMER_SNAP_3(base) & ALTERA_AVALON_TIMER_SNAP_3_MSK;
        
        return (0xFFFFFFFFFFFFFFFFULL - ( (snap_3 << 48) | (snap_2 << 32) | (snap_1 << 16) | (snap_0) ));
#else
        IOWR_ALTERA_AVALON_TIMER_SNAPL (base, 0);
 4041994:	e0bffd17 	ldw	r2,-12(fp)
 4041998:	10800404 	addi	r2,r2,16
 404199c:	0007883a 	mov	r3,zero
 40419a0:	10c00035 	stwio	r3,0(r2)
        alt_timestamp_type lower = IORD_ALTERA_AVALON_TIMER_SNAPL(base) & ALTERA_AVALON_TIMER_SNAPL_MSK;
 40419a4:	e0bffd17 	ldw	r2,-12(fp)
 40419a8:	10800404 	addi	r2,r2,16
 40419ac:	10800037 	ldwio	r2,0(r2)
 40419b0:	10bfffcc 	andi	r2,r2,65535
 40419b4:	e0bffe15 	stw	r2,-8(fp)
        alt_timestamp_type upper = IORD_ALTERA_AVALON_TIMER_SNAPH(base) & ALTERA_AVALON_TIMER_SNAPH_MSK;
 40419b8:	e0bffd17 	ldw	r2,-12(fp)
 40419bc:	10800504 	addi	r2,r2,20
 40419c0:	10800037 	ldwio	r2,0(r2)
 40419c4:	10bfffcc 	andi	r2,r2,65535
 40419c8:	e0bfff15 	stw	r2,-4(fp)
        
        return (0xFFFFFFFF - ((upper << 16) | lower)); 
 40419cc:	e0bfff17 	ldw	r2,-4(fp)
 40419d0:	1006943a 	slli	r3,r2,16
 40419d4:	e0bffe17 	ldw	r2,-8(fp)
 40419d8:	1884b03a 	or	r2,r3,r2
 40419dc:	0084303a 	nor	r2,zero,r2
#endif
  }
}
 40419e0:	e037883a 	mov	sp,fp
 40419e4:	df000017 	ldw	fp,0(sp)
 40419e8:	dec00104 	addi	sp,sp,4
 40419ec:	f800283a 	ret

040419f0 <alt_timestamp_freq>:
 * Return the number of timestamp ticks per second. This will be 0 if no
 * timestamp device has been registered.
 */

alt_u32 alt_timestamp_freq(void)
{
 40419f0:	deffff04 	addi	sp,sp,-4
 40419f4:	df000015 	stw	fp,0(sp)
 40419f8:	d839883a 	mov	fp,sp
  return altera_avalon_timer_ts_freq;
 40419fc:	d0a01917 	ldw	r2,-32668(gp)
}
 4041a00:	e037883a 	mov	sp,fp
 4041a04:	df000017 	ldw	fp,0(sp)
 4041a08:	dec00104 	addi	sp,sp,4
 4041a0c:	f800283a 	ret

04041a10 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4041a10:	defff504 	addi	sp,sp,-44
 4041a14:	df000a15 	stw	fp,40(sp)
 4041a18:	df000a04 	addi	fp,sp,40
 4041a1c:	e13ffc15 	stw	r4,-16(fp)
 4041a20:	e17ffd15 	stw	r5,-12(fp)
 4041a24:	e1bffe15 	stw	r6,-8(fp)
 4041a28:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4041a2c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4041a30:	d0a01b17 	ldw	r2,-32660(gp)
  
  if (alt_ticks_per_second ())
 4041a34:	10003c26 	beq	r2,zero,4041b28 <alt_alarm_start+0x118>
  {
    if (alarm)
 4041a38:	e0bffc17 	ldw	r2,-16(fp)
 4041a3c:	10003826 	beq	r2,zero,4041b20 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4041a40:	e0bffc17 	ldw	r2,-16(fp)
 4041a44:	e0fffe17 	ldw	r3,-8(fp)
 4041a48:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4041a4c:	e0bffc17 	ldw	r2,-16(fp)
 4041a50:	e0ffff17 	ldw	r3,-4(fp)
 4041a54:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4041a58:	0005303a 	rdctl	r2,status
 4041a5c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041a60:	e0fff917 	ldw	r3,-28(fp)
 4041a64:	00bfff84 	movi	r2,-2
 4041a68:	1884703a 	and	r2,r3,r2
 4041a6c:	1001703a 	wrctl	status,r2
  
  return context;
 4041a70:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4041a74:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4041a78:	d0a01c17 	ldw	r2,-32656(gp)
      
      current_nticks = alt_nticks();
 4041a7c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4041a80:	e0fffd17 	ldw	r3,-12(fp)
 4041a84:	e0bff617 	ldw	r2,-40(fp)
 4041a88:	1885883a 	add	r2,r3,r2
 4041a8c:	10c00044 	addi	r3,r2,1
 4041a90:	e0bffc17 	ldw	r2,-16(fp)
 4041a94:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4041a98:	e0bffc17 	ldw	r2,-16(fp)
 4041a9c:	10c00217 	ldw	r3,8(r2)
 4041aa0:	e0bff617 	ldw	r2,-40(fp)
 4041aa4:	1880042e 	bgeu	r3,r2,4041ab8 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4041aa8:	e0bffc17 	ldw	r2,-16(fp)
 4041aac:	00c00044 	movi	r3,1
 4041ab0:	10c00405 	stb	r3,16(r2)
 4041ab4:	00000206 	br	4041ac0 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4041ab8:	e0bffc17 	ldw	r2,-16(fp)
 4041abc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4041ac0:	e0bffc17 	ldw	r2,-16(fp)
 4041ac4:	d0e00804 	addi	r3,gp,-32736
 4041ac8:	e0fffa15 	stw	r3,-24(fp)
 4041acc:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4041ad0:	e0bffb17 	ldw	r2,-20(fp)
 4041ad4:	e0fffa17 	ldw	r3,-24(fp)
 4041ad8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4041adc:	e0bffa17 	ldw	r2,-24(fp)
 4041ae0:	10c00017 	ldw	r3,0(r2)
 4041ae4:	e0bffb17 	ldw	r2,-20(fp)
 4041ae8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4041aec:	e0bffa17 	ldw	r2,-24(fp)
 4041af0:	10800017 	ldw	r2,0(r2)
 4041af4:	e0fffb17 	ldw	r3,-20(fp)
 4041af8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4041afc:	e0bffa17 	ldw	r2,-24(fp)
 4041b00:	e0fffb17 	ldw	r3,-20(fp)
 4041b04:	10c00015 	stw	r3,0(r2)
 4041b08:	e0bff817 	ldw	r2,-32(fp)
 4041b0c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4041b10:	e0bff717 	ldw	r2,-36(fp)
 4041b14:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4041b18:	0005883a 	mov	r2,zero
 4041b1c:	00000306 	br	4041b2c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4041b20:	00bffa84 	movi	r2,-22
 4041b24:	00000106 	br	4041b2c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4041b28:	00bfde84 	movi	r2,-134
  }
}
 4041b2c:	e037883a 	mov	sp,fp
 4041b30:	df000017 	ldw	fp,0(sp)
 4041b34:	dec00104 	addi	sp,sp,4
 4041b38:	f800283a 	ret

04041b3c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4041b3c:	defffe04 	addi	sp,sp,-8
 4041b40:	dfc00115 	stw	ra,4(sp)
 4041b44:	df000015 	stw	fp,0(sp)
 4041b48:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4041b4c:	d0a00617 	ldw	r2,-32744(gp)
 4041b50:	10000326 	beq	r2,zero,4041b60 <alt_get_errno+0x24>
 4041b54:	d0a00617 	ldw	r2,-32744(gp)
 4041b58:	103ee83a 	callr	r2
 4041b5c:	00000106 	br	4041b64 <alt_get_errno+0x28>
 4041b60:	d0a01e04 	addi	r2,gp,-32648
}
 4041b64:	e037883a 	mov	sp,fp
 4041b68:	dfc00117 	ldw	ra,4(sp)
 4041b6c:	df000017 	ldw	fp,0(sp)
 4041b70:	dec00204 	addi	sp,sp,8
 4041b74:	f800283a 	ret

04041b78 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4041b78:	defffb04 	addi	sp,sp,-20
 4041b7c:	dfc00415 	stw	ra,16(sp)
 4041b80:	df000315 	stw	fp,12(sp)
 4041b84:	df000304 	addi	fp,sp,12
 4041b88:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4041b8c:	e0bfff17 	ldw	r2,-4(fp)
 4041b90:	10000616 	blt	r2,zero,4041bac <close+0x34>
 4041b94:	e0bfff17 	ldw	r2,-4(fp)
 4041b98:	10c00324 	muli	r3,r2,12
 4041b9c:	00800034 	movhi	r2,0
 4041ba0:	10843f04 	addi	r2,r2,4348
 4041ba4:	1885883a 	add	r2,r3,r2
 4041ba8:	00000106 	br	4041bb0 <close+0x38>
 4041bac:	0005883a 	mov	r2,zero
 4041bb0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 4041bb4:	e0bffd17 	ldw	r2,-12(fp)
 4041bb8:	10001926 	beq	r2,zero,4041c20 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4041bbc:	e0bffd17 	ldw	r2,-12(fp)
 4041bc0:	10800017 	ldw	r2,0(r2)
 4041bc4:	10800417 	ldw	r2,16(r2)
 4041bc8:	10000626 	beq	r2,zero,4041be4 <close+0x6c>
 4041bcc:	e0bffd17 	ldw	r2,-12(fp)
 4041bd0:	10800017 	ldw	r2,0(r2)
 4041bd4:	10800417 	ldw	r2,16(r2)
 4041bd8:	e13ffd17 	ldw	r4,-12(fp)
 4041bdc:	103ee83a 	callr	r2
 4041be0:	00000106 	br	4041be8 <close+0x70>
 4041be4:	0005883a 	mov	r2,zero
 4041be8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4041bec:	e13fff17 	ldw	r4,-4(fp)
 4041bf0:	40424c40 	call	40424c4 <alt_release_fd>
    if (rval < 0)
 4041bf4:	e0bffe17 	ldw	r2,-8(fp)
 4041bf8:	1000070e 	bge	r2,zero,4041c18 <close+0xa0>
    {
      ALT_ERRNO = -rval;
 4041bfc:	4041b3c0 	call	4041b3c <alt_get_errno>
 4041c00:	1007883a 	mov	r3,r2
 4041c04:	e0bffe17 	ldw	r2,-8(fp)
 4041c08:	0085c83a 	sub	r2,zero,r2
 4041c0c:	18800015 	stw	r2,0(r3)
      return -1;
 4041c10:	00bfffc4 	movi	r2,-1
 4041c14:	00000706 	br	4041c34 <close+0xbc>
    }
    return 0;
 4041c18:	0005883a 	mov	r2,zero
 4041c1c:	00000506 	br	4041c34 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4041c20:	4041b3c0 	call	4041b3c <alt_get_errno>
 4041c24:	1007883a 	mov	r3,r2
 4041c28:	00801444 	movi	r2,81
 4041c2c:	18800015 	stw	r2,0(r3)
    return -1;
 4041c30:	00bfffc4 	movi	r2,-1
  }
}
 4041c34:	e037883a 	mov	sp,fp
 4041c38:	dfc00117 	ldw	ra,4(sp)
 4041c3c:	df000017 	ldw	fp,0(sp)
 4041c40:	dec00204 	addi	sp,sp,8
 4041c44:	f800283a 	ret

04041c48 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 4041c48:	defffe04 	addi	sp,sp,-8
 4041c4c:	df000115 	stw	fp,4(sp)
 4041c50:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4041c54:	e03fff15 	stw	zero,-4(fp)
 4041c58:	00000506 	br	4041c70 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 4041c5c:	e0bfff17 	ldw	r2,-4(fp)
 4041c60:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4041c64:	e0bfff17 	ldw	r2,-4(fp)
 4041c68:	10800804 	addi	r2,r2,32
 4041c6c:	e0bfff15 	stw	r2,-4(fp)
 4041c70:	e0bfff17 	ldw	r2,-4(fp)
 4041c74:	10820030 	cmpltui	r2,r2,2048
 4041c78:	103ff81e 	bne	r2,zero,4041c5c <__flash_rwdata_start+0xffffecec>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4041c7c:	0001883a 	nop
 4041c80:	e037883a 	mov	sp,fp
 4041c84:	df000017 	ldw	fp,0(sp)
 4041c88:	dec00104 	addi	sp,sp,4
 4041c8c:	f800283a 	ret

04041c90 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4041c90:	defffc04 	addi	sp,sp,-16
 4041c94:	df000315 	stw	fp,12(sp)
 4041c98:	df000304 	addi	fp,sp,12
 4041c9c:	e13ffd15 	stw	r4,-12(fp)
 4041ca0:	e17ffe15 	stw	r5,-8(fp)
 4041ca4:	e1bfff15 	stw	r6,-4(fp)
  return len;
 4041ca8:	e0bfff17 	ldw	r2,-4(fp)
}
 4041cac:	e037883a 	mov	sp,fp
 4041cb0:	df000017 	ldw	fp,0(sp)
 4041cb4:	dec00104 	addi	sp,sp,4
 4041cb8:	f800283a 	ret

04041cbc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4041cbc:	defffe04 	addi	sp,sp,-8
 4041cc0:	dfc00115 	stw	ra,4(sp)
 4041cc4:	df000015 	stw	fp,0(sp)
 4041cc8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4041ccc:	d0a00617 	ldw	r2,-32744(gp)
 4041cd0:	10000326 	beq	r2,zero,4041ce0 <alt_get_errno+0x24>
 4041cd4:	d0a00617 	ldw	r2,-32744(gp)
 4041cd8:	103ee83a 	callr	r2
 4041cdc:	00000106 	br	4041ce4 <alt_get_errno+0x28>
 4041ce0:	d0a01e04 	addi	r2,gp,-32648
}
 4041ce4:	e037883a 	mov	sp,fp
 4041ce8:	dfc00117 	ldw	ra,4(sp)
 4041cec:	df000017 	ldw	fp,0(sp)
 4041cf0:	dec00204 	addi	sp,sp,8
 4041cf4:	f800283a 	ret

04041cf8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4041cf8:	defffa04 	addi	sp,sp,-24
 4041cfc:	dfc00515 	stw	ra,20(sp)
 4041d00:	df000415 	stw	fp,16(sp)
 4041d04:	df000404 	addi	fp,sp,16
 4041d08:	e13ffe15 	stw	r4,-8(fp)
 4041d0c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4041d10:	e0bffe17 	ldw	r2,-8(fp)
 4041d14:	10000326 	beq	r2,zero,4041d24 <alt_dev_llist_insert+0x2c>
 4041d18:	e0bffe17 	ldw	r2,-8(fp)
 4041d1c:	10800217 	ldw	r2,8(r2)
 4041d20:	1000061e 	bne	r2,zero,4041d3c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4041d24:	4041cbc0 	call	4041cbc <alt_get_errno>
 4041d28:	1007883a 	mov	r3,r2
 4041d2c:	00800584 	movi	r2,22
 4041d30:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4041d34:	00bffa84 	movi	r2,-22
 4041d38:	00001306 	br	4041d88 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4041d3c:	e0bffe17 	ldw	r2,-8(fp)
 4041d40:	e0ffff17 	ldw	r3,-4(fp)
 4041d44:	e0fffc15 	stw	r3,-16(fp)
 4041d48:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4041d4c:	e0bffd17 	ldw	r2,-12(fp)
 4041d50:	e0fffc17 	ldw	r3,-16(fp)
 4041d54:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4041d58:	e0bffc17 	ldw	r2,-16(fp)
 4041d5c:	10c00017 	ldw	r3,0(r2)
 4041d60:	e0bffd17 	ldw	r2,-12(fp)
 4041d64:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4041d68:	e0bffc17 	ldw	r2,-16(fp)
 4041d6c:	10800017 	ldw	r2,0(r2)
 4041d70:	e0fffd17 	ldw	r3,-12(fp)
 4041d74:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4041d78:	e0bffc17 	ldw	r2,-16(fp)
 4041d7c:	e0fffd17 	ldw	r3,-12(fp)
 4041d80:	10c00015 	stw	r3,0(r2)

  return 0;  
 4041d84:	0005883a 	mov	r2,zero
}
 4041d88:	e037883a 	mov	sp,fp
 4041d8c:	dfc00117 	ldw	ra,4(sp)
 4041d90:	df000017 	ldw	fp,0(sp)
 4041d94:	dec00204 	addi	sp,sp,8
 4041d98:	f800283a 	ret

04041d9c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4041d9c:	defffd04 	addi	sp,sp,-12
 4041da0:	dfc00215 	stw	ra,8(sp)
 4041da4:	df000115 	stw	fp,4(sp)
 4041da8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4041dac:	00810134 	movhi	r2,1028
 4041db0:	108bcc04 	addi	r2,r2,12080
 4041db4:	e0bfff15 	stw	r2,-4(fp)
 4041db8:	00000606 	br	4041dd4 <_do_ctors+0x38>
        (*ctor) (); 
 4041dbc:	e0bfff17 	ldw	r2,-4(fp)
 4041dc0:	10800017 	ldw	r2,0(r2)
 4041dc4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4041dc8:	e0bfff17 	ldw	r2,-4(fp)
 4041dcc:	10bfff04 	addi	r2,r2,-4
 4041dd0:	e0bfff15 	stw	r2,-4(fp)
 4041dd4:	e0ffff17 	ldw	r3,-4(fp)
 4041dd8:	00810134 	movhi	r2,1028
 4041ddc:	108bcd04 	addi	r2,r2,12084
 4041de0:	18bff62e 	bgeu	r3,r2,4041dbc <__flash_rwdata_start+0xffffee4c>
        (*ctor) (); 
}
 4041de4:	0001883a 	nop
 4041de8:	e037883a 	mov	sp,fp
 4041dec:	dfc00117 	ldw	ra,4(sp)
 4041df0:	df000017 	ldw	fp,0(sp)
 4041df4:	dec00204 	addi	sp,sp,8
 4041df8:	f800283a 	ret

04041dfc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4041dfc:	defffd04 	addi	sp,sp,-12
 4041e00:	dfc00215 	stw	ra,8(sp)
 4041e04:	df000115 	stw	fp,4(sp)
 4041e08:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4041e0c:	00810134 	movhi	r2,1028
 4041e10:	108bcc04 	addi	r2,r2,12080
 4041e14:	e0bfff15 	stw	r2,-4(fp)
 4041e18:	00000606 	br	4041e34 <_do_dtors+0x38>
        (*dtor) (); 
 4041e1c:	e0bfff17 	ldw	r2,-4(fp)
 4041e20:	10800017 	ldw	r2,0(r2)
 4041e24:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4041e28:	e0bfff17 	ldw	r2,-4(fp)
 4041e2c:	10bfff04 	addi	r2,r2,-4
 4041e30:	e0bfff15 	stw	r2,-4(fp)
 4041e34:	e0ffff17 	ldw	r3,-4(fp)
 4041e38:	00810134 	movhi	r2,1028
 4041e3c:	108bcd04 	addi	r2,r2,12084
 4041e40:	18bff62e 	bgeu	r3,r2,4041e1c <__flash_rwdata_start+0xffffeeac>
        (*dtor) (); 
}
 4041e44:	0001883a 	nop
 4041e48:	e037883a 	mov	sp,fp
 4041e4c:	dfc00117 	ldw	ra,4(sp)
 4041e50:	df000017 	ldw	fp,0(sp)
 4041e54:	dec00204 	addi	sp,sp,8
 4041e58:	f800283a 	ret

04041e5c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4041e5c:	defffe04 	addi	sp,sp,-8
 4041e60:	dfc00115 	stw	ra,4(sp)
 4041e64:	df000015 	stw	fp,0(sp)
 4041e68:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 4041e6c:	01440004 	movi	r5,4096
 4041e70:	0009883a 	mov	r4,zero
 4041e74:	404292c0 	call	404292c <alt_icache_flush>
#endif
}
 4041e78:	0001883a 	nop
 4041e7c:	e037883a 	mov	sp,fp
 4041e80:	dfc00117 	ldw	ra,4(sp)
 4041e84:	df000017 	ldw	fp,0(sp)
 4041e88:	dec00204 	addi	sp,sp,8
 4041e8c:	f800283a 	ret

04041e90 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4041e90:	defff904 	addi	sp,sp,-28
 4041e94:	dfc00615 	stw	ra,24(sp)
 4041e98:	df000515 	stw	fp,20(sp)
 4041e9c:	df000504 	addi	fp,sp,20
 4041ea0:	e13ffc15 	stw	r4,-16(fp)
 4041ea4:	e17ffd15 	stw	r5,-12(fp)
 4041ea8:	e1bffe15 	stw	r6,-8(fp)
 4041eac:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4041eb0:	e0800217 	ldw	r2,8(fp)
 4041eb4:	d8800015 	stw	r2,0(sp)
 4041eb8:	e1ffff17 	ldw	r7,-4(fp)
 4041ebc:	e1bffe17 	ldw	r6,-8(fp)
 4041ec0:	e17ffd17 	ldw	r5,-12(fp)
 4041ec4:	e13ffc17 	ldw	r4,-16(fp)
 4041ec8:	40420400 	call	4042040 <alt_iic_isr_register>
}  
 4041ecc:	e037883a 	mov	sp,fp
 4041ed0:	dfc00117 	ldw	ra,4(sp)
 4041ed4:	df000017 	ldw	fp,0(sp)
 4041ed8:	dec00204 	addi	sp,sp,8
 4041edc:	f800283a 	ret

04041ee0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4041ee0:	defff904 	addi	sp,sp,-28
 4041ee4:	df000615 	stw	fp,24(sp)
 4041ee8:	df000604 	addi	fp,sp,24
 4041eec:	e13ffe15 	stw	r4,-8(fp)
 4041ef0:	e17fff15 	stw	r5,-4(fp)
 4041ef4:	e0bfff17 	ldw	r2,-4(fp)
 4041ef8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4041efc:	0005303a 	rdctl	r2,status
 4041f00:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041f04:	e0fffb17 	ldw	r3,-20(fp)
 4041f08:	00bfff84 	movi	r2,-2
 4041f0c:	1884703a 	and	r2,r3,r2
 4041f10:	1001703a 	wrctl	status,r2
  
  return context;
 4041f14:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4041f18:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4041f1c:	00c00044 	movi	r3,1
 4041f20:	e0bffa17 	ldw	r2,-24(fp)
 4041f24:	1884983a 	sll	r2,r3,r2
 4041f28:	1007883a 	mov	r3,r2
 4041f2c:	d0a01a17 	ldw	r2,-32664(gp)
 4041f30:	1884b03a 	or	r2,r3,r2
 4041f34:	d0a01a15 	stw	r2,-32664(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4041f38:	d0a01a17 	ldw	r2,-32664(gp)
 4041f3c:	100170fa 	wrctl	ienable,r2
 4041f40:	e0bffc17 	ldw	r2,-16(fp)
 4041f44:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4041f48:	e0bffd17 	ldw	r2,-12(fp)
 4041f4c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4041f50:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4041f54:	0001883a 	nop
}
 4041f58:	e037883a 	mov	sp,fp
 4041f5c:	df000017 	ldw	fp,0(sp)
 4041f60:	dec00104 	addi	sp,sp,4
 4041f64:	f800283a 	ret

04041f68 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4041f68:	defff904 	addi	sp,sp,-28
 4041f6c:	df000615 	stw	fp,24(sp)
 4041f70:	df000604 	addi	fp,sp,24
 4041f74:	e13ffe15 	stw	r4,-8(fp)
 4041f78:	e17fff15 	stw	r5,-4(fp)
 4041f7c:	e0bfff17 	ldw	r2,-4(fp)
 4041f80:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4041f84:	0005303a 	rdctl	r2,status
 4041f88:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4041f8c:	e0fffb17 	ldw	r3,-20(fp)
 4041f90:	00bfff84 	movi	r2,-2
 4041f94:	1884703a 	and	r2,r3,r2
 4041f98:	1001703a 	wrctl	status,r2
  
  return context;
 4041f9c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4041fa0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4041fa4:	00c00044 	movi	r3,1
 4041fa8:	e0bffa17 	ldw	r2,-24(fp)
 4041fac:	1884983a 	sll	r2,r3,r2
 4041fb0:	0084303a 	nor	r2,zero,r2
 4041fb4:	1007883a 	mov	r3,r2
 4041fb8:	d0a01a17 	ldw	r2,-32664(gp)
 4041fbc:	1884703a 	and	r2,r3,r2
 4041fc0:	d0a01a15 	stw	r2,-32664(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4041fc4:	d0a01a17 	ldw	r2,-32664(gp)
 4041fc8:	100170fa 	wrctl	ienable,r2
 4041fcc:	e0bffc17 	ldw	r2,-16(fp)
 4041fd0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4041fd4:	e0bffd17 	ldw	r2,-12(fp)
 4041fd8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4041fdc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 4041fe0:	0001883a 	nop
}
 4041fe4:	e037883a 	mov	sp,fp
 4041fe8:	df000017 	ldw	fp,0(sp)
 4041fec:	dec00104 	addi	sp,sp,4
 4041ff0:	f800283a 	ret

04041ff4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4041ff4:	defffc04 	addi	sp,sp,-16
 4041ff8:	df000315 	stw	fp,12(sp)
 4041ffc:	df000304 	addi	fp,sp,12
 4042000:	e13ffe15 	stw	r4,-8(fp)
 4042004:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 4042008:	000530fa 	rdctl	r2,ienable
 404200c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 4042010:	00c00044 	movi	r3,1
 4042014:	e0bfff17 	ldw	r2,-4(fp)
 4042018:	1884983a 	sll	r2,r3,r2
 404201c:	1007883a 	mov	r3,r2
 4042020:	e0bffd17 	ldw	r2,-12(fp)
 4042024:	1884703a 	and	r2,r3,r2
 4042028:	1004c03a 	cmpne	r2,r2,zero
 404202c:	10803fcc 	andi	r2,r2,255
}
 4042030:	e037883a 	mov	sp,fp
 4042034:	df000017 	ldw	fp,0(sp)
 4042038:	dec00104 	addi	sp,sp,4
 404203c:	f800283a 	ret

04042040 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4042040:	defff504 	addi	sp,sp,-44
 4042044:	dfc00a15 	stw	ra,40(sp)
 4042048:	df000915 	stw	fp,36(sp)
 404204c:	df000904 	addi	fp,sp,36
 4042050:	e13ffc15 	stw	r4,-16(fp)
 4042054:	e17ffd15 	stw	r5,-12(fp)
 4042058:	e1bffe15 	stw	r6,-8(fp)
 404205c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4042060:	00bffa84 	movi	r2,-22
 4042064:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4042068:	e0bffd17 	ldw	r2,-12(fp)
 404206c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4042070:	e0bff817 	ldw	r2,-32(fp)
 4042074:	10800808 	cmpgei	r2,r2,32
 4042078:	1000271e 	bne	r2,zero,4042118 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 404207c:	0005303a 	rdctl	r2,status
 4042080:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4042084:	e0fffb17 	ldw	r3,-20(fp)
 4042088:	00bfff84 	movi	r2,-2
 404208c:	1884703a 	and	r2,r3,r2
 4042090:	1001703a 	wrctl	status,r2
  
  return context;
 4042094:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4042098:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 404209c:	00800034 	movhi	r2,0
 40420a0:	1085c704 	addi	r2,r2,5916
 40420a4:	e0fff817 	ldw	r3,-32(fp)
 40420a8:	180690fa 	slli	r3,r3,3
 40420ac:	10c5883a 	add	r2,r2,r3
 40420b0:	e0fffe17 	ldw	r3,-8(fp)
 40420b4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 40420b8:	00800034 	movhi	r2,0
 40420bc:	1085c704 	addi	r2,r2,5916
 40420c0:	e0fff817 	ldw	r3,-32(fp)
 40420c4:	180690fa 	slli	r3,r3,3
 40420c8:	10c5883a 	add	r2,r2,r3
 40420cc:	10800104 	addi	r2,r2,4
 40420d0:	e0ffff17 	ldw	r3,-4(fp)
 40420d4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40420d8:	e0bffe17 	ldw	r2,-8(fp)
 40420dc:	10000526 	beq	r2,zero,40420f4 <alt_iic_isr_register+0xb4>
 40420e0:	e0bff817 	ldw	r2,-32(fp)
 40420e4:	100b883a 	mov	r5,r2
 40420e8:	e13ffc17 	ldw	r4,-16(fp)
 40420ec:	4041ee00 	call	4041ee0 <alt_ic_irq_enable>
 40420f0:	00000406 	br	4042104 <alt_iic_isr_register+0xc4>
 40420f4:	e0bff817 	ldw	r2,-32(fp)
 40420f8:	100b883a 	mov	r5,r2
 40420fc:	e13ffc17 	ldw	r4,-16(fp)
 4042100:	4041f680 	call	4041f68 <alt_ic_irq_disable>
 4042104:	e0bff715 	stw	r2,-36(fp)
 4042108:	e0bffa17 	ldw	r2,-24(fp)
 404210c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4042110:	e0bff917 	ldw	r2,-28(fp)
 4042114:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 4042118:	e0bff717 	ldw	r2,-36(fp)
}
 404211c:	e037883a 	mov	sp,fp
 4042120:	dfc00117 	ldw	ra,4(sp)
 4042124:	df000017 	ldw	fp,0(sp)
 4042128:	dec00204 	addi	sp,sp,8
 404212c:	f800283a 	ret

04042130 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4042130:	defff904 	addi	sp,sp,-28
 4042134:	dfc00615 	stw	ra,24(sp)
 4042138:	df000515 	stw	fp,20(sp)
 404213c:	df000504 	addi	fp,sp,20
 4042140:	e13ffc15 	stw	r4,-16(fp)
 4042144:	e17ffd15 	stw	r5,-12(fp)
 4042148:	e1bffe15 	stw	r6,-8(fp)
 404214c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 4042150:	e1bfff17 	ldw	r6,-4(fp)
 4042154:	e17ffe17 	ldw	r5,-8(fp)
 4042158:	e13ffd17 	ldw	r4,-12(fp)
 404215c:	40423700 	call	4042370 <open>
 4042160:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 4042164:	e0bffb17 	ldw	r2,-20(fp)
 4042168:	10001c16 	blt	r2,zero,40421dc <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 404216c:	00800034 	movhi	r2,0
 4042170:	10843f04 	addi	r2,r2,4348
 4042174:	e0fffb17 	ldw	r3,-20(fp)
 4042178:	18c00324 	muli	r3,r3,12
 404217c:	10c5883a 	add	r2,r2,r3
 4042180:	10c00017 	ldw	r3,0(r2)
 4042184:	e0bffc17 	ldw	r2,-16(fp)
 4042188:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 404218c:	00800034 	movhi	r2,0
 4042190:	10843f04 	addi	r2,r2,4348
 4042194:	e0fffb17 	ldw	r3,-20(fp)
 4042198:	18c00324 	muli	r3,r3,12
 404219c:	10c5883a 	add	r2,r2,r3
 40421a0:	10800104 	addi	r2,r2,4
 40421a4:	10c00017 	ldw	r3,0(r2)
 40421a8:	e0bffc17 	ldw	r2,-16(fp)
 40421ac:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 40421b0:	00800034 	movhi	r2,0
 40421b4:	10843f04 	addi	r2,r2,4348
 40421b8:	e0fffb17 	ldw	r3,-20(fp)
 40421bc:	18c00324 	muli	r3,r3,12
 40421c0:	10c5883a 	add	r2,r2,r3
 40421c4:	10800204 	addi	r2,r2,8
 40421c8:	10c00017 	ldw	r3,0(r2)
 40421cc:	e0bffc17 	ldw	r2,-16(fp)
 40421d0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40421d4:	e13ffb17 	ldw	r4,-20(fp)
 40421d8:	40424c40 	call	40424c4 <alt_release_fd>
  }
} 
 40421dc:	0001883a 	nop
 40421e0:	e037883a 	mov	sp,fp
 40421e4:	dfc00117 	ldw	ra,4(sp)
 40421e8:	df000017 	ldw	fp,0(sp)
 40421ec:	dec00204 	addi	sp,sp,8
 40421f0:	f800283a 	ret

040421f4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40421f4:	defffb04 	addi	sp,sp,-20
 40421f8:	dfc00415 	stw	ra,16(sp)
 40421fc:	df000315 	stw	fp,12(sp)
 4042200:	df000304 	addi	fp,sp,12
 4042204:	e13ffd15 	stw	r4,-12(fp)
 4042208:	e17ffe15 	stw	r5,-8(fp)
 404220c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4042210:	01c07fc4 	movi	r7,511
 4042214:	01800044 	movi	r6,1
 4042218:	e17ffd17 	ldw	r5,-12(fp)
 404221c:	01000034 	movhi	r4,0
 4042220:	21044204 	addi	r4,r4,4360
 4042224:	40421300 	call	4042130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4042228:	01c07fc4 	movi	r7,511
 404222c:	000d883a 	mov	r6,zero
 4042230:	e17ffe17 	ldw	r5,-8(fp)
 4042234:	01000034 	movhi	r4,0
 4042238:	21043f04 	addi	r4,r4,4348
 404223c:	40421300 	call	4042130 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4042240:	01c07fc4 	movi	r7,511
 4042244:	01800044 	movi	r6,1
 4042248:	e17fff17 	ldw	r5,-4(fp)
 404224c:	01000034 	movhi	r4,0
 4042250:	21044504 	addi	r4,r4,4372
 4042254:	40421300 	call	4042130 <alt_open_fd>
}  
 4042258:	0001883a 	nop
 404225c:	e037883a 	mov	sp,fp
 4042260:	dfc00117 	ldw	ra,4(sp)
 4042264:	df000017 	ldw	fp,0(sp)
 4042268:	dec00204 	addi	sp,sp,8
 404226c:	f800283a 	ret

04042270 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4042270:	defffe04 	addi	sp,sp,-8
 4042274:	dfc00115 	stw	ra,4(sp)
 4042278:	df000015 	stw	fp,0(sp)
 404227c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4042280:	d0a00617 	ldw	r2,-32744(gp)
 4042284:	10000326 	beq	r2,zero,4042294 <alt_get_errno+0x24>
 4042288:	d0a00617 	ldw	r2,-32744(gp)
 404228c:	103ee83a 	callr	r2
 4042290:	00000106 	br	4042298 <alt_get_errno+0x28>
 4042294:	d0a01e04 	addi	r2,gp,-32648
}
 4042298:	e037883a 	mov	sp,fp
 404229c:	dfc00117 	ldw	ra,4(sp)
 40422a0:	df000017 	ldw	fp,0(sp)
 40422a4:	dec00204 	addi	sp,sp,8
 40422a8:	f800283a 	ret

040422ac <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 40422ac:	defffd04 	addi	sp,sp,-12
 40422b0:	df000215 	stw	fp,8(sp)
 40422b4:	df000204 	addi	fp,sp,8
 40422b8:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40422bc:	e0bfff17 	ldw	r2,-4(fp)
 40422c0:	10800217 	ldw	r2,8(r2)
 40422c4:	10d00034 	orhi	r3,r2,16384
 40422c8:	e0bfff17 	ldw	r2,-4(fp)
 40422cc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40422d0:	e03ffe15 	stw	zero,-8(fp)
 40422d4:	00001d06 	br	404234c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40422d8:	00800034 	movhi	r2,0
 40422dc:	10843f04 	addi	r2,r2,4348
 40422e0:	e0fffe17 	ldw	r3,-8(fp)
 40422e4:	18c00324 	muli	r3,r3,12
 40422e8:	10c5883a 	add	r2,r2,r3
 40422ec:	10c00017 	ldw	r3,0(r2)
 40422f0:	e0bfff17 	ldw	r2,-4(fp)
 40422f4:	10800017 	ldw	r2,0(r2)
 40422f8:	1880111e 	bne	r3,r2,4042340 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 40422fc:	00800034 	movhi	r2,0
 4042300:	10843f04 	addi	r2,r2,4348
 4042304:	e0fffe17 	ldw	r3,-8(fp)
 4042308:	18c00324 	muli	r3,r3,12
 404230c:	10c5883a 	add	r2,r2,r3
 4042310:	10800204 	addi	r2,r2,8
 4042314:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4042318:	1000090e 	bge	r2,zero,4042340 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 404231c:	e0bffe17 	ldw	r2,-8(fp)
 4042320:	10c00324 	muli	r3,r2,12
 4042324:	00800034 	movhi	r2,0
 4042328:	10843f04 	addi	r2,r2,4348
 404232c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4042330:	e0bfff17 	ldw	r2,-4(fp)
 4042334:	18800226 	beq	r3,r2,4042340 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4042338:	00bffcc4 	movi	r2,-13
 404233c:	00000806 	br	4042360 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4042340:	e0bffe17 	ldw	r2,-8(fp)
 4042344:	10800044 	addi	r2,r2,1
 4042348:	e0bffe15 	stw	r2,-8(fp)
 404234c:	d0a00517 	ldw	r2,-32748(gp)
 4042350:	1007883a 	mov	r3,r2
 4042354:	e0bffe17 	ldw	r2,-8(fp)
 4042358:	18bfdf2e 	bgeu	r3,r2,40422d8 <__flash_rwdata_start+0xfffff368>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 404235c:	0005883a 	mov	r2,zero
}
 4042360:	e037883a 	mov	sp,fp
 4042364:	df000017 	ldw	fp,0(sp)
 4042368:	dec00104 	addi	sp,sp,4
 404236c:	f800283a 	ret

04042370 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4042370:	defff604 	addi	sp,sp,-40
 4042374:	dfc00915 	stw	ra,36(sp)
 4042378:	df000815 	stw	fp,32(sp)
 404237c:	df000804 	addi	fp,sp,32
 4042380:	e13ffd15 	stw	r4,-12(fp)
 4042384:	e17ffe15 	stw	r5,-8(fp)
 4042388:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 404238c:	00bfffc4 	movi	r2,-1
 4042390:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4042394:	00bffb44 	movi	r2,-19
 4042398:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 404239c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 40423a0:	d1600304 	addi	r5,gp,-32756
 40423a4:	e13ffd17 	ldw	r4,-12(fp)
 40423a8:	40426f00 	call	40426f0 <alt_find_dev>
 40423ac:	e0bff815 	stw	r2,-32(fp)
 40423b0:	e0bff817 	ldw	r2,-32(fp)
 40423b4:	1000051e 	bne	r2,zero,40423cc <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 40423b8:	e13ffd17 	ldw	r4,-12(fp)
 40423bc:	40427800 	call	4042780 <alt_find_file>
 40423c0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 40423c4:	00800044 	movi	r2,1
 40423c8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40423cc:	e0bff817 	ldw	r2,-32(fp)
 40423d0:	10002926 	beq	r2,zero,4042478 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 40423d4:	e13ff817 	ldw	r4,-32(fp)
 40423d8:	40428880 	call	4042888 <alt_get_fd>
 40423dc:	e0bff915 	stw	r2,-28(fp)
 40423e0:	e0bff917 	ldw	r2,-28(fp)
 40423e4:	1000030e 	bge	r2,zero,40423f4 <open+0x84>
    {
      status = index;
 40423e8:	e0bff917 	ldw	r2,-28(fp)
 40423ec:	e0bffa15 	stw	r2,-24(fp)
 40423f0:	00002306 	br	4042480 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 40423f4:	e0bff917 	ldw	r2,-28(fp)
 40423f8:	10c00324 	muli	r3,r2,12
 40423fc:	00800034 	movhi	r2,0
 4042400:	10843f04 	addi	r2,r2,4348
 4042404:	1885883a 	add	r2,r3,r2
 4042408:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 404240c:	e0fffe17 	ldw	r3,-8(fp)
 4042410:	00900034 	movhi	r2,16384
 4042414:	10bfffc4 	addi	r2,r2,-1
 4042418:	1886703a 	and	r3,r3,r2
 404241c:	e0bffc17 	ldw	r2,-16(fp)
 4042420:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4042424:	e0bffb17 	ldw	r2,-20(fp)
 4042428:	1000051e 	bne	r2,zero,4042440 <open+0xd0>
 404242c:	e13ffc17 	ldw	r4,-16(fp)
 4042430:	40422ac0 	call	40422ac <alt_file_locked>
 4042434:	e0bffa15 	stw	r2,-24(fp)
 4042438:	e0bffa17 	ldw	r2,-24(fp)
 404243c:	10001016 	blt	r2,zero,4042480 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4042440:	e0bff817 	ldw	r2,-32(fp)
 4042444:	10800317 	ldw	r2,12(r2)
 4042448:	10000826 	beq	r2,zero,404246c <open+0xfc>
 404244c:	e0bff817 	ldw	r2,-32(fp)
 4042450:	10800317 	ldw	r2,12(r2)
 4042454:	e1ffff17 	ldw	r7,-4(fp)
 4042458:	e1bffe17 	ldw	r6,-8(fp)
 404245c:	e17ffd17 	ldw	r5,-12(fp)
 4042460:	e13ffc17 	ldw	r4,-16(fp)
 4042464:	103ee83a 	callr	r2
 4042468:	00000106 	br	4042470 <open+0x100>
 404246c:	0005883a 	mov	r2,zero
 4042470:	e0bffa15 	stw	r2,-24(fp)
 4042474:	00000206 	br	4042480 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4042478:	00bffb44 	movi	r2,-19
 404247c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4042480:	e0bffa17 	ldw	r2,-24(fp)
 4042484:	1000090e 	bge	r2,zero,40424ac <open+0x13c>
  {
    alt_release_fd (index);  
 4042488:	e13ff917 	ldw	r4,-28(fp)
 404248c:	40424c40 	call	40424c4 <alt_release_fd>
    ALT_ERRNO = -status;
 4042490:	40422700 	call	4042270 <alt_get_errno>
 4042494:	1007883a 	mov	r3,r2
 4042498:	e0bffa17 	ldw	r2,-24(fp)
 404249c:	0085c83a 	sub	r2,zero,r2
 40424a0:	18800015 	stw	r2,0(r3)
    return -1;
 40424a4:	00bfffc4 	movi	r2,-1
 40424a8:	00000106 	br	40424b0 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 40424ac:	e0bff917 	ldw	r2,-28(fp)
}
 40424b0:	e037883a 	mov	sp,fp
 40424b4:	dfc00117 	ldw	ra,4(sp)
 40424b8:	df000017 	ldw	fp,0(sp)
 40424bc:	dec00204 	addi	sp,sp,8
 40424c0:	f800283a 	ret

040424c4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 40424c4:	defffe04 	addi	sp,sp,-8
 40424c8:	df000115 	stw	fp,4(sp)
 40424cc:	df000104 	addi	fp,sp,4
 40424d0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 40424d4:	e0bfff17 	ldw	r2,-4(fp)
 40424d8:	108000d0 	cmplti	r2,r2,3
 40424dc:	10000d1e 	bne	r2,zero,4042514 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 40424e0:	00800034 	movhi	r2,0
 40424e4:	10843f04 	addi	r2,r2,4348
 40424e8:	e0ffff17 	ldw	r3,-4(fp)
 40424ec:	18c00324 	muli	r3,r3,12
 40424f0:	10c5883a 	add	r2,r2,r3
 40424f4:	10800204 	addi	r2,r2,8
 40424f8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 40424fc:	00800034 	movhi	r2,0
 4042500:	10843f04 	addi	r2,r2,4348
 4042504:	e0ffff17 	ldw	r3,-4(fp)
 4042508:	18c00324 	muli	r3,r3,12
 404250c:	10c5883a 	add	r2,r2,r3
 4042510:	10000015 	stw	zero,0(r2)
  }
}
 4042514:	0001883a 	nop
 4042518:	e037883a 	mov	sp,fp
 404251c:	df000017 	ldw	fp,0(sp)
 4042520:	dec00104 	addi	sp,sp,4
 4042524:	f800283a 	ret

04042528 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4042528:	defffa04 	addi	sp,sp,-24
 404252c:	df000515 	stw	fp,20(sp)
 4042530:	df000504 	addi	fp,sp,20
 4042534:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4042538:	0005303a 	rdctl	r2,status
 404253c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4042540:	e0fffc17 	ldw	r3,-16(fp)
 4042544:	00bfff84 	movi	r2,-2
 4042548:	1884703a 	and	r2,r3,r2
 404254c:	1001703a 	wrctl	status,r2
  
  return context;
 4042550:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4042554:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4042558:	e0bfff17 	ldw	r2,-4(fp)
 404255c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4042560:	e0bffd17 	ldw	r2,-12(fp)
 4042564:	10800017 	ldw	r2,0(r2)
 4042568:	e0fffd17 	ldw	r3,-12(fp)
 404256c:	18c00117 	ldw	r3,4(r3)
 4042570:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4042574:	e0bffd17 	ldw	r2,-12(fp)
 4042578:	10800117 	ldw	r2,4(r2)
 404257c:	e0fffd17 	ldw	r3,-12(fp)
 4042580:	18c00017 	ldw	r3,0(r3)
 4042584:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4042588:	e0bffd17 	ldw	r2,-12(fp)
 404258c:	e0fffd17 	ldw	r3,-12(fp)
 4042590:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4042594:	e0bffd17 	ldw	r2,-12(fp)
 4042598:	e0fffd17 	ldw	r3,-12(fp)
 404259c:	10c00015 	stw	r3,0(r2)
 40425a0:	e0bffb17 	ldw	r2,-20(fp)
 40425a4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40425a8:	e0bffe17 	ldw	r2,-8(fp)
 40425ac:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 40425b0:	0001883a 	nop
 40425b4:	e037883a 	mov	sp,fp
 40425b8:	df000017 	ldw	fp,0(sp)
 40425bc:	dec00104 	addi	sp,sp,4
 40425c0:	f800283a 	ret

040425c4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 40425c4:	defffb04 	addi	sp,sp,-20
 40425c8:	dfc00415 	stw	ra,16(sp)
 40425cc:	df000315 	stw	fp,12(sp)
 40425d0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 40425d4:	d0a00817 	ldw	r2,-32736(gp)
 40425d8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 40425dc:	d0a01c17 	ldw	r2,-32656(gp)
 40425e0:	10800044 	addi	r2,r2,1
 40425e4:	d0a01c15 	stw	r2,-32656(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40425e8:	00002e06 	br	40426a4 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 40425ec:	e0bffd17 	ldw	r2,-12(fp)
 40425f0:	10800017 	ldw	r2,0(r2)
 40425f4:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 40425f8:	e0bffd17 	ldw	r2,-12(fp)
 40425fc:	10800403 	ldbu	r2,16(r2)
 4042600:	10803fcc 	andi	r2,r2,255
 4042604:	10000426 	beq	r2,zero,4042618 <alt_tick+0x54>
 4042608:	d0a01c17 	ldw	r2,-32656(gp)
 404260c:	1000021e 	bne	r2,zero,4042618 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4042610:	e0bffd17 	ldw	r2,-12(fp)
 4042614:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4042618:	e0bffd17 	ldw	r2,-12(fp)
 404261c:	10800217 	ldw	r2,8(r2)
 4042620:	d0e01c17 	ldw	r3,-32656(gp)
 4042624:	18801d36 	bltu	r3,r2,404269c <alt_tick+0xd8>
 4042628:	e0bffd17 	ldw	r2,-12(fp)
 404262c:	10800403 	ldbu	r2,16(r2)
 4042630:	10803fcc 	andi	r2,r2,255
 4042634:	1000191e 	bne	r2,zero,404269c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4042638:	e0bffd17 	ldw	r2,-12(fp)
 404263c:	10800317 	ldw	r2,12(r2)
 4042640:	e0fffd17 	ldw	r3,-12(fp)
 4042644:	18c00517 	ldw	r3,20(r3)
 4042648:	1809883a 	mov	r4,r3
 404264c:	103ee83a 	callr	r2
 4042650:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4042654:	e0bfff17 	ldw	r2,-4(fp)
 4042658:	1000031e 	bne	r2,zero,4042668 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 404265c:	e13ffd17 	ldw	r4,-12(fp)
 4042660:	40425280 	call	4042528 <alt_alarm_stop>
 4042664:	00000d06 	br	404269c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4042668:	e0bffd17 	ldw	r2,-12(fp)
 404266c:	10c00217 	ldw	r3,8(r2)
 4042670:	e0bfff17 	ldw	r2,-4(fp)
 4042674:	1887883a 	add	r3,r3,r2
 4042678:	e0bffd17 	ldw	r2,-12(fp)
 404267c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4042680:	e0bffd17 	ldw	r2,-12(fp)
 4042684:	10c00217 	ldw	r3,8(r2)
 4042688:	d0a01c17 	ldw	r2,-32656(gp)
 404268c:	1880032e 	bgeu	r3,r2,404269c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4042690:	e0bffd17 	ldw	r2,-12(fp)
 4042694:	00c00044 	movi	r3,1
 4042698:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 404269c:	e0bffe17 	ldw	r2,-8(fp)
 40426a0:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40426a4:	e0fffd17 	ldw	r3,-12(fp)
 40426a8:	d0a00804 	addi	r2,gp,-32736
 40426ac:	18bfcf1e 	bne	r3,r2,40425ec <__flash_rwdata_start+0xfffff67c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 40426b0:	0001883a 	nop
}
 40426b4:	0001883a 	nop
 40426b8:	e037883a 	mov	sp,fp
 40426bc:	dfc00117 	ldw	ra,4(sp)
 40426c0:	df000017 	ldw	fp,0(sp)
 40426c4:	dec00204 	addi	sp,sp,8
 40426c8:	f800283a 	ret

040426cc <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 40426cc:	deffff04 	addi	sp,sp,-4
 40426d0:	df000015 	stw	fp,0(sp)
 40426d4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 40426d8:	000170fa 	wrctl	ienable,zero
}
 40426dc:	0001883a 	nop
 40426e0:	e037883a 	mov	sp,fp
 40426e4:	df000017 	ldw	fp,0(sp)
 40426e8:	dec00104 	addi	sp,sp,4
 40426ec:	f800283a 	ret

040426f0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40426f0:	defffa04 	addi	sp,sp,-24
 40426f4:	dfc00515 	stw	ra,20(sp)
 40426f8:	df000415 	stw	fp,16(sp)
 40426fc:	df000404 	addi	fp,sp,16
 4042700:	e13ffe15 	stw	r4,-8(fp)
 4042704:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4042708:	e0bfff17 	ldw	r2,-4(fp)
 404270c:	10800017 	ldw	r2,0(r2)
 4042710:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4042714:	e13ffe17 	ldw	r4,-8(fp)
 4042718:	4040ab40 	call	4040ab4 <strlen>
 404271c:	10800044 	addi	r2,r2,1
 4042720:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4042724:	00000d06 	br	404275c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4042728:	e0bffc17 	ldw	r2,-16(fp)
 404272c:	10800217 	ldw	r2,8(r2)
 4042730:	e0fffd17 	ldw	r3,-12(fp)
 4042734:	180d883a 	mov	r6,r3
 4042738:	e17ffe17 	ldw	r5,-8(fp)
 404273c:	1009883a 	mov	r4,r2
 4042740:	4042aa40 	call	4042aa4 <memcmp>
 4042744:	1000021e 	bne	r2,zero,4042750 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4042748:	e0bffc17 	ldw	r2,-16(fp)
 404274c:	00000706 	br	404276c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4042750:	e0bffc17 	ldw	r2,-16(fp)
 4042754:	10800017 	ldw	r2,0(r2)
 4042758:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 404275c:	e0fffc17 	ldw	r3,-16(fp)
 4042760:	e0bfff17 	ldw	r2,-4(fp)
 4042764:	18bff01e 	bne	r3,r2,4042728 <__flash_rwdata_start+0xfffff7b8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4042768:	0005883a 	mov	r2,zero
}
 404276c:	e037883a 	mov	sp,fp
 4042770:	dfc00117 	ldw	ra,4(sp)
 4042774:	df000017 	ldw	fp,0(sp)
 4042778:	dec00204 	addi	sp,sp,8
 404277c:	f800283a 	ret

04042780 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4042780:	defffb04 	addi	sp,sp,-20
 4042784:	dfc00415 	stw	ra,16(sp)
 4042788:	df000315 	stw	fp,12(sp)
 404278c:	df000304 	addi	fp,sp,12
 4042790:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4042794:	d0a00117 	ldw	r2,-32764(gp)
 4042798:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 404279c:	00003106 	br	4042864 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 40427a0:	e0bffd17 	ldw	r2,-12(fp)
 40427a4:	10800217 	ldw	r2,8(r2)
 40427a8:	1009883a 	mov	r4,r2
 40427ac:	4040ab40 	call	4040ab4 <strlen>
 40427b0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 40427b4:	e0bffd17 	ldw	r2,-12(fp)
 40427b8:	10c00217 	ldw	r3,8(r2)
 40427bc:	e0bffe17 	ldw	r2,-8(fp)
 40427c0:	10bfffc4 	addi	r2,r2,-1
 40427c4:	1885883a 	add	r2,r3,r2
 40427c8:	10800003 	ldbu	r2,0(r2)
 40427cc:	10803fcc 	andi	r2,r2,255
 40427d0:	1080201c 	xori	r2,r2,128
 40427d4:	10bfe004 	addi	r2,r2,-128
 40427d8:	10800bd8 	cmpnei	r2,r2,47
 40427dc:	1000031e 	bne	r2,zero,40427ec <alt_find_file+0x6c>
    {
      len -= 1;
 40427e0:	e0bffe17 	ldw	r2,-8(fp)
 40427e4:	10bfffc4 	addi	r2,r2,-1
 40427e8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40427ec:	e0bffe17 	ldw	r2,-8(fp)
 40427f0:	e0ffff17 	ldw	r3,-4(fp)
 40427f4:	1885883a 	add	r2,r3,r2
 40427f8:	10800003 	ldbu	r2,0(r2)
 40427fc:	10803fcc 	andi	r2,r2,255
 4042800:	1080201c 	xori	r2,r2,128
 4042804:	10bfe004 	addi	r2,r2,-128
 4042808:	10800be0 	cmpeqi	r2,r2,47
 404280c:	1000081e 	bne	r2,zero,4042830 <alt_find_file+0xb0>
 4042810:	e0bffe17 	ldw	r2,-8(fp)
 4042814:	e0ffff17 	ldw	r3,-4(fp)
 4042818:	1885883a 	add	r2,r3,r2
 404281c:	10800003 	ldbu	r2,0(r2)
 4042820:	10803fcc 	andi	r2,r2,255
 4042824:	1080201c 	xori	r2,r2,128
 4042828:	10bfe004 	addi	r2,r2,-128
 404282c:	10000a1e 	bne	r2,zero,4042858 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4042830:	e0bffd17 	ldw	r2,-12(fp)
 4042834:	10800217 	ldw	r2,8(r2)
 4042838:	e0fffe17 	ldw	r3,-8(fp)
 404283c:	180d883a 	mov	r6,r3
 4042840:	e17fff17 	ldw	r5,-4(fp)
 4042844:	1009883a 	mov	r4,r2
 4042848:	4042aa40 	call	4042aa4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 404284c:	1000021e 	bne	r2,zero,4042858 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4042850:	e0bffd17 	ldw	r2,-12(fp)
 4042854:	00000706 	br	4042874 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4042858:	e0bffd17 	ldw	r2,-12(fp)
 404285c:	10800017 	ldw	r2,0(r2)
 4042860:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4042864:	e0fffd17 	ldw	r3,-12(fp)
 4042868:	d0a00104 	addi	r2,gp,-32764
 404286c:	18bfcc1e 	bne	r3,r2,40427a0 <__flash_rwdata_start+0xfffff830>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4042870:	0005883a 	mov	r2,zero
}
 4042874:	e037883a 	mov	sp,fp
 4042878:	dfc00117 	ldw	ra,4(sp)
 404287c:	df000017 	ldw	fp,0(sp)
 4042880:	dec00204 	addi	sp,sp,8
 4042884:	f800283a 	ret

04042888 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4042888:	defffc04 	addi	sp,sp,-16
 404288c:	df000315 	stw	fp,12(sp)
 4042890:	df000304 	addi	fp,sp,12
 4042894:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 4042898:	00bffa04 	movi	r2,-24
 404289c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40428a0:	e03ffd15 	stw	zero,-12(fp)
 40428a4:	00001906 	br	404290c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 40428a8:	00800034 	movhi	r2,0
 40428ac:	10843f04 	addi	r2,r2,4348
 40428b0:	e0fffd17 	ldw	r3,-12(fp)
 40428b4:	18c00324 	muli	r3,r3,12
 40428b8:	10c5883a 	add	r2,r2,r3
 40428bc:	10800017 	ldw	r2,0(r2)
 40428c0:	10000f1e 	bne	r2,zero,4042900 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 40428c4:	00800034 	movhi	r2,0
 40428c8:	10843f04 	addi	r2,r2,4348
 40428cc:	e0fffd17 	ldw	r3,-12(fp)
 40428d0:	18c00324 	muli	r3,r3,12
 40428d4:	10c5883a 	add	r2,r2,r3
 40428d8:	e0ffff17 	ldw	r3,-4(fp)
 40428dc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 40428e0:	d0e00517 	ldw	r3,-32748(gp)
 40428e4:	e0bffd17 	ldw	r2,-12(fp)
 40428e8:	1880020e 	bge	r3,r2,40428f4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 40428ec:	e0bffd17 	ldw	r2,-12(fp)
 40428f0:	d0a00515 	stw	r2,-32748(gp)
      }
      rc = i;
 40428f4:	e0bffd17 	ldw	r2,-12(fp)
 40428f8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 40428fc:	00000606 	br	4042918 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4042900:	e0bffd17 	ldw	r2,-12(fp)
 4042904:	10800044 	addi	r2,r2,1
 4042908:	e0bffd15 	stw	r2,-12(fp)
 404290c:	e0bffd17 	ldw	r2,-12(fp)
 4042910:	10800810 	cmplti	r2,r2,32
 4042914:	103fe41e 	bne	r2,zero,40428a8 <__flash_rwdata_start+0xfffff938>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4042918:	e0bffe17 	ldw	r2,-8(fp)
}
 404291c:	e037883a 	mov	sp,fp
 4042920:	df000017 	ldw	fp,0(sp)
 4042924:	dec00104 	addi	sp,sp,4
 4042928:	f800283a 	ret

0404292c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 404292c:	defffb04 	addi	sp,sp,-20
 4042930:	df000415 	stw	fp,16(sp)
 4042934:	df000404 	addi	fp,sp,16
 4042938:	e13ffe15 	stw	r4,-8(fp)
 404293c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 4042940:	e0bfff17 	ldw	r2,-4(fp)
 4042944:	10840070 	cmpltui	r2,r2,4097
 4042948:	1000021e 	bne	r2,zero,4042954 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 404294c:	00840004 	movi	r2,4096
 4042950:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 4042954:	e0fffe17 	ldw	r3,-8(fp)
 4042958:	e0bfff17 	ldw	r2,-4(fp)
 404295c:	1885883a 	add	r2,r3,r2
 4042960:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4042964:	e0bffe17 	ldw	r2,-8(fp)
 4042968:	e0bffc15 	stw	r2,-16(fp)
 404296c:	00000506 	br	4042984 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 4042970:	e0bffc17 	ldw	r2,-16(fp)
 4042974:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4042978:	e0bffc17 	ldw	r2,-16(fp)
 404297c:	10800804 	addi	r2,r2,32
 4042980:	e0bffc15 	stw	r2,-16(fp)
 4042984:	e0fffc17 	ldw	r3,-16(fp)
 4042988:	e0bffd17 	ldw	r2,-12(fp)
 404298c:	18bff836 	bltu	r3,r2,4042970 <__flash_rwdata_start+0xfffffa00>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 4042990:	e0bffe17 	ldw	r2,-8(fp)
 4042994:	108007cc 	andi	r2,r2,31
 4042998:	10000226 	beq	r2,zero,40429a4 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 404299c:	e0bffc17 	ldw	r2,-16(fp)
 40429a0:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 40429a4:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 40429a8:	0001883a 	nop
 40429ac:	e037883a 	mov	sp,fp
 40429b0:	df000017 	ldw	fp,0(sp)
 40429b4:	dec00104 	addi	sp,sp,4
 40429b8:	f800283a 	ret

040429bc <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 40429bc:	defffe04 	addi	sp,sp,-8
 40429c0:	df000115 	stw	fp,4(sp)
 40429c4:	df000104 	addi	fp,sp,4
 40429c8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 40429cc:	e0bfff17 	ldw	r2,-4(fp)
 40429d0:	10bffe84 	addi	r2,r2,-6
 40429d4:	10c00428 	cmpgeui	r3,r2,16
 40429d8:	18001a1e 	bne	r3,zero,4042a44 <alt_exception_cause_generated_bad_addr+0x88>
 40429dc:	100690ba 	slli	r3,r2,2
 40429e0:	00810134 	movhi	r2,1028
 40429e4:	108a7d04 	addi	r2,r2,10740
 40429e8:	1885883a 	add	r2,r3,r2
 40429ec:	10800017 	ldw	r2,0(r2)
 40429f0:	1000683a 	jmp	r2
 40429f4:	04042a34 	movhi	r16,4264
 40429f8:	04042a34 	movhi	r16,4264
 40429fc:	04042a44 	movi	r16,4265
 4042a00:	04042a44 	movi	r16,4265
 4042a04:	04042a44 	movi	r16,4265
 4042a08:	04042a34 	movhi	r16,4264
 4042a0c:	04042a3c 	xorhi	r16,zero,4264
 4042a10:	04042a44 	movi	r16,4265
 4042a14:	04042a34 	movhi	r16,4264
 4042a18:	04042a34 	movhi	r16,4264
 4042a1c:	04042a44 	movi	r16,4265
 4042a20:	04042a34 	movhi	r16,4264
 4042a24:	04042a3c 	xorhi	r16,zero,4264
 4042a28:	04042a44 	movi	r16,4265
 4042a2c:	04042a44 	movi	r16,4265
 4042a30:	04042a34 	movhi	r16,4264
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4042a34:	00800044 	movi	r2,1
 4042a38:	00000306 	br	4042a48 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4042a3c:	0005883a 	mov	r2,zero
 4042a40:	00000106 	br	4042a48 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 4042a44:	0005883a 	mov	r2,zero
  }
}
 4042a48:	e037883a 	mov	sp,fp
 4042a4c:	df000017 	ldw	fp,0(sp)
 4042a50:	dec00104 	addi	sp,sp,4
 4042a54:	f800283a 	ret

04042a58 <atexit>:
 4042a58:	200b883a 	mov	r5,r4
 4042a5c:	000f883a 	mov	r7,zero
 4042a60:	000d883a 	mov	r6,zero
 4042a64:	0009883a 	mov	r4,zero
 4042a68:	4042c681 	jmpi	4042c68 <__register_exitproc>

04042a6c <exit>:
 4042a6c:	defffe04 	addi	sp,sp,-8
 4042a70:	000b883a 	mov	r5,zero
 4042a74:	dc000015 	stw	r16,0(sp)
 4042a78:	dfc00115 	stw	ra,4(sp)
 4042a7c:	2021883a 	mov	r16,r4
 4042a80:	4042d800 	call	4042d80 <__call_exitprocs>
 4042a84:	00800034 	movhi	r2,0
 4042a88:	1085b204 	addi	r2,r2,5832
 4042a8c:	11000017 	ldw	r4,0(r2)
 4042a90:	20800f17 	ldw	r2,60(r4)
 4042a94:	10000126 	beq	r2,zero,4042a9c <exit+0x30>
 4042a98:	103ee83a 	callr	r2
 4042a9c:	8009883a 	mov	r4,r16
 4042aa0:	4042f000 	call	4042f00 <_exit>

04042aa4 <memcmp>:
 4042aa4:	01c000c4 	movi	r7,3
 4042aa8:	3980192e 	bgeu	r7,r6,4042b10 <memcmp+0x6c>
 4042aac:	2144b03a 	or	r2,r4,r5
 4042ab0:	11c4703a 	and	r2,r2,r7
 4042ab4:	10000f26 	beq	r2,zero,4042af4 <memcmp+0x50>
 4042ab8:	20800003 	ldbu	r2,0(r4)
 4042abc:	28c00003 	ldbu	r3,0(r5)
 4042ac0:	10c0151e 	bne	r2,r3,4042b18 <memcmp+0x74>
 4042ac4:	31bfff84 	addi	r6,r6,-2
 4042ac8:	01ffffc4 	movi	r7,-1
 4042acc:	00000406 	br	4042ae0 <memcmp+0x3c>
 4042ad0:	20800003 	ldbu	r2,0(r4)
 4042ad4:	28c00003 	ldbu	r3,0(r5)
 4042ad8:	31bfffc4 	addi	r6,r6,-1
 4042adc:	10c00e1e 	bne	r2,r3,4042b18 <memcmp+0x74>
 4042ae0:	21000044 	addi	r4,r4,1
 4042ae4:	29400044 	addi	r5,r5,1
 4042ae8:	31fff91e 	bne	r6,r7,4042ad0 <__flash_rwdata_start+0xfffffb60>
 4042aec:	0005883a 	mov	r2,zero
 4042af0:	f800283a 	ret
 4042af4:	20c00017 	ldw	r3,0(r4)
 4042af8:	28800017 	ldw	r2,0(r5)
 4042afc:	18bfee1e 	bne	r3,r2,4042ab8 <__flash_rwdata_start+0xfffffb48>
 4042b00:	31bfff04 	addi	r6,r6,-4
 4042b04:	21000104 	addi	r4,r4,4
 4042b08:	29400104 	addi	r5,r5,4
 4042b0c:	39bff936 	bltu	r7,r6,4042af4 <__flash_rwdata_start+0xfffffb84>
 4042b10:	303fe91e 	bne	r6,zero,4042ab8 <__flash_rwdata_start+0xfffffb48>
 4042b14:	003ff506 	br	4042aec <__flash_rwdata_start+0xfffffb7c>
 4042b18:	10c5c83a 	sub	r2,r2,r3
 4042b1c:	f800283a 	ret

04042b20 <memcpy>:
 4042b20:	defffd04 	addi	sp,sp,-12
 4042b24:	dfc00215 	stw	ra,8(sp)
 4042b28:	dc400115 	stw	r17,4(sp)
 4042b2c:	dc000015 	stw	r16,0(sp)
 4042b30:	00c003c4 	movi	r3,15
 4042b34:	2005883a 	mov	r2,r4
 4042b38:	1980452e 	bgeu	r3,r6,4042c50 <memcpy+0x130>
 4042b3c:	2906b03a 	or	r3,r5,r4
 4042b40:	18c000cc 	andi	r3,r3,3
 4042b44:	1800441e 	bne	r3,zero,4042c58 <memcpy+0x138>
 4042b48:	347ffc04 	addi	r17,r6,-16
 4042b4c:	8822d13a 	srli	r17,r17,4
 4042b50:	28c00104 	addi	r3,r5,4
 4042b54:	23400104 	addi	r13,r4,4
 4042b58:	8820913a 	slli	r16,r17,4
 4042b5c:	2b000204 	addi	r12,r5,8
 4042b60:	22c00204 	addi	r11,r4,8
 4042b64:	84000504 	addi	r16,r16,20
 4042b68:	2a800304 	addi	r10,r5,12
 4042b6c:	22400304 	addi	r9,r4,12
 4042b70:	2c21883a 	add	r16,r5,r16
 4042b74:	2811883a 	mov	r8,r5
 4042b78:	200f883a 	mov	r7,r4
 4042b7c:	41000017 	ldw	r4,0(r8)
 4042b80:	1fc00017 	ldw	ra,0(r3)
 4042b84:	63c00017 	ldw	r15,0(r12)
 4042b88:	39000015 	stw	r4,0(r7)
 4042b8c:	53800017 	ldw	r14,0(r10)
 4042b90:	6fc00015 	stw	ra,0(r13)
 4042b94:	5bc00015 	stw	r15,0(r11)
 4042b98:	4b800015 	stw	r14,0(r9)
 4042b9c:	18c00404 	addi	r3,r3,16
 4042ba0:	39c00404 	addi	r7,r7,16
 4042ba4:	42000404 	addi	r8,r8,16
 4042ba8:	6b400404 	addi	r13,r13,16
 4042bac:	63000404 	addi	r12,r12,16
 4042bb0:	5ac00404 	addi	r11,r11,16
 4042bb4:	52800404 	addi	r10,r10,16
 4042bb8:	4a400404 	addi	r9,r9,16
 4042bbc:	1c3fef1e 	bne	r3,r16,4042b7c <__flash_rwdata_start+0xfffffc0c>
 4042bc0:	89c00044 	addi	r7,r17,1
 4042bc4:	380e913a 	slli	r7,r7,4
 4042bc8:	310003cc 	andi	r4,r6,15
 4042bcc:	02c000c4 	movi	r11,3
 4042bd0:	11c7883a 	add	r3,r2,r7
 4042bd4:	29cb883a 	add	r5,r5,r7
 4042bd8:	5900212e 	bgeu	r11,r4,4042c60 <memcpy+0x140>
 4042bdc:	1813883a 	mov	r9,r3
 4042be0:	2811883a 	mov	r8,r5
 4042be4:	200f883a 	mov	r7,r4
 4042be8:	42800017 	ldw	r10,0(r8)
 4042bec:	4a400104 	addi	r9,r9,4
 4042bf0:	39ffff04 	addi	r7,r7,-4
 4042bf4:	4abfff15 	stw	r10,-4(r9)
 4042bf8:	42000104 	addi	r8,r8,4
 4042bfc:	59fffa36 	bltu	r11,r7,4042be8 <__flash_rwdata_start+0xfffffc78>
 4042c00:	213fff04 	addi	r4,r4,-4
 4042c04:	2008d0ba 	srli	r4,r4,2
 4042c08:	318000cc 	andi	r6,r6,3
 4042c0c:	21000044 	addi	r4,r4,1
 4042c10:	2109883a 	add	r4,r4,r4
 4042c14:	2109883a 	add	r4,r4,r4
 4042c18:	1907883a 	add	r3,r3,r4
 4042c1c:	290b883a 	add	r5,r5,r4
 4042c20:	30000626 	beq	r6,zero,4042c3c <memcpy+0x11c>
 4042c24:	198d883a 	add	r6,r3,r6
 4042c28:	29c00003 	ldbu	r7,0(r5)
 4042c2c:	18c00044 	addi	r3,r3,1
 4042c30:	29400044 	addi	r5,r5,1
 4042c34:	19ffffc5 	stb	r7,-1(r3)
 4042c38:	19bffb1e 	bne	r3,r6,4042c28 <__flash_rwdata_start+0xfffffcb8>
 4042c3c:	dfc00217 	ldw	ra,8(sp)
 4042c40:	dc400117 	ldw	r17,4(sp)
 4042c44:	dc000017 	ldw	r16,0(sp)
 4042c48:	dec00304 	addi	sp,sp,12
 4042c4c:	f800283a 	ret
 4042c50:	2007883a 	mov	r3,r4
 4042c54:	003ff206 	br	4042c20 <__flash_rwdata_start+0xfffffcb0>
 4042c58:	2007883a 	mov	r3,r4
 4042c5c:	003ff106 	br	4042c24 <__flash_rwdata_start+0xfffffcb4>
 4042c60:	200d883a 	mov	r6,r4
 4042c64:	003fee06 	br	4042c20 <__flash_rwdata_start+0xfffffcb0>

04042c68 <__register_exitproc>:
 4042c68:	defffa04 	addi	sp,sp,-24
 4042c6c:	dc000315 	stw	r16,12(sp)
 4042c70:	04000034 	movhi	r16,0
 4042c74:	8405b204 	addi	r16,r16,5832
 4042c78:	80c00017 	ldw	r3,0(r16)
 4042c7c:	dc400415 	stw	r17,16(sp)
 4042c80:	dfc00515 	stw	ra,20(sp)
 4042c84:	18805217 	ldw	r2,328(r3)
 4042c88:	2023883a 	mov	r17,r4
 4042c8c:	10003726 	beq	r2,zero,4042d6c <__register_exitproc+0x104>
 4042c90:	10c00117 	ldw	r3,4(r2)
 4042c94:	010007c4 	movi	r4,31
 4042c98:	20c00e16 	blt	r4,r3,4042cd4 <__register_exitproc+0x6c>
 4042c9c:	1a000044 	addi	r8,r3,1
 4042ca0:	8800221e 	bne	r17,zero,4042d2c <__register_exitproc+0xc4>
 4042ca4:	18c00084 	addi	r3,r3,2
 4042ca8:	18c7883a 	add	r3,r3,r3
 4042cac:	18c7883a 	add	r3,r3,r3
 4042cb0:	12000115 	stw	r8,4(r2)
 4042cb4:	10c7883a 	add	r3,r2,r3
 4042cb8:	19400015 	stw	r5,0(r3)
 4042cbc:	0005883a 	mov	r2,zero
 4042cc0:	dfc00517 	ldw	ra,20(sp)
 4042cc4:	dc400417 	ldw	r17,16(sp)
 4042cc8:	dc000317 	ldw	r16,12(sp)
 4042ccc:	dec00604 	addi	sp,sp,24
 4042cd0:	f800283a 	ret
 4042cd4:	00800034 	movhi	r2,0
 4042cd8:	10800004 	addi	r2,r2,0
 4042cdc:	10002626 	beq	r2,zero,4042d78 <__register_exitproc+0x110>
 4042ce0:	01006404 	movi	r4,400
 4042ce4:	d9400015 	stw	r5,0(sp)
 4042ce8:	d9800115 	stw	r6,4(sp)
 4042cec:	d9c00215 	stw	r7,8(sp)
 4042cf0:	00000000 	call	0 <__alt_mem_DMEM>
 4042cf4:	d9400017 	ldw	r5,0(sp)
 4042cf8:	d9800117 	ldw	r6,4(sp)
 4042cfc:	d9c00217 	ldw	r7,8(sp)
 4042d00:	10001d26 	beq	r2,zero,4042d78 <__register_exitproc+0x110>
 4042d04:	81000017 	ldw	r4,0(r16)
 4042d08:	10000115 	stw	zero,4(r2)
 4042d0c:	02000044 	movi	r8,1
 4042d10:	22405217 	ldw	r9,328(r4)
 4042d14:	0007883a 	mov	r3,zero
 4042d18:	12400015 	stw	r9,0(r2)
 4042d1c:	20805215 	stw	r2,328(r4)
 4042d20:	10006215 	stw	zero,392(r2)
 4042d24:	10006315 	stw	zero,396(r2)
 4042d28:	883fde26 	beq	r17,zero,4042ca4 <__flash_rwdata_start+0xfffffd34>
 4042d2c:	18c9883a 	add	r4,r3,r3
 4042d30:	2109883a 	add	r4,r4,r4
 4042d34:	1109883a 	add	r4,r2,r4
 4042d38:	21802215 	stw	r6,136(r4)
 4042d3c:	01800044 	movi	r6,1
 4042d40:	12406217 	ldw	r9,392(r2)
 4042d44:	30cc983a 	sll	r6,r6,r3
 4042d48:	4992b03a 	or	r9,r9,r6
 4042d4c:	12406215 	stw	r9,392(r2)
 4042d50:	21c04215 	stw	r7,264(r4)
 4042d54:	01000084 	movi	r4,2
 4042d58:	893fd21e 	bne	r17,r4,4042ca4 <__flash_rwdata_start+0xfffffd34>
 4042d5c:	11006317 	ldw	r4,396(r2)
 4042d60:	218cb03a 	or	r6,r4,r6
 4042d64:	11806315 	stw	r6,396(r2)
 4042d68:	003fce06 	br	4042ca4 <__flash_rwdata_start+0xfffffd34>
 4042d6c:	18805304 	addi	r2,r3,332
 4042d70:	18805215 	stw	r2,328(r3)
 4042d74:	003fc606 	br	4042c90 <__flash_rwdata_start+0xfffffd20>
 4042d78:	00bfffc4 	movi	r2,-1
 4042d7c:	003fd006 	br	4042cc0 <__flash_rwdata_start+0xfffffd50>

04042d80 <__call_exitprocs>:
 4042d80:	defff504 	addi	sp,sp,-44
 4042d84:	df000915 	stw	fp,36(sp)
 4042d88:	dd400615 	stw	r21,24(sp)
 4042d8c:	dc800315 	stw	r18,12(sp)
 4042d90:	dfc00a15 	stw	ra,40(sp)
 4042d94:	ddc00815 	stw	r23,32(sp)
 4042d98:	dd800715 	stw	r22,28(sp)
 4042d9c:	dd000515 	stw	r20,20(sp)
 4042da0:	dcc00415 	stw	r19,16(sp)
 4042da4:	dc400215 	stw	r17,8(sp)
 4042da8:	dc000115 	stw	r16,4(sp)
 4042dac:	d9000015 	stw	r4,0(sp)
 4042db0:	2839883a 	mov	fp,r5
 4042db4:	04800044 	movi	r18,1
 4042db8:	057fffc4 	movi	r21,-1
 4042dbc:	00800034 	movhi	r2,0
 4042dc0:	1085b204 	addi	r2,r2,5832
 4042dc4:	12000017 	ldw	r8,0(r2)
 4042dc8:	45005217 	ldw	r20,328(r8)
 4042dcc:	44c05204 	addi	r19,r8,328
 4042dd0:	a0001c26 	beq	r20,zero,4042e44 <__call_exitprocs+0xc4>
 4042dd4:	a0800117 	ldw	r2,4(r20)
 4042dd8:	15ffffc4 	addi	r23,r2,-1
 4042ddc:	b8000d16 	blt	r23,zero,4042e14 <__call_exitprocs+0x94>
 4042de0:	14000044 	addi	r16,r2,1
 4042de4:	8421883a 	add	r16,r16,r16
 4042de8:	8421883a 	add	r16,r16,r16
 4042dec:	84402004 	addi	r17,r16,128
 4042df0:	a463883a 	add	r17,r20,r17
 4042df4:	a421883a 	add	r16,r20,r16
 4042df8:	e0001e26 	beq	fp,zero,4042e74 <__call_exitprocs+0xf4>
 4042dfc:	80804017 	ldw	r2,256(r16)
 4042e00:	e0801c26 	beq	fp,r2,4042e74 <__call_exitprocs+0xf4>
 4042e04:	bdffffc4 	addi	r23,r23,-1
 4042e08:	843fff04 	addi	r16,r16,-4
 4042e0c:	8c7fff04 	addi	r17,r17,-4
 4042e10:	bd7ff91e 	bne	r23,r21,4042df8 <__flash_rwdata_start+0xfffffe88>
 4042e14:	00800034 	movhi	r2,0
 4042e18:	10800004 	addi	r2,r2,0
 4042e1c:	10000926 	beq	r2,zero,4042e44 <__call_exitprocs+0xc4>
 4042e20:	a0800117 	ldw	r2,4(r20)
 4042e24:	1000301e 	bne	r2,zero,4042ee8 <__call_exitprocs+0x168>
 4042e28:	a0800017 	ldw	r2,0(r20)
 4042e2c:	10003226 	beq	r2,zero,4042ef8 <__call_exitprocs+0x178>
 4042e30:	a009883a 	mov	r4,r20
 4042e34:	98800015 	stw	r2,0(r19)
 4042e38:	00000000 	call	0 <__alt_mem_DMEM>
 4042e3c:	9d000017 	ldw	r20,0(r19)
 4042e40:	a03fe41e 	bne	r20,zero,4042dd4 <__flash_rwdata_start+0xfffffe64>
 4042e44:	dfc00a17 	ldw	ra,40(sp)
 4042e48:	df000917 	ldw	fp,36(sp)
 4042e4c:	ddc00817 	ldw	r23,32(sp)
 4042e50:	dd800717 	ldw	r22,28(sp)
 4042e54:	dd400617 	ldw	r21,24(sp)
 4042e58:	dd000517 	ldw	r20,20(sp)
 4042e5c:	dcc00417 	ldw	r19,16(sp)
 4042e60:	dc800317 	ldw	r18,12(sp)
 4042e64:	dc400217 	ldw	r17,8(sp)
 4042e68:	dc000117 	ldw	r16,4(sp)
 4042e6c:	dec00b04 	addi	sp,sp,44
 4042e70:	f800283a 	ret
 4042e74:	a0800117 	ldw	r2,4(r20)
 4042e78:	80c00017 	ldw	r3,0(r16)
 4042e7c:	10bfffc4 	addi	r2,r2,-1
 4042e80:	15c01426 	beq	r2,r23,4042ed4 <__call_exitprocs+0x154>
 4042e84:	80000015 	stw	zero,0(r16)
 4042e88:	183fde26 	beq	r3,zero,4042e04 <__flash_rwdata_start+0xfffffe94>
 4042e8c:	95c8983a 	sll	r4,r18,r23
 4042e90:	a0806217 	ldw	r2,392(r20)
 4042e94:	a5800117 	ldw	r22,4(r20)
 4042e98:	2084703a 	and	r2,r4,r2
 4042e9c:	10000b26 	beq	r2,zero,4042ecc <__call_exitprocs+0x14c>
 4042ea0:	a0806317 	ldw	r2,396(r20)
 4042ea4:	2088703a 	and	r4,r4,r2
 4042ea8:	20000c1e 	bne	r4,zero,4042edc <__call_exitprocs+0x15c>
 4042eac:	89400017 	ldw	r5,0(r17)
 4042eb0:	d9000017 	ldw	r4,0(sp)
 4042eb4:	183ee83a 	callr	r3
 4042eb8:	a0800117 	ldw	r2,4(r20)
 4042ebc:	15bfbf1e 	bne	r2,r22,4042dbc <__flash_rwdata_start+0xfffffe4c>
 4042ec0:	98800017 	ldw	r2,0(r19)
 4042ec4:	153fcf26 	beq	r2,r20,4042e04 <__flash_rwdata_start+0xfffffe94>
 4042ec8:	003fbc06 	br	4042dbc <__flash_rwdata_start+0xfffffe4c>
 4042ecc:	183ee83a 	callr	r3
 4042ed0:	003ff906 	br	4042eb8 <__flash_rwdata_start+0xffffff48>
 4042ed4:	a5c00115 	stw	r23,4(r20)
 4042ed8:	003feb06 	br	4042e88 <__flash_rwdata_start+0xffffff18>
 4042edc:	89000017 	ldw	r4,0(r17)
 4042ee0:	183ee83a 	callr	r3
 4042ee4:	003ff406 	br	4042eb8 <__flash_rwdata_start+0xffffff48>
 4042ee8:	a0800017 	ldw	r2,0(r20)
 4042eec:	a027883a 	mov	r19,r20
 4042ef0:	1029883a 	mov	r20,r2
 4042ef4:	003fb606 	br	4042dd0 <__flash_rwdata_start+0xfffffe60>
 4042ef8:	0005883a 	mov	r2,zero
 4042efc:	003ffb06 	br	4042eec <__flash_rwdata_start+0xffffff7c>

04042f00 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4042f00:	defffd04 	addi	sp,sp,-12
 4042f04:	df000215 	stw	fp,8(sp)
 4042f08:	df000204 	addi	fp,sp,8
 4042f0c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 4042f10:	0001883a 	nop
 4042f14:	e0bfff17 	ldw	r2,-4(fp)
 4042f18:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4042f1c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4042f20:	10000226 	beq	r2,zero,4042f2c <_exit+0x2c>
    ALT_SIM_FAIL();
 4042f24:	002af070 	cmpltui	zero,zero,43969
 4042f28:	00000106 	br	4042f30 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4042f2c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4042f30:	003fff06 	br	4042f30 <__flash_rwdata_start+0xffffffc0>
