Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Dec  3 17:37:48 2018
| Host         : ME4166-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.039        0.000                      0                  140        0.186        0.000                      0                  140        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.039        0.000                      0                  140        0.186        0.000                      0                  140       13.360        0.000                       0                   114  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.039ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.818ns (32.001%)  route 3.863ns (67.999%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          1.407     2.394    en_1Hz_count/en_1Hz
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     2.518 r  en_1Hz_count/m[16]_i_5/O
                         net (fo=1, routed)           0.000     2.518    en_1Hz_count/m[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.050 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.050    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.384 r  en_1Hz_count/m_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.384    en_1Hz_count/m_reg[20]_i_1_n_6
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[21]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[21]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                194.039    

Slack (MET) :             194.060ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.797ns (31.749%)  route 3.863ns (68.251%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          1.407     2.394    en_1Hz_count/en_1Hz
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     2.518 r  en_1Hz_count/m[16]_i_5/O
                         net (fo=1, routed)           0.000     2.518    en_1Hz_count/m[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.050 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.050    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.363 r  en_1Hz_count/m_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.363    en_1Hz_count/m_reg[20]_i_1_n_4
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[23]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[23]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                194.060    

Slack (MET) :             194.134ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.723ns (30.845%)  route 3.863ns (69.155%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          1.407     2.394    en_1Hz_count/en_1Hz
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     2.518 r  en_1Hz_count/m[16]_i_5/O
                         net (fo=1, routed)           0.000     2.518    en_1Hz_count/m[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.050 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.050    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.289 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.289    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                194.134    

Slack (MET) :             194.150ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.707ns (30.646%)  route 3.863ns (69.354%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          1.407     2.394    en_1Hz_count/en_1Hz
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     2.518 r  en_1Hz_count/m[16]_i_5/O
                         net (fo=1, routed)           0.000     2.518    en_1Hz_count/m[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.050 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.050    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.273 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.273    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y98          FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                194.150    

Slack (MET) :             194.266ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.178ns (39.932%)  route 3.276ns (60.068%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          0.821     1.808    en_1Hz_count/en_1Hz
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     1.932 r  en_1Hz_count/m[0]_i_5/O
                         net (fo=1, routed)           0.000     1.932    en_1Hz_count/m[0]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.482 r  en_1Hz_count/m_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.482    en_1Hz_count/m_reg[0]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.596 r  en_1Hz_count/m_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.596    en_1Hz_count/m_reg[4]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.710 r  en_1Hz_count/m_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.710    en_1Hz_count/m_reg[8]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.824 r  en_1Hz_count/m_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.824    en_1Hz_count/m_reg[12]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.158 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.158    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                194.266    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.157ns (39.699%)  route 3.276ns (60.301%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          0.821     1.808    en_1Hz_count/en_1Hz
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     1.932 r  en_1Hz_count/m[0]_i_5/O
                         net (fo=1, routed)           0.000     1.932    en_1Hz_count/m[0]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.482 r  en_1Hz_count/m_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.482    en_1Hz_count/m_reg[0]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.596 r  en_1Hz_count/m_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.596    en_1Hz_count/m_reg[4]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.710 r  en_1Hz_count/m_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.710    en_1Hz_count/m_reg[8]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.824 r  en_1Hz_count/m_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.824    en_1Hz_count/m_reg[12]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.137 r  en_1Hz_count/m_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.137    en_1Hz_count/m_reg[16]_i_1_n_4
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[19]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[19]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.358ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.499ns (27.956%)  route 3.863ns (72.044%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          1.407     2.394    en_1Hz_count/en_1Hz
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.124     2.518 r  en_1Hz_count/m[16]_i_5/O
                         net (fo=1, routed)           0.000     2.518    en_1Hz_count/m[16]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.065 r  en_1Hz_count/m_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.065    en_1Hz_count/m_reg[16]_i_1_n_5
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[18]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[18]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                194.358    

Slack (MET) :             194.377ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 2.067ns (38.684%)  route 3.276ns (61.316%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          0.821     1.808    en_1Hz_count/en_1Hz
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     1.932 r  en_1Hz_count/m[0]_i_5/O
                         net (fo=1, routed)           0.000     1.932    en_1Hz_count/m[0]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.482 r  en_1Hz_count/m_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.482    en_1Hz_count/m_reg[0]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.596 r  en_1Hz_count/m_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.596    en_1Hz_count/m_reg[4]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.710 r  en_1Hz_count/m_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.710    en_1Hz_count/m_reg[8]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.824 r  en_1Hz_count/m_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.824    en_1Hz_count/m_reg[12]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.047 r  en_1Hz_count/m_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.047    en_1Hz_count/m_reg[16]_i_1_n_7
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    en_1Hz_count/clk_out1
    SLICE_X3Y97          FDCE                                         r  en_1Hz_count/m_reg[16]/C
                         clock pessimism              0.505   197.679    
                         clock uncertainty           -0.318   197.362    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.062   197.424    en_1Hz_count/m_reg[16]
  -------------------------------------------------------------------
                         required time                        197.424    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                194.377    

Slack (MET) :             194.379ns  (required time - arrival time)
  Source:                 en_1Hz_count/m_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 2.064ns (38.649%)  route 3.276ns (61.351%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.826ns = ( 197.174 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.725    -2.296    en_1Hz_count/clk_out1
    SLICE_X3Y94          FDCE                                         r  en_1Hz_count/m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -1.840 r  en_1Hz_count/m_reg[7]/Q
                         net (fo=2, routed)           0.691    -1.149    en_1Hz_count/m_reg[7]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124    -1.025 f  en_1Hz_count/m[5]_i_8/O
                         net (fo=1, routed)           0.806    -0.220    en_1Hz_count/m[5]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124    -0.096 f  en_1Hz_count/m[5]_i_5/O
                         net (fo=1, routed)           0.959     0.863    en_1Hz_count/m[5]_i_5_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.124     0.987 f  en_1Hz_count/m[5]_i_1__0/O
                         net (fo=34, routed)          0.821     1.808    en_1Hz_count/en_1Hz
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124     1.932 r  en_1Hz_count/m[0]_i_5/O
                         net (fo=1, routed)           0.000     1.932    en_1Hz_count/m[0]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.482 r  en_1Hz_count/m_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.482    en_1Hz_count/m_reg[0]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.596 r  en_1Hz_count/m_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.596    en_1Hz_count/m_reg[4]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.710 r  en_1Hz_count/m_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.710    en_1Hz_count/m_reg[8]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.044 r  en_1Hz_count/m_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.044    en_1Hz_count/m_reg[12]_i_1__2_n_6
    SLICE_X3Y96          FDCE                                         r  en_1Hz_count/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.605   197.174    en_1Hz_count/clk_out1
    SLICE_X3Y96          FDCE                                         r  en_1Hz_count/m_reg[13]/C
                         clock pessimism              0.505   197.678    
                         clock uncertainty           -0.318   197.361    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.062   197.423    en_1Hz_count/m_reg[13]
  -------------------------------------------------------------------
                         required time                        197.423    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                194.379    

Slack (MET) :             194.397ns  (required time - arrival time)
  Source:                 alarm_reg/count_minute_0/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mc/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.149ns (40.120%)  route 3.207ns (59.880%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.825ns = ( 197.175 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.645    -2.376    alarm_reg/count_minute_0/CLK
    SLICE_X8Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.478    -1.898 r  alarm_reg/count_minute_0/m_reg[1]/Q
                         net (fo=10, routed)          1.106    -0.793    alarm_reg/count_minute_0/m_reg__0[1]
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.323    -0.470 r  alarm_reg/count_minute_0/g0_b2/O
                         net (fo=2, routed)           1.113     0.643    rt_clock/count_minute_0/m_reg[2]_0[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.326     0.969 r  rt_clock/count_minute_0/trigger__0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.969    mc/S[1]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.502 r  mc/trigger__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.502    mc/trigger__0_carry_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.659 r  mc/trigger__0_carry__0/CO[1]
                         net (fo=2, routed)           0.989     2.648    mc/trigger
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.332     2.980 r  mc/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.980    mc/state_next[1]
    SLICE_X0Y98          FDCE                                         r  mc/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          1.162   201.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.606   197.175    mc/clk_out1
    SLICE_X0Y98          FDCE                                         r  mc/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.489   197.663    
                         clock uncertainty           -0.318   197.346    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.031   197.377    mc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        197.377    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                194.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602    -0.812    rt_clock/count_minute_0/clk_out1
    SLICE_X3Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  rt_clock/count_minute_0/m_reg[5]/Q
                         net (fo=13, routed)          0.133    -0.538    rt_clock/count_minute_0/m_reg__0[5]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.493 r  rt_clock/count_minute_0/m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    rt_clock/count_minute_0/p_0_in[3]
    SLICE_X2Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.875    -1.236    rt_clock/count_minute_0/clk_out1
    SLICE_X2Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[3]/C
                         clock pessimism              0.437    -0.799    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.120    -0.679    rt_clock/count_minute_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602    -0.812    rt_clock/count_minute_0/clk_out1
    SLICE_X3Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  rt_clock/count_minute_0/m_reg[5]/Q
                         net (fo=13, routed)          0.137    -0.534    rt_clock/count_minute_0/m_reg__0[5]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  rt_clock/count_minute_0/m[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    rt_clock/count_minute_0/p_0_in[4]
    SLICE_X2Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.875    -1.236    rt_clock/count_minute_0/clk_out1
    SLICE_X2Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[4]/C
                         clock pessimism              0.437    -0.799    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121    -0.678    rt_clock/count_minute_0/m_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rt_clock/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_minute_0/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.217%)  route 0.097ns (31.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602    -0.812    rt_clock/count_minute_0/clk_out1
    SLICE_X2Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  rt_clock/count_minute_0/m_reg[2]/Q
                         net (fo=13, routed)          0.097    -0.551    rt_clock/count_minute_0/m_reg__0[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.045    -0.506 r  rt_clock/count_minute_0/m[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.506    rt_clock/count_minute_0/p_0_in[5]
    SLICE_X3Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.875    -1.236    rt_clock/count_minute_0/clk_out1
    SLICE_X3Y89          FDCE                                         r  rt_clock/count_minute_0/m_reg[5]/C
                         clock pessimism              0.437    -0.799    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.091    -0.708    rt_clock/count_minute_0/m_reg[5]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 count_seconds/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_seconds/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.368%)  route 0.127ns (40.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603    -0.811    count_seconds/CLK
    SLICE_X4Y93          FDCE                                         r  count_seconds/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.670 r  count_seconds/m_reg[2]/Q
                         net (fo=5, routed)           0.127    -0.543    count_seconds/m_reg__0[2]
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.498 r  count_seconds/m[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.498    count_seconds/p_0_in[4]
    SLICE_X4Y94          FDCE                                         r  count_seconds/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.874    -1.237    count_seconds/CLK
    SLICE_X4Y94          FDCE                                         r  count_seconds/m_reg[4]/C
                         clock pessimism              0.442    -0.795    
    SLICE_X4Y94          FDCE (Hold_fdce_C_D)         0.092    -0.703    count_seconds/m_reg[4]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/increment_minute/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.575    -0.839    alarm_reg/increment_minute/CLK
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.675 r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.160    -0.515    alarm_reg/increment_minute/state[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I2_O)        0.045    -0.470 r  alarm_reg/increment_minute/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.470    alarm_reg/increment_minute/state_n[1]
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.846    -1.265    alarm_reg/increment_minute/CLK
    SLICE_X8Y93          FDCE                                         r  alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.426    -0.839    
    SLICE_X8Y93          FDCE (Hold_fdce_C_D)         0.121    -0.718    alarm_reg/increment_minute/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.604    -0.810    rt_clock/count_hours/clk_out1
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.471    rt_clock/count_hours/m_reg__0[1]
    SLICE_X2Y93          LUT3 (Prop_lut3_I2_O)        0.043    -0.428 r  rt_clock/count_hours/m[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.428    rt_clock/count_hours/p_0_in__0[2]
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.877    -1.234    rt_clock/count_hours/clk_out1
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[2]/C
                         clock pessimism              0.424    -0.810    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.131    -0.679    rt_clock/count_hours/m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.931%)  route 0.165ns (47.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602    -0.812    alarm_reg/count_minute_0/CLK
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  alarm_reg/count_minute_0/m_reg[2]/Q
                         net (fo=13, routed)          0.165    -0.505    alarm_reg/count_minute_0/m_reg__0[2]
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.045    -0.460 r  alarm_reg/count_minute_0/m[5]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.460    alarm_reg/count_minute_0/p_0_in[5]
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873    -1.238    alarm_reg/count_minute_0/CLK
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[5]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.092    -0.720    alarm_reg/count_minute_0/m_reg[5]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_seconds/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_seconds/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.537%)  route 0.168ns (47.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603    -0.811    count_seconds/CLK
    SLICE_X4Y93          FDCE                                         r  count_seconds/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.670 r  count_seconds/m_reg[2]/Q
                         net (fo=5, routed)           0.168    -0.502    count_seconds/m_reg__0[2]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.457 r  count_seconds/m[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.457    count_seconds/p_0_in[2]
    SLICE_X4Y93          FDCE                                         r  count_seconds/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.874    -1.237    count_seconds/CLK
    SLICE_X4Y93          FDCE                                         r  count_seconds/m_reg[2]/C
                         clock pessimism              0.426    -0.811    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092    -0.719    count_seconds/m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute_0/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute_0/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602    -0.812    alarm_reg/count_minute_0/CLK
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  alarm_reg/count_minute_0/m_reg[2]/Q
                         net (fo=13, routed)          0.168    -0.502    alarm_reg/count_minute_0/m_reg__0[2]
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.045    -0.457 r  alarm_reg/count_minute_0/m[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.457    alarm_reg/count_minute_0/p_0_in[2]
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873    -1.238    alarm_reg/count_minute_0/CLK
    SLICE_X7Y92          FDCE                                         r  alarm_reg/count_minute_0/m_reg[2]/C
                         clock pessimism              0.426    -0.812    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.092    -0.720    alarm_reg/count_minute_0/m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rt_clock/count_hours/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            rt_clock/count_hours/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.604    -0.810    rt_clock/count_hours/clk_out1
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.646 r  rt_clock/count_hours/m_reg[1]/Q
                         net (fo=9, routed)           0.175    -0.471    rt_clock/count_hours/m_reg__0[1]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.426 r  rt_clock/count_hours/m[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.426    rt_clock/count_hours/p_0_in__0[1]
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.877    -1.234    rt_clock/count_hours/clk_out1
    SLICE_X2Y93          FDCE                                         r  rt_clock/count_hours/m_reg[1]/C
                         clock pessimism              0.424    -0.810    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.120    -0.690    rt_clock/count_hours/m_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y98      ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y92      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y92      alarm_reg/count_minute_0/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y92      alarm_reg/count_minute_0/m_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      sd/disp_ptr_inc/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      sd/disp_ptr_inc/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      sd/disp_ptr_inc/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      rt_clock/count_hours/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      ad/alarm_on_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_hour/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_hour/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_minute/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y93      alarm_reg/increment_minute/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      count_seconds/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      ad/alarm_on_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      count_seconds/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      count_seconds/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      count_seconds/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      count_seconds/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      count_seconds/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      count_seconds/m_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y95      debounce_dn/cap_samp/m_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y95      debounce_dn/cap_samp/m_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y96      debounce_dn/cap_samp/m_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



