// Seed: 575950171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0 / 1;
  assign id_4 = id_1;
  assign id_1 = 1;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wire id_2
);
  bit id_4;
  always begin : LABEL_0
    id_5 <= 1;
    id_4 <= 1;
  end
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7,
      id_11
  );
endmodule
