
PRCU_with_FreeRTOS_2024_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b90  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08007d70  08007d70  00008d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e04  08007e04  00009060  2**0
                  CONTENTS
  4 .ARM          00000000  08007e04  08007e04  00009060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007e04  08007e04  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e04  08007e04  00008e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e08  08007e08  00008e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007e0c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce8  20000060  08007e6c  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d48  08007e6c  00009d48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dabe  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cc3  00000000  00000000  00026b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae0  00000000  00000000  0002a818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c0  00000000  00000000  0002c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f15  00000000  00000000  0002d7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001af78  00000000  00000000  000316cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1e60  00000000  00000000  0004c645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e4a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000776c  00000000  00000000  0012e4e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00135c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007d58 	.word	0x08007d58

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08007d58 	.word	0x08007d58

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2iz>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009c4:	d215      	bcs.n	80009f2 <__aeabi_d2iz+0x36>
 80009c6:	d511      	bpl.n	80009ec <__aeabi_d2iz+0x30>
 80009c8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d0:	d912      	bls.n	80009f8 <__aeabi_d2iz+0x3c>
 80009d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009de:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009e2:	fa23 f002 	lsr.w	r0, r3, r2
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009f6:	d105      	bne.n	8000a04 <__aeabi_d2iz+0x48>
 80009f8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	bf08      	it	eq
 80009fe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a02:	4770      	bx	lr
 8000a04:	f04f 0000 	mov.w	r0, #0
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a10:	f000 fd0f 	bl	8001432 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a14:	f000 f83e 	bl	8000a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a18:	f000 f9a4 	bl	8000d64 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a1c:	f000 f886 	bl	8000b2c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000a20:	f000 f8fc 	bl	8000c1c <MX_ADC2_Init>
  MX_SPI2_Init();
 8000a24:	f000 f960 	bl	8000ce8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  // Calibrate ADCs
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); // Calibrates ADC for low pressure sensor
 8000a28:	217f      	movs	r1, #127	@ 0x7f
 8000a2a:	4811      	ldr	r0, [pc, #68]	@ (8000a70 <main+0x64>)
 8000a2c:	f001 ffd8 	bl	80029e0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED); // Calibrates ADC for high pressure sensor
 8000a30:	217f      	movs	r1, #127	@ 0x7f
 8000a32:	4810      	ldr	r0, [pc, #64]	@ (8000a74 <main+0x68>)
 8000a34:	f001 ffd4 	bl	80029e0 <HAL_ADCEx_Calibration_Start>

  // Pull SPI chip select line high
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a3e:	480e      	ldr	r0, [pc, #56]	@ (8000a78 <main+0x6c>)
 8000a40:	f002 fb36 	bl	80030b0 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a44:	f004 faf0 	bl	8005028 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_read_senso */
  task_read_sensoHandle = osThreadNew(Start_task_read_sensors, NULL, &task_read_senso_attributes);
 8000a48:	4a0c      	ldr	r2, [pc, #48]	@ (8000a7c <main+0x70>)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <main+0x74>)
 8000a4e:	f004 fb35 	bl	80050bc <osThreadNew>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4a0b      	ldr	r2, [pc, #44]	@ (8000a84 <main+0x78>)
 8000a56:	6013      	str	r3, [r2, #0]

  /* creation of blink02 */
  blink02Handle = osThreadNew(StartBlink02, NULL, &blink02_attributes);
 8000a58:	4a0b      	ldr	r2, [pc, #44]	@ (8000a88 <main+0x7c>)
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	480b      	ldr	r0, [pc, #44]	@ (8000a8c <main+0x80>)
 8000a5e:	f004 fb2d 	bl	80050bc <osThreadNew>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <main+0x84>)
 8000a66:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a68:	f004 fb02 	bl	8005070 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <main+0x60>
 8000a70:	2000007c 	.word	0x2000007c
 8000a74:	200000e8 	.word	0x200000e8
 8000a78:	48000400 	.word	0x48000400
 8000a7c:	08007da0 	.word	0x08007da0
 8000a80:	08000e11 	.word	0x08000e11
 8000a84:	200001b8 	.word	0x200001b8
 8000a88:	08007dc4 	.word	0x08007dc4
 8000a8c:	08001015 	.word	0x08001015
 8000a90:	200001bc 	.word	0x200001bc

08000a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b094      	sub	sp, #80	@ 0x50
 8000a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9a:	f107 0318 	add.w	r3, r7, #24
 8000a9e:	2238      	movs	r2, #56	@ 0x38
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f007 f870 	bl	8007b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000aba:	f002 fb2b 	bl	8003114 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ac8:	2340      	movs	r3, #64	@ 0x40
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000acc:	2302      	movs	r3, #2
 8000ace:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8000ad8:	234b      	movs	r3, #75	@ 0x4b
 8000ada:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000adc:	2302      	movs	r3, #2
 8000ade:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae8:	f107 0318 	add.w	r3, r7, #24
 8000aec:	4618      	mov	r0, r3
 8000aee:	f002 fbc5 	bl	800327c <HAL_RCC_OscConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000af8:	f000 fab4 	bl	8001064 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000afc:	230f      	movs	r3, #15
 8000afe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b00:	2303      	movs	r3, #3
 8000b02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	2104      	movs	r1, #4
 8000b14:	4618      	mov	r0, r3
 8000b16:	f002 fec3 	bl	80038a0 <HAL_RCC_ClockConfig>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b20:	f000 faa0 	bl	8001064 <Error_Handler>
  }
}
 8000b24:	bf00      	nop
 8000b26:	3750      	adds	r7, #80	@ 0x50
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08c      	sub	sp, #48	@ 0x30
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	2220      	movs	r2, #32
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f007 f81f 	bl	8007b88 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b4a:	4b32      	ldr	r3, [pc, #200]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b4c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b52:	4b30      	ldr	r3, [pc, #192]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b54:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b58:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b5a:	4b2e      	ldr	r3, [pc, #184]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b60:	4b2c      	ldr	r3, [pc, #176]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000b66:	4b2b      	ldr	r3, [pc, #172]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b6c:	4b29      	ldr	r3, [pc, #164]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b72:	4b28      	ldr	r3, [pc, #160]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b74:	2204      	movs	r2, #4
 8000b76:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b78:	4b26      	ldr	r3, [pc, #152]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b7e:	4b25      	ldr	r3, [pc, #148]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000b84:	4b23      	ldr	r3, [pc, #140]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b8a:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b92:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b98:	4b1e      	ldr	r3, [pc, #120]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000bac:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bb4:	4817      	ldr	r0, [pc, #92]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000bb6:	f000 fec5 	bl	8001944 <HAL_ADC_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000bc0:	f000 fa50 	bl	8001064 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4811      	ldr	r0, [pc, #68]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000bd0:	f001 ff68 	bl	8002aa4 <HAL_ADCEx_MultiModeConfigChannel>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000bda:	f000 fa43 	bl	8001064 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <MX_ADC1_Init+0xec>)
 8000be0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000be2:	2306      	movs	r3, #6
 8000be4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000be6:	2304      	movs	r3, #4
 8000be8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bea:	237f      	movs	r3, #127	@ 0x7f
 8000bec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bee:	2304      	movs	r3, #4
 8000bf0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4806      	ldr	r0, [pc, #24]	@ (8000c14 <MX_ADC1_Init+0xe8>)
 8000bfc:	f001 f9c8 	bl	8001f90 <HAL_ADC_ConfigChannel>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c06:	f000 fa2d 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c0a:	bf00      	nop
 8000c0c:	3730      	adds	r7, #48	@ 0x30
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000007c 	.word	0x2000007c
 8000c18:	32601000 	.word	0x32601000

08000c1c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b088      	sub	sp, #32
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c22:	463b      	mov	r3, r7
 8000c24:	2220      	movs	r2, #32
 8000c26:	2100      	movs	r1, #0
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f006 ffad 	bl	8007b88 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c30:	4a2b      	ldr	r2, [pc, #172]	@ (8000ce0 <MX_ADC2_Init+0xc4>)
 8000c32:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c34:	4b29      	ldr	r3, [pc, #164]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c36:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000c3a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000c3c:	4b27      	ldr	r3, [pc, #156]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c42:	4b26      	ldr	r3, [pc, #152]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000c48:	4b24      	ldr	r3, [pc, #144]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c4e:	4b23      	ldr	r3, [pc, #140]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c54:	4b21      	ldr	r3, [pc, #132]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c56:	2204      	movs	r2, #4
 8000c58:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000c5a:	4b20      	ldr	r3, [pc, #128]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c60:	4b1e      	ldr	r3, [pc, #120]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000c66:	4b1d      	ldr	r3, [pc, #116]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c74:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000c80:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c88:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000c8e:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c96:	4811      	ldr	r0, [pc, #68]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000c98:	f000 fe54 	bl	8001944 <HAL_ADC_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000ca2:	f000 f9df 	bl	8001064 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <MX_ADC2_Init+0xc8>)
 8000ca8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000caa:	2306      	movs	r3, #6
 8000cac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000cae:	2304      	movs	r3, #4
 8000cb0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cb2:	237f      	movs	r3, #127	@ 0x7f
 8000cb4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4806      	ldr	r0, [pc, #24]	@ (8000cdc <MX_ADC2_Init+0xc0>)
 8000cc4:	f001 f964 	bl	8001f90 <HAL_ADC_ConfigChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000cce:	f000 f9c9 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000cd2:	bf00      	nop
 8000cd4:	3720      	adds	r7, #32
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200000e8 	.word	0x200000e8
 8000ce0:	50000100 	.word	0x50000100
 8000ce4:	36902000 	.word	0x36902000

08000ce8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000cec:	4b1b      	ldr	r3, [pc, #108]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000cee:	4a1c      	ldr	r2, [pc, #112]	@ (8000d60 <MX_SPI2_Init+0x78>)
 8000cf0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000cf4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cf8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cfa:	4b18      	ldr	r3, [pc, #96]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d00:	4b16      	ldr	r3, [pc, #88]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d02:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000d06:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d08:	4b14      	ldr	r3, [pc, #80]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000d0e:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d14:	4b11      	ldr	r3, [pc, #68]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d1a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d1e:	2220      	movs	r2, #32
 8000d20:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d22:	4b0e      	ldr	r3, [pc, #56]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d28:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d34:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d36:	2207      	movs	r2, #7
 8000d38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d3a:	4b08      	ldr	r3, [pc, #32]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000d40:	4b06      	ldr	r3, [pc, #24]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d46:	4805      	ldr	r0, [pc, #20]	@ (8000d5c <MX_SPI2_Init+0x74>)
 8000d48:	f003 f9d2 	bl	80040f0 <HAL_SPI_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000d52:	f000 f987 	bl	8001064 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000154 	.word	0x20000154
 8000d60:	40003800 	.word	0x40003800

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	f107 030c 	add.w	r3, r7, #12
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	4b22      	ldr	r3, [pc, #136]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a21      	ldr	r2, [pc, #132]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60bb      	str	r3, [r7, #8]
 8000d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d92:	4b1c      	ldr	r3, [pc, #112]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9e:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <MX_GPIO_Init+0xa0>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2140      	movs	r1, #64	@ 0x40
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db2:	f002 f97d 	bl	80030b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PRS_Ready_Pin|System_Ready_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	21c0      	movs	r1, #192	@ 0xc0
 8000dba:	4813      	ldr	r0, [pc, #76]	@ (8000e08 <MX_GPIO_Init+0xa4>)
 8000dbc:	f002 f978 	bl	80030b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Valve_Enable_Pin */
  GPIO_InitStruct.Pin = Valve_Enable_Pin;
 8000dc0:	2340      	movs	r3, #64	@ 0x40
 8000dc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Valve_Enable_GPIO_Port, &GPIO_InitStruct);
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dda:	f001 ffe7 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PRS_Ready_Pin System_Ready_Pin */
  GPIO_InitStruct.Pin = PRS_Ready_Pin|System_Ready_Pin;
 8000dde:	23c0      	movs	r3, #192	@ 0xc0
 8000de0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de2:	2301      	movs	r3, #1
 8000de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000de6:	2302      	movs	r3, #2
 8000de8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	f107 030c 	add.w	r3, r7, #12
 8000df2:	4619      	mov	r1, r3
 8000df4:	4804      	ldr	r0, [pc, #16]	@ (8000e08 <MX_GPIO_Init+0xa4>)
 8000df6:	f001 ffd9 	bl	8002dac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40021000 	.word	0x40021000
 8000e08:	48000400 	.word	0x48000400
 8000e0c:	00000000 	.word	0x00000000

08000e10 <Start_task_read_sensors>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_task_read_sensors */
void Start_task_read_sensors(void *argument)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08a      	sub	sp, #40	@ 0x28
 8000e14:	af02      	add	r7, sp, #8
 8000e16:	6078      	str	r0, [r7, #4]

	  // Define pod pressure sensor (KP264 on PCB) variables
	  uint16_t SPI_buffer; // Buffer to hold SPI data from pod pressure sensor

	  // BEGIN Read high pressure ADC ----------------------------------------------------------------------------------------------
	  HAL_ADC_Start(&hadc2); // Start the ADC
 8000e18:	486f      	ldr	r0, [pc, #444]	@ (8000fd8 <Start_task_read_sensors+0x1c8>)
 8000e1a:	f000 ff17 	bl	8001c4c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, 1); // Wait for ADC to complete conversion
 8000e1e:	2101      	movs	r1, #1
 8000e20:	486d      	ldr	r0, [pc, #436]	@ (8000fd8 <Start_task_read_sensors+0x1c8>)
 8000e22:	f000 ffcf 	bl	8001dc4 <HAL_ADC_PollForConversion>
	  high_pressure_raw = HAL_ADC_GetValue(&hadc2); // Get value from ADC
 8000e26:	486c      	ldr	r0, [pc, #432]	@ (8000fd8 <Start_task_read_sensors+0x1c8>)
 8000e28:	f001 f8a4 	bl	8001f74 <HAL_ADC_GetValue>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	83fb      	strh	r3, [r7, #30]
	  // Use mV instead of V to avoid using floats (because printf wouldn't let me use floats)
	  high_pressure_voltage = (int) high_pressure_raw * 3300 / 4095; // Convert ADC reading to mV
 8000e30:	8bfb      	ldrh	r3, [r7, #30]
 8000e32:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000e36:	fb02 f303 	mul.w	r3, r2, r3
 8000e3a:	4a68      	ldr	r2, [pc, #416]	@ (8000fdc <Start_task_read_sensors+0x1cc>)
 8000e3c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e40:	441a      	add	r2, r3
 8000e42:	12d2      	asrs	r2, r2, #11
 8000e44:	17db      	asrs	r3, r3, #31
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	61bb      	str	r3, [r7, #24]
	  if (high_pressure_voltage <= 120 * 0.004 * 1000) { // Check that the ADC is not outputting 4 mA or less (sensor minimum output)
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000e50:	dc03      	bgt.n	8000e5a <Start_task_read_sensors+0x4a>
		  high_pressure = 0; // Bar
 8000e52:	4b63      	ldr	r3, [pc, #396]	@ (8000fe0 <Start_task_read_sensors+0x1d0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	e022      	b.n	8000ea0 <Start_task_read_sensors+0x90>
	  }
	  else {
		  high_pressure = (high_pressure_voltage - 120 * 0.004 * 1000)* 250 / (120 * (0.02 - 0.004) * 1000); // Bar
 8000e5a:	69b8      	ldr	r0, [r7, #24]
 8000e5c:	f7ff fb32 	bl	80004c4 <__aeabi_i2d>
 8000e60:	f04f 0200 	mov.w	r2, #0
 8000e64:	4b5f      	ldr	r3, [pc, #380]	@ (8000fe4 <Start_task_read_sensors+0x1d4>)
 8000e66:	f7ff f9df 	bl	8000228 <__aeabi_dsub>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4610      	mov	r0, r2
 8000e70:	4619      	mov	r1, r3
 8000e72:	f04f 0200 	mov.w	r2, #0
 8000e76:	4b5c      	ldr	r3, [pc, #368]	@ (8000fe8 <Start_task_read_sensors+0x1d8>)
 8000e78:	f7ff fb8e 	bl	8000598 <__aeabi_dmul>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4610      	mov	r0, r2
 8000e82:	4619      	mov	r1, r3
 8000e84:	f04f 0200 	mov.w	r2, #0
 8000e88:	4b58      	ldr	r3, [pc, #352]	@ (8000fec <Start_task_read_sensors+0x1dc>)
 8000e8a:	f7ff fcaf 	bl	80007ec <__aeabi_ddiv>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	460b      	mov	r3, r1
 8000e92:	4610      	mov	r0, r2
 8000e94:	4619      	mov	r1, r3
 8000e96:	f7ff fd91 	bl	80009bc <__aeabi_d2iz>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a50      	ldr	r2, [pc, #320]	@ (8000fe0 <Start_task_read_sensors+0x1d0>)
 8000e9e:	6013      	str	r3, [r2, #0]
	  }
	  // END Read high pressure ADC ------------------------------------------------------------------------------------------------

	  // BEGIN Read low pressure ADC -----------------------------------------------------------------------------------------------
	  HAL_ADC_Start(&hadc1); // Start the ADC
 8000ea0:	4853      	ldr	r0, [pc, #332]	@ (8000ff0 <Start_task_read_sensors+0x1e0>)
 8000ea2:	f000 fed3 	bl	8001c4c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1); // Wait for ADC to complete conversion
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4851      	ldr	r0, [pc, #324]	@ (8000ff0 <Start_task_read_sensors+0x1e0>)
 8000eaa:	f000 ff8b 	bl	8001dc4 <HAL_ADC_PollForConversion>
	  low_pressure_raw = HAL_ADC_GetValue(&hadc1); // Get value from ADC
 8000eae:	4850      	ldr	r0, [pc, #320]	@ (8000ff0 <Start_task_read_sensors+0x1e0>)
 8000eb0:	f001 f860 	bl	8001f74 <HAL_ADC_GetValue>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	82fb      	strh	r3, [r7, #22]
	  // Use mV instead of V to avoid using floats (because printf wouldn't let me use floats)
	  low_pressure_voltage = (int) low_pressure_raw * 3300 / (4095); // Convert ADC reading to mV
 8000eb8:	8afb      	ldrh	r3, [r7, #22]
 8000eba:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000ebe:	fb02 f303 	mul.w	r3, r2, r3
 8000ec2:	4a46      	ldr	r2, [pc, #280]	@ (8000fdc <Start_task_read_sensors+0x1cc>)
 8000ec4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec8:	441a      	add	r2, r3
 8000eca:	12d2      	asrs	r2, r2, #11
 8000ecc:	17db      	asrs	r3, r3, #31
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	613b      	str	r3, [r7, #16]
	  if (low_pressure_voltage <= 120 * 0.004 * 1000) { // Check that the ADC is not outputting 4 mA or less (sensor minimum output)
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000ed8:	dc03      	bgt.n	8000ee2 <Start_task_read_sensors+0xd2>
		  low_pressure = 0; // mBar
 8000eda:	4b46      	ldr	r3, [pc, #280]	@ (8000ff4 <Start_task_read_sensors+0x1e4>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	e028      	b.n	8000f34 <Start_task_read_sensors+0x124>
	  }
	  else {
		  low_pressure = ((float) low_pressure_voltage - 120 * 0.004 * 1000) * 10000 / (120 * (0.02 - 0.004) * 1000); // mBar
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	ee07 3a90 	vmov	s15, r3
 8000ee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000eec:	ee17 0a90 	vmov	r0, s15
 8000ef0:	f7ff fafa 	bl	80004e8 <__aeabi_f2d>
 8000ef4:	f04f 0200 	mov.w	r2, #0
 8000ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe4 <Start_task_read_sensors+0x1d4>)
 8000efa:	f7ff f995 	bl	8000228 <__aeabi_dsub>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	4610      	mov	r0, r2
 8000f04:	4619      	mov	r1, r3
 8000f06:	a332      	add	r3, pc, #200	@ (adr r3, 8000fd0 <Start_task_read_sensors+0x1c0>)
 8000f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0c:	f7ff fb44 	bl	8000598 <__aeabi_dmul>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4610      	mov	r0, r2
 8000f16:	4619      	mov	r1, r3
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	4b33      	ldr	r3, [pc, #204]	@ (8000fec <Start_task_read_sensors+0x1dc>)
 8000f1e:	f7ff fc65 	bl	80007ec <__aeabi_ddiv>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4610      	mov	r0, r2
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f7ff fd47 	bl	80009bc <__aeabi_d2iz>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4a30      	ldr	r2, [pc, #192]	@ (8000ff4 <Start_task_read_sensors+0x1e4>)
 8000f32:	6013      	str	r3, [r2, #0]
	  }
	  // END Read low pressure ADC -------------------------------------------------------------------------------------------------

	  // BEGIN Read pod pressure sensor (KP264 on PCB) -----------------------------------------------------------------------------
	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET); // Pull SPI chip select line low to begin communication
 8000f34:	2200      	movs	r2, #0
 8000f36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f3a:	482f      	ldr	r0, [pc, #188]	@ (8000ff8 <Start_task_read_sensors+0x1e8>)
 8000f3c:	f002 f8b8 	bl	80030b0 <HAL_GPIO_WritePin>
	  if (HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &request_pressure, (uint8_t*) &SPI_buffer, 1, 100) != HAL_OK) {
 8000f40:	f107 020e 	add.w	r2, r7, #14
 8000f44:	2364      	movs	r3, #100	@ 0x64
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2301      	movs	r3, #1
 8000f4a:	492c      	ldr	r1, [pc, #176]	@ (8000ffc <Start_task_read_sensors+0x1ec>)
 8000f4c:	482c      	ldr	r0, [pc, #176]	@ (8001000 <Start_task_read_sensors+0x1f0>)
 8000f4e:	f003 f97a 	bl	8004246 <HAL_SPI_TransmitReceive>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <Start_task_read_sensors+0x14e>
		  pod_pressure = 111;
 8000f58:	4b2a      	ldr	r3, [pc, #168]	@ (8001004 <Start_task_read_sensors+0x1f4>)
 8000f5a:	4a2b      	ldr	r2, [pc, #172]	@ (8001008 <Start_task_read_sensors+0x1f8>)
 8000f5c:	601a      	str	r2, [r3, #0]
	  }
	  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET); // Pull SPI chip select line high to end communication
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f64:	4824      	ldr	r0, [pc, #144]	@ (8000ff8 <Start_task_read_sensors+0x1e8>)
 8000f66:	f002 f8a3 	bl	80030b0 <HAL_GPIO_WritePin>
	  // Check if no errors were detected
	  if ((SPI_buffer & no_error_mask) == no_error_mask) {
 8000f6a:	89fb      	ldrh	r3, [r7, #14]
 8000f6c:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000f70:	4013      	ands	r3, r2
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d117      	bne.n	8000fac <Start_task_read_sensors+0x19c>
		  // Get the pressure data using a bit mask and right shift operator to get rid of parity bit
		  SPI_buffer = (SPI_buffer & data_mask) >> 1;
 8000f7c:	89fb      	ldrh	r3, [r7, #14]
 8000f7e:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8000f82:	4013      	ands	r3, r2
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	085b      	lsrs	r3, r3, #1
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	81fb      	strh	r3, [r7, #14]
		  // Convert pressure from LSB to Bar using transfer function from data sheet
		  pod_pressure = ((float)SPI_buffer - offs_p)/S_p; // Bar
 8000f8c:	89fb      	ldrh	r3, [r7, #14]
 8000f8e:	ee07 3a90 	vmov	s15, r3
 8000f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f96:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800100c <Start_task_read_sensors+0x1fc>
 8000f9a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f9e:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001010 <Start_task_read_sensors+0x200>
 8000fa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa6:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <Start_task_read_sensors+0x1f4>)
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
	  }
	  // END Read pod pressure sensor (KP264 on PCB) -------------------------------------------------------------------------------


	  HAL_GPIO_TogglePin(GPIOB, PRS_Ready_Pin);
 8000fac:	2140      	movs	r1, #64	@ 0x40
 8000fae:	4812      	ldr	r0, [pc, #72]	@ (8000ff8 <Start_task_read_sensors+0x1e8>)
 8000fb0:	f002 f896 	bl	80030e0 <HAL_GPIO_TogglePin>
	  osDelay(100);
 8000fb4:	2064      	movs	r0, #100	@ 0x64
 8000fb6:	f004 f913 	bl	80051e0 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, PRS_Ready_Pin);
 8000fba:	2140      	movs	r1, #64	@ 0x40
 8000fbc:	480e      	ldr	r0, [pc, #56]	@ (8000ff8 <Start_task_read_sensors+0x1e8>)
 8000fbe:	f002 f88f 	bl	80030e0 <HAL_GPIO_TogglePin>
	  osDelay(100);
 8000fc2:	2064      	movs	r0, #100	@ 0x64
 8000fc4:	f004 f90c 	bl	80051e0 <osDelay>
  {
 8000fc8:	e726      	b.n	8000e18 <Start_task_read_sensors+0x8>
 8000fca:	bf00      	nop
 8000fcc:	f3af 8000 	nop.w
 8000fd0:	00000000 	.word	0x00000000
 8000fd4:	40c38800 	.word	0x40c38800
 8000fd8:	200000e8 	.word	0x200000e8
 8000fdc:	80080081 	.word	0x80080081
 8000fe0:	200001c0 	.word	0x200001c0
 8000fe4:	407e0000 	.word	0x407e0000
 8000fe8:	406f4000 	.word	0x406f4000
 8000fec:	409e0000 	.word	0x409e0000
 8000ff0:	2000007c 	.word	0x2000007c
 8000ff4:	200001c4 	.word	0x200001c4
 8000ff8:	48000400 	.word	0x48000400
 8000ffc:	08007de8 	.word	0x08007de8
 8001000:	20000154 	.word	0x20000154
 8001004:	200001c8 	.word	0x200001c8
 8001008:	42de0000 	.word	0x42de0000
 800100c:	c4086666 	.word	0xc4086666
 8001010:	415a3d71 	.word	0x415a3d71

08001014 <StartBlink02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink02 */
void StartBlink02(void *argument)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 800101c:	2140      	movs	r1, #64	@ 0x40
 800101e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001022:	f002 f85d 	bl	80030e0 <HAL_GPIO_TogglePin>
	  osDelay(100);
 8001026:	2064      	movs	r0, #100	@ 0x64
 8001028:	f004 f8da 	bl	80051e0 <osDelay>
	  HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 800102c:	2140      	movs	r1, #64	@ 0x40
 800102e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001032:	f002 f855 	bl	80030e0 <HAL_GPIO_TogglePin>
	  osDelay(100);
 8001036:	2064      	movs	r0, #100	@ 0x64
 8001038:	f004 f8d2 	bl	80051e0 <osDelay>
	  HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 800103c:	bf00      	nop
 800103e:	e7ed      	b.n	800101c <StartBlink02+0x8>

08001040 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d101      	bne.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001052:	f000 fa07 	bl	8001464 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40001000 	.word	0x40001000

08001064 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001068:	b672      	cpsid	i
}
 800106a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <Error_Handler+0x8>

08001070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <HAL_MspInit+0x50>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	4a11      	ldr	r2, [pc, #68]	@ (80010c0 <HAL_MspInit+0x50>)
 800107c:	f043 0301 	orr.w	r3, r3, #1
 8001080:	6613      	str	r3, [r2, #96]	@ 0x60
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <HAL_MspInit+0x50>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108e:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <HAL_MspInit+0x50>)
 8001090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001092:	4a0b      	ldr	r2, [pc, #44]	@ (80010c0 <HAL_MspInit+0x50>)
 8001094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001098:	6593      	str	r3, [r2, #88]	@ 0x58
 800109a:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <HAL_MspInit+0x50>)
 800109c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	210f      	movs	r1, #15
 80010aa:	f06f 0001 	mvn.w	r0, #1
 80010ae:	f001 fe55 	bl	8002d5c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80010b2:	f002 f8d3 	bl	800325c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40021000 	.word	0x40021000

080010c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b09c      	sub	sp, #112	@ 0x70
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	2244      	movs	r2, #68	@ 0x44
 80010e2:	2100      	movs	r1, #0
 80010e4:	4618      	mov	r0, r3
 80010e6:	f006 fd4f 	bl	8007b88 <memset>
  if(hadc->Instance==ADC1)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010f2:	d13d      	bne.n	8001170 <HAL_ADC_MspInit+0xac>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80010f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80010fa:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80010fe:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001100:	f107 0318 	add.w	r3, r7, #24
 8001104:	4618      	mov	r0, r3
 8001106:	f002 fe03 	bl	8003d10 <HAL_RCCEx_PeriphCLKConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001110:	f7ff ffa8 	bl	8001064 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001114:	4b3a      	ldr	r3, [pc, #232]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	4a39      	ldr	r2, [pc, #228]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 800111c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d10b      	bne.n	800113e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001126:	4b37      	ldr	r3, [pc, #220]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	4a36      	ldr	r2, [pc, #216]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 800112c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001132:	4b34      	ldr	r3, [pc, #208]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800113a:	617b      	str	r3, [r7, #20]
 800113c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	4b31      	ldr	r3, [pc, #196]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	4a30      	ldr	r2, [pc, #192]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114a:	4b2e      	ldr	r3, [pc, #184]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	613b      	str	r3, [r7, #16]
 8001154:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Low_Pressure_ADC_Pin;
 8001156:	2302      	movs	r3, #2
 8001158:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800115a:	2303      	movs	r3, #3
 800115c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(Low_Pressure_ADC_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001166:	4619      	mov	r1, r3
 8001168:	4827      	ldr	r0, [pc, #156]	@ (8001208 <HAL_ADC_MspInit+0x144>)
 800116a:	f001 fe1f 	bl	8002dac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800116e:	e042      	b.n	80011f6 <HAL_ADC_MspInit+0x132>
  else if(hadc->Instance==ADC2)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a25      	ldr	r2, [pc, #148]	@ (800120c <HAL_ADC_MspInit+0x148>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d13d      	bne.n	80011f6 <HAL_ADC_MspInit+0x132>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800117a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800117e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001180:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001184:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001186:	f107 0318 	add.w	r3, r7, #24
 800118a:	4618      	mov	r0, r3
 800118c:	f002 fdc0 	bl	8003d10 <HAL_RCCEx_PeriphCLKConfig>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <HAL_ADC_MspInit+0xd6>
      Error_Handler();
 8001196:	f7ff ff65 	bl	8001064 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119a:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3301      	adds	r3, #1
 80011a0:	4a17      	ldr	r2, [pc, #92]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 80011a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <HAL_ADC_MspInit+0x13c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d10b      	bne.n	80011c4 <HAL_ADC_MspInit+0x100>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011ac:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b0:	4a14      	ldr	r2, [pc, #80]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011b2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <HAL_ADC_MspInit+0x140>)
 80011d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = High_Pressure_ADC_Pin;
 80011dc:	2320      	movs	r3, #32
 80011de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e0:	2303      	movs	r3, #3
 80011e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(High_Pressure_ADC_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f2:	f001 fddb 	bl	8002dac <HAL_GPIO_Init>
}
 80011f6:	bf00      	nop
 80011f8:	3770      	adds	r7, #112	@ 0x70
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200001cc 	.word	0x200001cc
 8001204:	40021000 	.word	0x40021000
 8001208:	48000400 	.word	0x48000400
 800120c:	50000100 	.word	0x50000100

08001210 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	@ 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a17      	ldr	r2, [pc, #92]	@ (800128c <HAL_SPI_MspInit+0x7c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d128      	bne.n	8001284 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001232:	4b17      	ldr	r3, [pc, #92]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 8001234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001236:	4a16      	ldr	r2, [pc, #88]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 8001238:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800123c:	6593      	str	r3, [r2, #88]	@ 0x58
 800123e:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124e:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <HAL_SPI_MspInit+0x80>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_CS_Pin|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001262:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001274:	2305      	movs	r3, #5
 8001276:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	4805      	ldr	r0, [pc, #20]	@ (8001294 <HAL_SPI_MspInit+0x84>)
 8001280:	f001 fd94 	bl	8002dac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001284:	bf00      	nop
 8001286:	3728      	adds	r7, #40	@ 0x28
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40003800 	.word	0x40003800
 8001290:	40021000 	.word	0x40021000
 8001294:	48000400 	.word	0x48000400

08001298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08c      	sub	sp, #48	@ 0x30
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012a8:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <HAL_InitTick+0xc4>)
 80012aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ac:	4a2b      	ldr	r2, [pc, #172]	@ (800135c <HAL_InitTick+0xc4>)
 80012ae:	f043 0310 	orr.w	r3, r3, #16
 80012b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80012b4:	4b29      	ldr	r3, [pc, #164]	@ (800135c <HAL_InitTick+0xc4>)
 80012b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b8:	f003 0310 	and.w	r3, r3, #16
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c0:	f107 020c 	add.w	r2, r7, #12
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	4611      	mov	r1, r2
 80012ca:	4618      	mov	r0, r3
 80012cc:	f002 fca8 	bl	8003c20 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012d0:	f002 fc90 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 80012d4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d8:	4a21      	ldr	r2, [pc, #132]	@ (8001360 <HAL_InitTick+0xc8>)
 80012da:	fba2 2303 	umull	r2, r3, r2, r3
 80012de:	0c9b      	lsrs	r3, r3, #18
 80012e0:	3b01      	subs	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80012e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001364 <HAL_InitTick+0xcc>)
 80012e6:	4a20      	ldr	r2, [pc, #128]	@ (8001368 <HAL_InitTick+0xd0>)
 80012e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80012ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001364 <HAL_InitTick+0xcc>)
 80012ec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80012f0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80012f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001364 <HAL_InitTick+0xcc>)
 80012f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80012f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001364 <HAL_InitTick+0xcc>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fe:	4b19      	ldr	r3, [pc, #100]	@ (8001364 <HAL_InitTick+0xcc>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001304:	4817      	ldr	r0, [pc, #92]	@ (8001364 <HAL_InitTick+0xcc>)
 8001306:	f003 fb25 	bl	8004954 <HAL_TIM_Base_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001310:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001314:	2b00      	cmp	r3, #0
 8001316:	d11b      	bne.n	8001350 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001318:	4812      	ldr	r0, [pc, #72]	@ (8001364 <HAL_InitTick+0xcc>)
 800131a:	f003 fb7d 	bl	8004a18 <HAL_TIM_Base_Start_IT>
 800131e:	4603      	mov	r3, r0
 8001320:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001324:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001328:	2b00      	cmp	r3, #0
 800132a:	d111      	bne.n	8001350 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800132c:	2036      	movs	r0, #54	@ 0x36
 800132e:	f001 fd2f 	bl	8002d90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2b0f      	cmp	r3, #15
 8001336:	d808      	bhi.n	800134a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001338:	2200      	movs	r2, #0
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	2036      	movs	r0, #54	@ 0x36
 800133e:	f001 fd0d 	bl	8002d5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001342:	4a0a      	ldr	r2, [pc, #40]	@ (800136c <HAL_InitTick+0xd4>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6013      	str	r3, [r2, #0]
 8001348:	e002      	b.n	8001350 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001350:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001354:	4618      	mov	r0, r3
 8001356:	3730      	adds	r7, #48	@ 0x30
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40021000 	.word	0x40021000
 8001360:	431bde83 	.word	0x431bde83
 8001364:	200001d0 	.word	0x200001d0
 8001368:	40001000 	.word	0x40001000
 800136c:	20000004 	.word	0x20000004

08001370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <NMI_Handler+0x4>

08001378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <HardFault_Handler+0x4>

08001380 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <MemManage_Handler+0x4>

08001388 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800138c:	bf00      	nop
 800138e:	e7fd      	b.n	800138c <BusFault_Handler+0x4>

08001390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <UsageFault_Handler+0x4>

08001398 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013ac:	4802      	ldr	r0, [pc, #8]	@ (80013b8 <TIM6_DAC_IRQHandler+0x10>)
 80013ae:	f003 fb9d 	bl	8004aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200001d0 	.word	0x200001d0

080013bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <SystemInit+0x20>)
 80013c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013c6:	4a05      	ldr	r2, [pc, #20]	@ (80013dc <SystemInit+0x20>)
 80013c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013e0:	480d      	ldr	r0, [pc, #52]	@ (8001418 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80013e4:	f7ff ffea 	bl	80013bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013e8:	480c      	ldr	r0, [pc, #48]	@ (800141c <LoopForever+0x6>)
  ldr r1, =_edata
 80013ea:	490d      	ldr	r1, [pc, #52]	@ (8001420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001424 <LoopForever+0xe>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80013f0:	e002      	b.n	80013f8 <LoopCopyDataInit>

080013f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013f6:	3304      	adds	r3, #4

080013f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013fc:	d3f9      	bcc.n	80013f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001400:	4c0a      	ldr	r4, [pc, #40]	@ (800142c <LoopForever+0x16>)
  movs r3, #0
 8001402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001404:	e001      	b.n	800140a <LoopFillZerobss>

08001406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001408:	3204      	adds	r2, #4

0800140a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800140c:	d3fb      	bcc.n	8001406 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800140e:	f006 fc19 	bl	8007c44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001412:	f7ff fafb 	bl	8000a0c <main>

08001416 <LoopForever>:

LoopForever:
    b LoopForever
 8001416:	e7fe      	b.n	8001416 <LoopForever>
  ldr   r0, =_estack
 8001418:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800141c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001420:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001424:	08007e0c 	.word	0x08007e0c
  ldr r2, =_sbss
 8001428:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800142c:	20001d48 	.word	0x20001d48

08001430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001430:	e7fe      	b.n	8001430 <ADC1_2_IRQHandler>

08001432 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800143c:	2003      	movs	r0, #3
 800143e:	f001 fc82 	bl	8002d46 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001442:	200f      	movs	r0, #15
 8001444:	f7ff ff28 	bl	8001298 <HAL_InitTick>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d002      	beq.n	8001454 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	71fb      	strb	r3, [r7, #7]
 8001452:	e001      	b.n	8001458 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001454:	f7ff fe0c 	bl	8001070 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001458:	79fb      	ldrb	r3, [r7, #7]

}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_IncTick+0x1c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_IncTick+0x20>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4413      	add	r3, r2
 8001472:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <HAL_IncTick+0x1c>)
 8001474:	6013      	str	r3, [r2, #0]
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	2000021c 	.word	0x2000021c
 8001484:	20000008 	.word	0x20000008

08001488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  return uwTick;
 800148c:	4b03      	ldr	r3, [pc, #12]	@ (800149c <HAL_GetTick+0x14>)
 800148e:	681b      	ldr	r3, [r3, #0]
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	2000021c 	.word	0x2000021c

080014a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	609a      	str	r2, [r3, #8]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	431a      	orrs	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	609a      	str	r2, [r3, #8]
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	3360      	adds	r3, #96	@ 0x60
 800151a:	461a      	mov	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b08      	ldr	r3, [pc, #32]	@ (800154c <LL_ADC_SetOffset+0x44>)
 800152a:	4013      	ands	r3, r2
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	4313      	orrs	r3, r2
 8001538:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001540:	bf00      	nop
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	03fff000 	.word	0x03fff000

08001550 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	3360      	adds	r3, #96	@ 0x60
 800155e:	461a      	mov	r2, r3
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001570:	4618      	mov	r0, r3
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800157c:	b480      	push	{r7}
 800157e:	b087      	sub	sp, #28
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3360      	adds	r3, #96	@ 0x60
 800158c:	461a      	mov	r2, r3
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	431a      	orrs	r2, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80015a6:	bf00      	nop
 80015a8:	371c      	adds	r7, #28
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr

080015b2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b087      	sub	sp, #28
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	3360      	adds	r3, #96	@ 0x60
 80015c2:	461a      	mov	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	431a      	orrs	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80015dc:	bf00      	nop
 80015de:	371c      	adds	r7, #28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3360      	adds	r3, #96	@ 0x60
 80015f8:	461a      	mov	r2, r3
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	431a      	orrs	r2, r3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001612:	bf00      	nop
 8001614:	371c      	adds	r7, #28
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	695b      	ldr	r3, [r3, #20]
 800162c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	431a      	orrs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	615a      	str	r2, [r3, #20]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800166a:	b480      	push	{r7}
 800166c:	b087      	sub	sp, #28
 800166e:	af00      	add	r7, sp, #0
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	60b9      	str	r1, [r7, #8]
 8001674:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	3330      	adds	r3, #48	@ 0x30
 800167a:	461a      	mov	r2, r3
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	0a1b      	lsrs	r3, r3, #8
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	f003 030c 	and.w	r3, r3, #12
 8001686:	4413      	add	r3, r2
 8001688:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	f003 031f 	and.w	r3, r3, #31
 8001694:	211f      	movs	r1, #31
 8001696:	fa01 f303 	lsl.w	r3, r1, r3
 800169a:	43db      	mvns	r3, r3
 800169c:	401a      	ands	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	0e9b      	lsrs	r3, r3, #26
 80016a2:	f003 011f 	and.w	r1, r3, #31
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	f003 031f 	and.w	r3, r3, #31
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	431a      	orrs	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80016b6:	bf00      	nop
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b087      	sub	sp, #28
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	3314      	adds	r3, #20
 80016d2:	461a      	mov	r2, r3
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	0e5b      	lsrs	r3, r3, #25
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	f003 0304 	and.w	r3, r3, #4
 80016de:	4413      	add	r3, r2
 80016e0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	0d1b      	lsrs	r3, r3, #20
 80016ea:	f003 031f 	and.w	r3, r3, #31
 80016ee:	2107      	movs	r1, #7
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3
 80016f4:	43db      	mvns	r3, r3
 80016f6:	401a      	ands	r2, r3
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	0d1b      	lsrs	r3, r3, #20
 80016fc:	f003 031f 	and.w	r3, r3, #31
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	431a      	orrs	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800170c:	bf00      	nop
 800170e:	371c      	adds	r7, #28
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001730:	43db      	mvns	r3, r3
 8001732:	401a      	ands	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f003 0318 	and.w	r3, r3, #24
 800173a:	4908      	ldr	r1, [pc, #32]	@ (800175c <LL_ADC_SetChannelSingleDiff+0x44>)
 800173c:	40d9      	lsrs	r1, r3
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	400b      	ands	r3, r1
 8001742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001746:	431a      	orrs	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	0007ffff 	.word	0x0007ffff

08001760 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 031f 	and.w	r3, r3, #31
}
 8001770:	4618      	mov	r0, r3
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80017a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6093      	str	r3, [r2, #8]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017d0:	d101      	bne.n	80017d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80017f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001820:	d101      	bne.n	8001826 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001822:	2301      	movs	r3, #1
 8001824:	e000      	b.n	8001828 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001826:	2300      	movs	r3, #0
}
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001844:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001848:	f043 0201 	orr.w	r2, r3, #1
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800186c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001870:	f043 0202 	orr.w	r2, r3, #2
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b01      	cmp	r3, #1
 8001896:	d101      	bne.n	800189c <LL_ADC_IsEnabled+0x18>
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <LL_ADC_IsEnabled+0x1a>
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d101      	bne.n	80018c2 <LL_ADC_IsDisableOngoing+0x18>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <LL_ADC_IsDisableOngoing+0x1a>
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018e4:	f043 0204 	orr.w	r2, r3, #4
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d101      	bne.n	8001910 <LL_ADC_REG_IsConversionOngoing+0x18>
 800190c:	2301      	movs	r3, #1
 800190e:	e000      	b.n	8001912 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b08      	cmp	r3, #8
 8001930:	d101      	bne.n	8001936 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001932:	2301      	movs	r3, #1
 8001934:	e000      	b.n	8001938 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001944:	b590      	push	{r4, r7, lr}
 8001946:	b089      	sub	sp, #36	@ 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001950:	2300      	movs	r3, #0
 8001952:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e167      	b.n	8001c2e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001968:	2b00      	cmp	r3, #0
 800196a:	d109      	bne.n	8001980 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fba9 	bl	80010c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff19 	bl	80017bc <LL_ADC_IsDeepPowerDownEnabled>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d004      	beq.n	800199a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff feff 	bl	8001798 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff ff34 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d115      	bne.n	80019d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff18 	bl	80017e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019b4:	4ba0      	ldr	r3, [pc, #640]	@ (8001c38 <HAL_ADC_Init+0x2f4>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	099b      	lsrs	r3, r3, #6
 80019ba:	4aa0      	ldr	r2, [pc, #640]	@ (8001c3c <HAL_ADC_Init+0x2f8>)
 80019bc:	fba2 2303 	umull	r2, r3, r2, r3
 80019c0:	099b      	lsrs	r3, r3, #6
 80019c2:	3301      	adds	r3, #1
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019c8:	e002      	b.n	80019d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f9      	bne.n	80019ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff ff16 	bl	800180c <LL_ADC_IsInternalRegulatorEnabled>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10d      	bne.n	8001a02 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ea:	f043 0210 	orr.w	r2, r3, #16
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f6:	f043 0201 	orr.w	r2, r3, #1
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff ff76 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001a0c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 8100 	bne.w	8001c1c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	f040 80fc 	bne.w	8001c1c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a28:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a2c:	f043 0202 	orr.w	r2, r3, #2
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff23 	bl	8001884 <LL_ADC_IsEnabled>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d111      	bne.n	8001a68 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a44:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001a48:	f7ff ff1c 	bl	8001884 <LL_ADC_IsEnabled>
 8001a4c:	4604      	mov	r4, r0
 8001a4e:	487c      	ldr	r0, [pc, #496]	@ (8001c40 <HAL_ADC_Init+0x2fc>)
 8001a50:	f7ff ff18 	bl	8001884 <LL_ADC_IsEnabled>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4323      	orrs	r3, r4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d105      	bne.n	8001a68 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	4619      	mov	r1, r3
 8001a62:	4878      	ldr	r0, [pc, #480]	@ (8001c44 <HAL_ADC_Init+0x300>)
 8001a64:	f7ff fd1c 	bl	80014a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	7f5b      	ldrb	r3, [r3, #29]
 8001a6c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a72:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001a78:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a7e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a86:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d106      	bne.n	8001aa4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	045b      	lsls	r3, r3, #17
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d009      	beq.n	8001ac0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	4b60      	ldr	r3, [pc, #384]	@ (8001c48 <HAL_ADC_Init+0x304>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	69b9      	ldr	r1, [r7, #24]
 8001ad0:	430b      	orrs	r3, r1
 8001ad2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ff15 	bl	800191e <LL_ADC_INJ_IsConversionOngoing>
 8001af4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d16d      	bne.n	8001bd8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d16a      	bne.n	8001bd8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b06:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b0e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b1e:	f023 0302 	bic.w	r3, r3, #2
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	69b9      	ldr	r1, [r7, #24]
 8001b28:	430b      	orrs	r3, r1
 8001b2a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d017      	beq.n	8001b64 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	691a      	ldr	r2, [r3, #16]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001b42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001b4c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001b50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6911      	ldr	r1, [r2, #16]
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	6812      	ldr	r2, [r2, #0]
 8001b5c:	430b      	orrs	r3, r1
 8001b5e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001b62:	e013      	b.n	8001b8c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	691a      	ldr	r2, [r3, #16]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001b72:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001b84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b88:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d118      	bne.n	8001bc8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ba0:	f023 0304 	bic.w	r3, r3, #4
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bac:	4311      	orrs	r1, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001bb2:	4311      	orrs	r1, r2
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f042 0201 	orr.w	r2, r2, #1
 8001bc4:	611a      	str	r2, [r3, #16]
 8001bc6:	e007      	b.n	8001bd8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	691a      	ldr	r2, [r3, #16]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 0201 	bic.w	r2, r2, #1
 8001bd6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d10c      	bne.n	8001bfa <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f023 010f 	bic.w	r1, r3, #15
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	1e5a      	subs	r2, r3, #1
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bf8:	e007      	b.n	8001c0a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 020f 	bic.w	r2, r2, #15
 8001c08:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c0e:	f023 0303 	bic.w	r3, r3, #3
 8001c12:	f043 0201 	orr.w	r2, r3, #1
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c1a:	e007      	b.n	8001c2c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c20:	f043 0210 	orr.w	r2, r3, #16
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3724      	adds	r7, #36	@ 0x24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd90      	pop	{r4, r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000000 	.word	0x20000000
 8001c3c:	053e2d63 	.word	0x053e2d63
 8001c40:	50000100 	.word	0x50000100
 8001c44:	50000300 	.word	0x50000300
 8001c48:	fff04007 	.word	0xfff04007

08001c4c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c54:	4859      	ldr	r0, [pc, #356]	@ (8001dbc <HAL_ADC_Start+0x170>)
 8001c56:	f7ff fd83 	bl	8001760 <LL_ADC_GetMultimode>
 8001c5a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fe49 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f040 809f 	bne.w	8001dac <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d101      	bne.n	8001c7c <HAL_ADC_Start+0x30>
 8001c78:	2302      	movs	r3, #2
 8001c7a:	e09a      	b.n	8001db2 <HAL_ADC_Start+0x166>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 fd73 	bl	8002770 <ADC_Enable>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c8e:	7dfb      	ldrb	r3, [r7, #23]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f040 8086 	bne.w	8001da2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a44      	ldr	r2, [pc, #272]	@ (8001dc0 <HAL_ADC_Start+0x174>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d002      	beq.n	8001cba <HAL_ADC_Start+0x6e>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	e001      	b.n	8001cbe <HAL_ADC_Start+0x72>
 8001cba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6812      	ldr	r2, [r2, #0]
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d002      	beq.n	8001ccc <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d105      	bne.n	8001cd8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ce4:	d106      	bne.n	8001cf4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cea:	f023 0206 	bic.w	r2, r3, #6
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	661a      	str	r2, [r3, #96]	@ 0x60
 8001cf2:	e002      	b.n	8001cfa <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	221c      	movs	r2, #28
 8001d00:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc0 <HAL_ADC_Start+0x174>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d002      	beq.n	8001d1a <HAL_ADC_Start+0xce>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	e001      	b.n	8001d1e <HAL_ADC_Start+0xd2>
 8001d1a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d008      	beq.n	8001d38 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d005      	beq.n	8001d38 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b05      	cmp	r3, #5
 8001d30:	d002      	beq.n	8001d38 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	2b09      	cmp	r3, #9
 8001d36:	d114      	bne.n	8001d62 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d007      	beq.n	8001d56 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff fdb8 	bl	80018d0 <LL_ADC_REG_StartConversion>
 8001d60:	e026      	b.n	8001db0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d66:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a13      	ldr	r2, [pc, #76]	@ (8001dc0 <HAL_ADC_Start+0x174>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d002      	beq.n	8001d7e <HAL_ADC_Start+0x132>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	e001      	b.n	8001d82 <HAL_ADC_Start+0x136>
 8001d7e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d82:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d00f      	beq.n	8001db0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d94:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d98:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001da0:	e006      	b.n	8001db0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001daa:	e001      	b.n	8001db0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001dac:	2302      	movs	r3, #2
 8001dae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001db0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	50000300 	.word	0x50000300
 8001dc0:	50000100 	.word	0x50000100

08001dc4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dce:	4867      	ldr	r0, [pc, #412]	@ (8001f6c <HAL_ADC_PollForConversion+0x1a8>)
 8001dd0:	f7ff fcc6 	bl	8001760 <LL_ADC_GetMultimode>
 8001dd4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d102      	bne.n	8001de4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001dde:	2308      	movs	r3, #8
 8001de0:	61fb      	str	r3, [r7, #28]
 8001de2:	e02a      	b.n	8001e3a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d005      	beq.n	8001df6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	2b05      	cmp	r3, #5
 8001dee:	d002      	beq.n	8001df6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	2b09      	cmp	r3, #9
 8001df4:	d111      	bne.n	8001e1a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d007      	beq.n	8001e14 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e08:	f043 0220 	orr.w	r2, r3, #32
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e0a6      	b.n	8001f62 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001e14:	2304      	movs	r3, #4
 8001e16:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001e18:	e00f      	b.n	8001e3a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001e1a:	4854      	ldr	r0, [pc, #336]	@ (8001f6c <HAL_ADC_PollForConversion+0x1a8>)
 8001e1c:	f7ff fcae 	bl	800177c <LL_ADC_GetMultiDMATransfer>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d007      	beq.n	8001e36 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2a:	f043 0220 	orr.w	r2, r3, #32
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e095      	b.n	8001f62 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001e36:	2304      	movs	r3, #4
 8001e38:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001e3a:	f7ff fb25 	bl	8001488 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e40:	e021      	b.n	8001e86 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e48:	d01d      	beq.n	8001e86 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001e4a:	f7ff fb1d 	bl	8001488 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d302      	bcc.n	8001e60 <HAL_ADC_PollForConversion+0x9c>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d112      	bne.n	8001e86 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10b      	bne.n	8001e86 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e72:	f043 0204 	orr.w	r2, r3, #4
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e06d      	b.n	8001f62 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0d6      	beq.n	8001e42 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fbcd 	bl	8001644 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01c      	beq.n	8001eea <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	7f5b      	ldrb	r3, [r3, #29]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d118      	bne.n	8001eea <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b08      	cmp	r3, #8
 8001ec4:	d111      	bne.n	8001eea <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d105      	bne.n	8001eea <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee2:	f043 0201 	orr.w	r2, r3, #1
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a20      	ldr	r2, [pc, #128]	@ (8001f70 <HAL_ADC_PollForConversion+0x1ac>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d002      	beq.n	8001efa <HAL_ADC_PollForConversion+0x136>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	e001      	b.n	8001efe <HAL_ADC_PollForConversion+0x13a>
 8001efa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6812      	ldr	r2, [r2, #0]
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d008      	beq.n	8001f18 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	2b05      	cmp	r3, #5
 8001f10:	d002      	beq.n	8001f18 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2b09      	cmp	r3, #9
 8001f16:	d104      	bne.n	8001f22 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	e00d      	b.n	8001f3e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a12      	ldr	r2, [pc, #72]	@ (8001f70 <HAL_ADC_PollForConversion+0x1ac>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d002      	beq.n	8001f32 <HAL_ADC_PollForConversion+0x16e>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	e001      	b.n	8001f36 <HAL_ADC_PollForConversion+0x172>
 8001f32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f36:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d104      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2208      	movs	r2, #8
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	e008      	b.n	8001f60 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d103      	bne.n	8001f60 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	220c      	movs	r2, #12
 8001f5e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3720      	adds	r7, #32
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	50000300 	.word	0x50000300
 8001f70:	50000100 	.word	0x50000100

08001f74 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b0b6      	sub	sp, #216	@ 0xd8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d101      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x22>
 8001fae:	2302      	movs	r3, #2
 8001fb0:	e3c8      	b.n	8002744 <HAL_ADC_ConfigChannel+0x7b4>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fc9a 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f040 83ad 	bne.w	8002726 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6859      	ldr	r1, [r3, #4]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	f7ff fb46 	bl	800166a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fc88 	bl	80018f8 <LL_ADC_REG_IsConversionOngoing>
 8001fe8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fc94 	bl	800191e <LL_ADC_INJ_IsConversionOngoing>
 8001ff6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ffa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f040 81d9 	bne.w	80023b6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002004:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002008:	2b00      	cmp	r3, #0
 800200a:	f040 81d4 	bne.w	80023b6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002016:	d10f      	bne.n	8002038 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6818      	ldr	r0, [r3, #0]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2200      	movs	r2, #0
 8002022:	4619      	mov	r1, r3
 8002024:	f7ff fb4d 	bl	80016c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff faf4 	bl	800161e <LL_ADC_SetSamplingTimeCommonConfig>
 8002036:	e00e      	b.n	8002056 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	6819      	ldr	r1, [r3, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	461a      	mov	r2, r3
 8002046:	f7ff fb3c 	bl	80016c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fae4 	bl	800161e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	695a      	ldr	r2, [r3, #20]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	08db      	lsrs	r3, r3, #3
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	2b04      	cmp	r3, #4
 8002076:	d022      	beq.n	80020be <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6818      	ldr	r0, [r3, #0]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	6919      	ldr	r1, [r3, #16]
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002088:	f7ff fa3e 	bl	8001508 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6818      	ldr	r0, [r3, #0]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	6919      	ldr	r1, [r3, #16]
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	461a      	mov	r2, r3
 800209a:	f7ff fa8a 	bl	80015b2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d102      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x124>
 80020ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020b2:	e000      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x126>
 80020b4:	2300      	movs	r3, #0
 80020b6:	461a      	mov	r2, r3
 80020b8:	f7ff fa96 	bl	80015e8 <LL_ADC_SetOffsetSaturation>
 80020bc:	e17b      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2100      	movs	r1, #0
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fa43 	bl	8001550 <LL_ADC_GetOffsetChannel>
 80020ca:	4603      	mov	r3, r0
 80020cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10a      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x15a>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fa38 	bl	8001550 <LL_ADC_GetOffsetChannel>
 80020e0:	4603      	mov	r3, r0
 80020e2:	0e9b      	lsrs	r3, r3, #26
 80020e4:	f003 021f 	and.w	r2, r3, #31
 80020e8:	e01e      	b.n	8002128 <HAL_ADC_ConfigChannel+0x198>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2100      	movs	r1, #0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fa2d 	bl	8001550 <LL_ADC_GetOffsetChannel>
 80020f6:	4603      	mov	r3, r0
 80020f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002100:	fa93 f3a3 	rbit	r3, r3
 8002104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002108:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800210c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002110:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002118:	2320      	movs	r3, #32
 800211a:	e004      	b.n	8002126 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800211c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002120:	fab3 f383 	clz	r3, r3
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002130:	2b00      	cmp	r3, #0
 8002132:	d105      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x1b0>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	0e9b      	lsrs	r3, r3, #26
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	e018      	b.n	8002172 <HAL_ADC_ConfigChannel+0x1e2>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800214c:	fa93 f3a3 	rbit	r3, r3
 8002150:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002154:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002158:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800215c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002164:	2320      	movs	r3, #32
 8002166:	e004      	b.n	8002172 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002168:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800216c:	fab3 f383 	clz	r3, r3
 8002170:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002172:	429a      	cmp	r2, r3
 8002174:	d106      	bne.n	8002184 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2200      	movs	r2, #0
 800217c:	2100      	movs	r1, #0
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff f9fc 	bl	800157c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff f9e0 	bl	8001550 <LL_ADC_GetOffsetChannel>
 8002190:	4603      	mov	r3, r0
 8002192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10a      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x220>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2101      	movs	r1, #1
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff f9d5 	bl	8001550 <LL_ADC_GetOffsetChannel>
 80021a6:	4603      	mov	r3, r0
 80021a8:	0e9b      	lsrs	r3, r3, #26
 80021aa:	f003 021f 	and.w	r2, r3, #31
 80021ae:	e01e      	b.n	80021ee <HAL_ADC_ConfigChannel+0x25e>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2101      	movs	r1, #1
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff f9ca 	bl	8001550 <LL_ADC_GetOffsetChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021c6:	fa93 f3a3 	rbit	r3, r3
 80021ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80021ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80021d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80021de:	2320      	movs	r3, #32
 80021e0:	e004      	b.n	80021ec <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80021e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80021e6:	fab3 f383 	clz	r3, r3
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d105      	bne.n	8002206 <HAL_ADC_ConfigChannel+0x276>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	0e9b      	lsrs	r3, r3, #26
 8002200:	f003 031f 	and.w	r3, r3, #31
 8002204:	e018      	b.n	8002238 <HAL_ADC_ConfigChannel+0x2a8>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800221a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800221e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800222a:	2320      	movs	r3, #32
 800222c:	e004      	b.n	8002238 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800222e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002232:	fab3 f383 	clz	r3, r3
 8002236:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002238:	429a      	cmp	r2, r3
 800223a:	d106      	bne.n	800224a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2200      	movs	r2, #0
 8002242:	2101      	movs	r1, #1
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff f999 	bl	800157c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2102      	movs	r1, #2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff f97d 	bl	8001550 <LL_ADC_GetOffsetChannel>
 8002256:	4603      	mov	r3, r0
 8002258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225c:	2b00      	cmp	r3, #0
 800225e:	d10a      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x2e6>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2102      	movs	r1, #2
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff f972 	bl	8001550 <LL_ADC_GetOffsetChannel>
 800226c:	4603      	mov	r3, r0
 800226e:	0e9b      	lsrs	r3, r3, #26
 8002270:	f003 021f 	and.w	r2, r3, #31
 8002274:	e01e      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x324>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2102      	movs	r1, #2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff f967 	bl	8001550 <LL_ADC_GetOffsetChannel>
 8002282:	4603      	mov	r3, r0
 8002284:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002294:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002298:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800229c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80022a4:	2320      	movs	r3, #32
 80022a6:	e004      	b.n	80022b2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80022a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022ac:	fab3 f383 	clz	r3, r3
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d105      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x33c>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0e9b      	lsrs	r3, r3, #26
 80022c6:	f003 031f 	and.w	r3, r3, #31
 80022ca:	e016      	b.n	80022fa <HAL_ADC_ConfigChannel+0x36a>
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022d8:	fa93 f3a3 	rbit	r3, r3
 80022dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80022de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80022e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80022ec:	2320      	movs	r3, #32
 80022ee:	e004      	b.n	80022fa <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80022f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022f4:	fab3 f383 	clz	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d106      	bne.n	800230c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2200      	movs	r2, #0
 8002304:	2102      	movs	r1, #2
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff f938 	bl	800157c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2103      	movs	r1, #3
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff f91c 	bl	8001550 <LL_ADC_GetOffsetChannel>
 8002318:	4603      	mov	r3, r0
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10a      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x3a8>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2103      	movs	r1, #3
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff f911 	bl	8001550 <LL_ADC_GetOffsetChannel>
 800232e:	4603      	mov	r3, r0
 8002330:	0e9b      	lsrs	r3, r3, #26
 8002332:	f003 021f 	and.w	r2, r3, #31
 8002336:	e017      	b.n	8002368 <HAL_ADC_ConfigChannel+0x3d8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2103      	movs	r1, #3
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff f906 	bl	8001550 <LL_ADC_GetOffsetChannel>
 8002344:	4603      	mov	r3, r0
 8002346:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800234a:	fa93 f3a3 	rbit	r3, r3
 800234e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002350:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002352:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800235a:	2320      	movs	r3, #32
 800235c:	e003      	b.n	8002366 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800235e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002360:	fab3 f383 	clz	r3, r3
 8002364:	b2db      	uxtb	r3, r3
 8002366:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002370:	2b00      	cmp	r3, #0
 8002372:	d105      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x3f0>
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	0e9b      	lsrs	r3, r3, #26
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	e011      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x414>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800238e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002390:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002398:	2320      	movs	r3, #32
 800239a:	e003      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800239c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800239e:	fab3 f383 	clz	r3, r3
 80023a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d106      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2200      	movs	r2, #0
 80023ae:	2103      	movs	r1, #3
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff f8e3 	bl	800157c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fa62 	bl	8001884 <LL_ADC_IsEnabled>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f040 8140 	bne.w	8002648 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	6819      	ldr	r1, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	461a      	mov	r2, r3
 80023d6:	f7ff f99f 	bl	8001718 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	4a8f      	ldr	r2, [pc, #572]	@ (800261c <HAL_ADC_ConfigChannel+0x68c>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	f040 8131 	bne.w	8002648 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10b      	bne.n	800240e <HAL_ADC_ConfigChannel+0x47e>
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	0e9b      	lsrs	r3, r3, #26
 80023fc:	3301      	adds	r3, #1
 80023fe:	f003 031f 	and.w	r3, r3, #31
 8002402:	2b09      	cmp	r3, #9
 8002404:	bf94      	ite	ls
 8002406:	2301      	movls	r3, #1
 8002408:	2300      	movhi	r3, #0
 800240a:	b2db      	uxtb	r3, r3
 800240c:	e019      	b.n	8002442 <HAL_ADC_ConfigChannel+0x4b2>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002416:	fa93 f3a3 	rbit	r3, r3
 800241a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800241c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800241e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002420:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002426:	2320      	movs	r3, #32
 8002428:	e003      	b.n	8002432 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800242a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800242c:	fab3 f383 	clz	r3, r3
 8002430:	b2db      	uxtb	r3, r3
 8002432:	3301      	adds	r3, #1
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	2b09      	cmp	r3, #9
 800243a:	bf94      	ite	ls
 800243c:	2301      	movls	r3, #1
 800243e:	2300      	movhi	r3, #0
 8002440:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002442:	2b00      	cmp	r3, #0
 8002444:	d079      	beq.n	800253a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244e:	2b00      	cmp	r3, #0
 8002450:	d107      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x4d2>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	0e9b      	lsrs	r3, r3, #26
 8002458:	3301      	adds	r3, #1
 800245a:	069b      	lsls	r3, r3, #26
 800245c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002460:	e015      	b.n	800248e <HAL_ADC_ConfigChannel+0x4fe>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800246a:	fa93 f3a3 	rbit	r3, r3
 800246e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002472:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800247a:	2320      	movs	r3, #32
 800247c:	e003      	b.n	8002486 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800247e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002480:	fab3 f383 	clz	r3, r3
 8002484:	b2db      	uxtb	r3, r3
 8002486:	3301      	adds	r3, #1
 8002488:	069b      	lsls	r3, r3, #26
 800248a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x51e>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	3301      	adds	r3, #1
 80024a2:	f003 031f 	and.w	r3, r3, #31
 80024a6:	2101      	movs	r1, #1
 80024a8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ac:	e017      	b.n	80024de <HAL_ADC_ConfigChannel+0x54e>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024b6:	fa93 f3a3 	rbit	r3, r3
 80024ba:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80024bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024be:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80024c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80024c6:	2320      	movs	r3, #32
 80024c8:	e003      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80024ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	3301      	adds	r3, #1
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2101      	movs	r1, #1
 80024da:	fa01 f303 	lsl.w	r3, r1, r3
 80024de:	ea42 0103 	orr.w	r1, r2, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10a      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x574>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	0e9b      	lsrs	r3, r3, #26
 80024f4:	3301      	adds	r3, #1
 80024f6:	f003 021f 	and.w	r2, r3, #31
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	051b      	lsls	r3, r3, #20
 8002502:	e018      	b.n	8002536 <HAL_ADC_ConfigChannel+0x5a6>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002514:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800251c:	2320      	movs	r3, #32
 800251e:	e003      	b.n	8002528 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002522:	fab3 f383 	clz	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	3301      	adds	r3, #1
 800252a:	f003 021f 	and.w	r2, r3, #31
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002536:	430b      	orrs	r3, r1
 8002538:	e081      	b.n	800263e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x5c6>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	0e9b      	lsrs	r3, r3, #26
 800254c:	3301      	adds	r3, #1
 800254e:	069b      	lsls	r3, r3, #26
 8002550:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002554:	e015      	b.n	8002582 <HAL_ADC_ConfigChannel+0x5f2>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255e:	fa93 f3a3 	rbit	r3, r3
 8002562:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002566:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800256e:	2320      	movs	r3, #32
 8002570:	e003      	b.n	800257a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002574:	fab3 f383 	clz	r3, r3
 8002578:	b2db      	uxtb	r3, r3
 800257a:	3301      	adds	r3, #1
 800257c:	069b      	lsls	r3, r3, #26
 800257e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x612>
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	0e9b      	lsrs	r3, r3, #26
 8002594:	3301      	adds	r3, #1
 8002596:	f003 031f 	and.w	r3, r3, #31
 800259a:	2101      	movs	r1, #1
 800259c:	fa01 f303 	lsl.w	r3, r1, r3
 80025a0:	e017      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x642>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a8:	6a3b      	ldr	r3, [r7, #32]
 80025aa:	fa93 f3a3 	rbit	r3, r3
 80025ae:	61fb      	str	r3, [r7, #28]
  return result;
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80025b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80025ba:	2320      	movs	r3, #32
 80025bc:	e003      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c0:	fab3 f383 	clz	r3, r3
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	3301      	adds	r3, #1
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	2101      	movs	r1, #1
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	ea42 0103 	orr.w	r1, r2, r3
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10d      	bne.n	80025fe <HAL_ADC_ConfigChannel+0x66e>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	0e9b      	lsrs	r3, r3, #26
 80025e8:	3301      	adds	r3, #1
 80025ea:	f003 021f 	and.w	r2, r3, #31
 80025ee:	4613      	mov	r3, r2
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	4413      	add	r3, r2
 80025f4:	3b1e      	subs	r3, #30
 80025f6:	051b      	lsls	r3, r3, #20
 80025f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025fc:	e01e      	b.n	800263c <HAL_ADC_ConfigChannel+0x6ac>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	613b      	str	r3, [r7, #16]
  return result;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d104      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002616:	2320      	movs	r3, #32
 8002618:	e006      	b.n	8002628 <HAL_ADC_ConfigChannel+0x698>
 800261a:	bf00      	nop
 800261c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	fab3 f383 	clz	r3, r3
 8002626:	b2db      	uxtb	r3, r3
 8002628:	3301      	adds	r3, #1
 800262a:	f003 021f 	and.w	r2, r3, #31
 800262e:	4613      	mov	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4413      	add	r3, r2
 8002634:	3b1e      	subs	r3, #30
 8002636:	051b      	lsls	r3, r3, #20
 8002638:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800263c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002642:	4619      	mov	r1, r3
 8002644:	f7ff f83d 	bl	80016c2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4b3f      	ldr	r3, [pc, #252]	@ (800274c <HAL_ADC_ConfigChannel+0x7bc>)
 800264e:	4013      	ands	r3, r2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d071      	beq.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002654:	483e      	ldr	r0, [pc, #248]	@ (8002750 <HAL_ADC_ConfigChannel+0x7c0>)
 8002656:	f7fe ff49 	bl	80014ec <LL_ADC_GetCommonPathInternalCh>
 800265a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a3c      	ldr	r2, [pc, #240]	@ (8002754 <HAL_ADC_ConfigChannel+0x7c4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d004      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x6e2>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a3a      	ldr	r2, [pc, #232]	@ (8002758 <HAL_ADC_ConfigChannel+0x7c8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d127      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002672:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002676:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d121      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002686:	d157      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002688:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800268c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002690:	4619      	mov	r1, r3
 8002692:	482f      	ldr	r0, [pc, #188]	@ (8002750 <HAL_ADC_ConfigChannel+0x7c0>)
 8002694:	f7fe ff17 	bl	80014c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002698:	4b30      	ldr	r3, [pc, #192]	@ (800275c <HAL_ADC_ConfigChannel+0x7cc>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	099b      	lsrs	r3, r3, #6
 800269e:	4a30      	ldr	r2, [pc, #192]	@ (8002760 <HAL_ADC_ConfigChannel+0x7d0>)
 80026a0:	fba2 2303 	umull	r2, r3, r2, r3
 80026a4:	099b      	lsrs	r3, r3, #6
 80026a6:	1c5a      	adds	r2, r3, #1
 80026a8:	4613      	mov	r3, r2
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80026b2:	e002      	b.n	80026ba <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1f9      	bne.n	80026b4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026c0:	e03a      	b.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a27      	ldr	r2, [pc, #156]	@ (8002764 <HAL_ADC_ConfigChannel+0x7d4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d113      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10d      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a22      	ldr	r2, [pc, #136]	@ (8002768 <HAL_ADC_ConfigChannel+0x7d8>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d02a      	beq.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026ea:	4619      	mov	r1, r3
 80026ec:	4818      	ldr	r0, [pc, #96]	@ (8002750 <HAL_ADC_ConfigChannel+0x7c0>)
 80026ee:	f7fe feea 	bl	80014c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026f2:	e021      	b.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a1c      	ldr	r2, [pc, #112]	@ (800276c <HAL_ADC_ConfigChannel+0x7dc>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d11c      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d116      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a16      	ldr	r2, [pc, #88]	@ (8002768 <HAL_ADC_ConfigChannel+0x7d8>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d011      	beq.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002718:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800271c:	4619      	mov	r1, r3
 800271e:	480c      	ldr	r0, [pc, #48]	@ (8002750 <HAL_ADC_ConfigChannel+0x7c0>)
 8002720:	f7fe fed1 	bl	80014c6 <LL_ADC_SetCommonPathInternalCh>
 8002724:	e008      	b.n	8002738 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	f043 0220 	orr.w	r2, r3, #32
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002740:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002744:	4618      	mov	r0, r3
 8002746:	37d8      	adds	r7, #216	@ 0xd8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	80080000 	.word	0x80080000
 8002750:	50000300 	.word	0x50000300
 8002754:	c3210000 	.word	0xc3210000
 8002758:	90c00010 	.word	0x90c00010
 800275c:	20000000 	.word	0x20000000
 8002760:	053e2d63 	.word	0x053e2d63
 8002764:	c7520000 	.word	0xc7520000
 8002768:	50000100 	.word	0x50000100
 800276c:	cb840000 	.word	0xcb840000

08002770 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002778:	2300      	movs	r3, #0
 800277a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff f87f 	bl	8001884 <LL_ADC_IsEnabled>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d169      	bne.n	8002860 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	4b36      	ldr	r3, [pc, #216]	@ (800286c <ADC_Enable+0xfc>)
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00d      	beq.n	80027b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800279e:	f043 0210 	orr.w	r2, r3, #16
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027aa:	f043 0201 	orr.w	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e055      	b.n	8002862 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff f83a 	bl	8001834 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80027c0:	482b      	ldr	r0, [pc, #172]	@ (8002870 <ADC_Enable+0x100>)
 80027c2:	f7fe fe93 	bl	80014ec <LL_ADC_GetCommonPathInternalCh>
 80027c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80027c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d013      	beq.n	80027f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027d0:	4b28      	ldr	r3, [pc, #160]	@ (8002874 <ADC_Enable+0x104>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	4a28      	ldr	r2, [pc, #160]	@ (8002878 <ADC_Enable+0x108>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	099b      	lsrs	r3, r3, #6
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027ea:	e002      	b.n	80027f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f9      	bne.n	80027ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80027f8:	f7fe fe46 	bl	8001488 <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027fe:	e028      	b.n	8002852 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff f83d 	bl	8001884 <LL_ADC_IsEnabled>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d104      	bne.n	800281a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff f80d 	bl	8001834 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800281a:	f7fe fe35 	bl	8001488 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d914      	bls.n	8002852 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b01      	cmp	r3, #1
 8002834:	d00d      	beq.n	8002852 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	f043 0210 	orr.w	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002846:	f043 0201 	orr.w	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e007      	b.n	8002862 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b01      	cmp	r3, #1
 800285e:	d1cf      	bne.n	8002800 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	8000003f 	.word	0x8000003f
 8002870:	50000300 	.word	0x50000300
 8002874:	20000000 	.word	0x20000000
 8002878:	053e2d63 	.word	0x053e2d63

0800287c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff f80e 	bl	80018aa <LL_ADC_IsDisableOngoing>
 800288e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7fe fff5 	bl	8001884 <LL_ADC_IsEnabled>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d047      	beq.n	8002930 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d144      	bne.n	8002930 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 030d 	and.w	r3, r3, #13
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d10c      	bne.n	80028ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe ffcf 	bl	800185c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2203      	movs	r2, #3
 80028c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028c6:	f7fe fddf 	bl	8001488 <HAL_GetTick>
 80028ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028cc:	e029      	b.n	8002922 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d2:	f043 0210 	orr.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e023      	b.n	8002932 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028ea:	f7fe fdcd 	bl	8001488 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d914      	bls.n	8002922 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00d      	beq.n	8002922 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	f043 0210 	orr.w	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e007      	b.n	8002932 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1dc      	bne.n	80028ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <LL_ADC_IsEnabled>:
{
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <LL_ADC_IsEnabled+0x18>
 800294e:	2301      	movs	r3, #1
 8002950:	e000      	b.n	8002954 <LL_ADC_IsEnabled+0x1a>
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <LL_ADC_StartCalibration>:
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002972:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800297c:	4313      	orrs	r3, r2
 800297e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	609a      	str	r2, [r3, #8]
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <LL_ADC_IsCalibrationOnGoing>:
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029a6:	d101      	bne.n	80029ac <LL_ADC_IsCalibrationOnGoing+0x1a>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <LL_ADC_IsCalibrationOnGoing+0x1c>
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_ADC_REG_IsConversionOngoing>:
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d101      	bne.n	80029d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80029ce:	2301      	movs	r3, #1
 80029d0:	e000      	b.n	80029d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d101      	bne.n	80029fc <HAL_ADCEx_Calibration_Start+0x1c>
 80029f8:	2302      	movs	r3, #2
 80029fa:	e04d      	b.n	8002a98 <HAL_ADCEx_Calibration_Start+0xb8>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff ff39 	bl	800287c <ADC_Disable>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d136      	bne.n	8002a82 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a18:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a1c:	f023 0302 	bic.w	r3, r3, #2
 8002a20:	f043 0202 	orr.w	r2, r3, #2
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6839      	ldr	r1, [r7, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff ff96 	bl	8002960 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002a34:	e014      	b.n	8002a60 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	4a18      	ldr	r2, [pc, #96]	@ (8002aa0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d90d      	bls.n	8002a60 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	f023 0312 	bic.w	r3, r3, #18
 8002a4c:	f043 0210 	orr.w	r2, r3, #16
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e01b      	b.n	8002a98 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff ff94 	bl	8002992 <LL_ADC_IsCalibrationOnGoing>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1e2      	bne.n	8002a36 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a74:	f023 0303 	bic.w	r3, r3, #3
 8002a78:	f043 0201 	orr.w	r2, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a80:	e005      	b.n	8002a8e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a86:	f043 0210 	orr.w	r2, r3, #16
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	0004de01 	.word	0x0004de01

08002aa4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002aa4:	b590      	push	{r4, r7, lr}
 8002aa6:	b0a1      	sub	sp, #132	@ 0x84
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d101      	bne.n	8002ac2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	e08b      	b.n	8002bda <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002aca:	2300      	movs	r3, #0
 8002acc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ada:	d102      	bne.n	8002ae2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002adc:	4b41      	ldr	r3, [pc, #260]	@ (8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ade:	60bb      	str	r3, [r7, #8]
 8002ae0:	e001      	b.n	8002ae6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10b      	bne.n	8002b04 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af0:	f043 0220 	orr.w	r2, r3, #32
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e06a      	b.n	8002bda <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff ff57 	bl	80029ba <LL_ADC_REG_IsConversionOngoing>
 8002b0c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff ff51 	bl	80029ba <LL_ADC_REG_IsConversionOngoing>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d14c      	bne.n	8002bb8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002b1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d149      	bne.n	8002bb8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002b24:	4b30      	ldr	r3, [pc, #192]	@ (8002be8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002b26:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d028      	beq.n	8002b82 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002b30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b42:	035b      	lsls	r3, r3, #13
 8002b44:	430b      	orrs	r3, r1
 8002b46:	431a      	orrs	r2, r3
 8002b48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b4a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b4c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002b50:	f7ff fef3 	bl	800293a <LL_ADC_IsEnabled>
 8002b54:	4604      	mov	r4, r0
 8002b56:	4823      	ldr	r0, [pc, #140]	@ (8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002b58:	f7ff feef 	bl	800293a <LL_ADC_IsEnabled>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	4323      	orrs	r3, r4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d133      	bne.n	8002bcc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002b64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002b6c:	f023 030f 	bic.w	r3, r3, #15
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	6811      	ldr	r1, [r2, #0]
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	6892      	ldr	r2, [r2, #8]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b7e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002b80:	e024      	b.n	8002bcc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002b82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b8c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b8e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002b92:	f7ff fed2 	bl	800293a <LL_ADC_IsEnabled>
 8002b96:	4604      	mov	r4, r0
 8002b98:	4812      	ldr	r0, [pc, #72]	@ (8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002b9a:	f7ff fece 	bl	800293a <LL_ADC_IsEnabled>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	4323      	orrs	r3, r4
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d112      	bne.n	8002bcc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002ba6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002bae:	f023 030f 	bic.w	r3, r3, #15
 8002bb2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002bb4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002bb6:	e009      	b.n	8002bcc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bbc:	f043 0220 	orr.w	r2, r3, #32
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002bca:	e000      	b.n	8002bce <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002bcc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002bd6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3784      	adds	r7, #132	@ 0x84
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd90      	pop	{r4, r7, pc}
 8002be2:	bf00      	nop
 8002be4:	50000100 	.word	0x50000100
 8002be8:	50000300 	.word	0x50000300

08002bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c1e:	4a04      	ldr	r2, [pc, #16]	@ (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	60d3      	str	r3, [r2, #12]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c38:	4b04      	ldr	r3, [pc, #16]	@ (8002c4c <__NVIC_GetPriorityGrouping+0x18>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	0a1b      	lsrs	r3, r3, #8
 8002c3e:	f003 0307 	and.w	r3, r3, #7
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	db0b      	blt.n	8002c7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	f003 021f 	and.w	r2, r3, #31
 8002c68:	4907      	ldr	r1, [pc, #28]	@ (8002c88 <__NVIC_EnableIRQ+0x38>)
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	095b      	lsrs	r3, r3, #5
 8002c70:	2001      	movs	r0, #1
 8002c72:	fa00 f202 	lsl.w	r2, r0, r2
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	e000e100 	.word	0xe000e100

08002c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	6039      	str	r1, [r7, #0]
 8002c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	db0a      	blt.n	8002cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	b2da      	uxtb	r2, r3
 8002ca4:	490c      	ldr	r1, [pc, #48]	@ (8002cd8 <__NVIC_SetPriority+0x4c>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	0112      	lsls	r2, r2, #4
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	440b      	add	r3, r1
 8002cb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cb4:	e00a      	b.n	8002ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	4908      	ldr	r1, [pc, #32]	@ (8002cdc <__NVIC_SetPriority+0x50>)
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	3b04      	subs	r3, #4
 8002cc4:	0112      	lsls	r2, r2, #4
 8002cc6:	b2d2      	uxtb	r2, r2
 8002cc8:	440b      	add	r3, r1
 8002cca:	761a      	strb	r2, [r3, #24]
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	e000e100 	.word	0xe000e100
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b089      	sub	sp, #36	@ 0x24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	f1c3 0307 	rsb	r3, r3, #7
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	bf28      	it	cs
 8002cfe:	2304      	movcs	r3, #4
 8002d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3304      	adds	r3, #4
 8002d06:	2b06      	cmp	r3, #6
 8002d08:	d902      	bls.n	8002d10 <NVIC_EncodePriority+0x30>
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	3b03      	subs	r3, #3
 8002d0e:	e000      	b.n	8002d12 <NVIC_EncodePriority+0x32>
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	43da      	mvns	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	401a      	ands	r2, r3
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	43d9      	mvns	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d38:	4313      	orrs	r3, r2
         );
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3724      	adds	r7, #36	@ 0x24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7ff ff4c 	bl	8002bec <__NVIC_SetPriorityGrouping>
}
 8002d54:	bf00      	nop
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
 8002d68:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d6a:	f7ff ff63 	bl	8002c34 <__NVIC_GetPriorityGrouping>
 8002d6e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	6978      	ldr	r0, [r7, #20]
 8002d76:	f7ff ffb3 	bl	8002ce0 <NVIC_EncodePriority>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d80:	4611      	mov	r1, r2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff ff82 	bl	8002c8c <__NVIC_SetPriority>
}
 8002d88:	bf00      	nop
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff ff56 	bl	8002c50 <__NVIC_EnableIRQ>
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b087      	sub	sp, #28
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dba:	e15a      	b.n	8003072 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc8:	4013      	ands	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 814c 	beq.w	800306c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f003 0303 	and.w	r3, r3, #3
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d005      	beq.n	8002dec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d130      	bne.n	8002e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2203      	movs	r2, #3
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	4013      	ands	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e22:	2201      	movs	r2, #1
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	091b      	lsrs	r3, r3, #4
 8002e38:	f003 0201 	and.w	r2, r3, #1
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0303 	and.w	r3, r3, #3
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d017      	beq.n	8002e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	2203      	movs	r2, #3
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d123      	bne.n	8002ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	08da      	lsrs	r2, r3, #3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	3208      	adds	r2, #8
 8002e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	220f      	movs	r2, #15
 8002eae:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	08da      	lsrs	r2, r3, #3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3208      	adds	r2, #8
 8002ed8:	6939      	ldr	r1, [r7, #16]
 8002eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	2203      	movs	r2, #3
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 0203 	and.w	r2, r3, #3
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 80a6 	beq.w	800306c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f20:	4b5b      	ldr	r3, [pc, #364]	@ (8003090 <HAL_GPIO_Init+0x2e4>)
 8002f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f24:	4a5a      	ldr	r2, [pc, #360]	@ (8003090 <HAL_GPIO_Init+0x2e4>)
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f2c:	4b58      	ldr	r3, [pc, #352]	@ (8003090 <HAL_GPIO_Init+0x2e4>)
 8002f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f38:	4a56      	ldr	r2, [pc, #344]	@ (8003094 <HAL_GPIO_Init+0x2e8>)
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	089b      	lsrs	r3, r3, #2
 8002f3e:	3302      	adds	r3, #2
 8002f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f003 0303 	and.w	r3, r3, #3
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	220f      	movs	r2, #15
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f62:	d01f      	beq.n	8002fa4 <HAL_GPIO_Init+0x1f8>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a4c      	ldr	r2, [pc, #304]	@ (8003098 <HAL_GPIO_Init+0x2ec>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d019      	beq.n	8002fa0 <HAL_GPIO_Init+0x1f4>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a4b      	ldr	r2, [pc, #300]	@ (800309c <HAL_GPIO_Init+0x2f0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d013      	beq.n	8002f9c <HAL_GPIO_Init+0x1f0>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a4a      	ldr	r2, [pc, #296]	@ (80030a0 <HAL_GPIO_Init+0x2f4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d00d      	beq.n	8002f98 <HAL_GPIO_Init+0x1ec>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a49      	ldr	r2, [pc, #292]	@ (80030a4 <HAL_GPIO_Init+0x2f8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d007      	beq.n	8002f94 <HAL_GPIO_Init+0x1e8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a48      	ldr	r2, [pc, #288]	@ (80030a8 <HAL_GPIO_Init+0x2fc>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d101      	bne.n	8002f90 <HAL_GPIO_Init+0x1e4>
 8002f8c:	2305      	movs	r3, #5
 8002f8e:	e00a      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002f90:	2306      	movs	r3, #6
 8002f92:	e008      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002f94:	2304      	movs	r3, #4
 8002f96:	e006      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e004      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	e002      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e000      	b.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	f002 0203 	and.w	r2, r2, #3
 8002fac:	0092      	lsls	r2, r2, #2
 8002fae:	4093      	lsls	r3, r2
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fb6:	4937      	ldr	r1, [pc, #220]	@ (8003094 <HAL_GPIO_Init+0x2e8>)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	089b      	lsrs	r3, r3, #2
 8002fbc:	3302      	adds	r3, #2
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fc4:	4b39      	ldr	r3, [pc, #228]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fe8:	4a30      	ldr	r2, [pc, #192]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002fee:	4b2f      	ldr	r3, [pc, #188]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4313      	orrs	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003012:	4a26      	ldr	r2, [pc, #152]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003018:	4b24      	ldr	r3, [pc, #144]	@ (80030ac <HAL_GPIO_Init+0x300>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	43db      	mvns	r3, r3
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	4013      	ands	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800303c:	4a1b      	ldr	r2, [pc, #108]	@ (80030ac <HAL_GPIO_Init+0x300>)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003042:	4b1a      	ldr	r3, [pc, #104]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	43db      	mvns	r3, r3
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	4013      	ands	r3, r2
 8003050:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4313      	orrs	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003066:	4a11      	ldr	r2, [pc, #68]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	3301      	adds	r3, #1
 8003070:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	f47f ae9d 	bne.w	8002dbc <HAL_GPIO_Init+0x10>
  }
}
 8003082:	bf00      	nop
 8003084:	bf00      	nop
 8003086:	371c      	adds	r7, #28
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	40021000 	.word	0x40021000
 8003094:	40010000 	.word	0x40010000
 8003098:	48000400 	.word	0x48000400
 800309c:	48000800 	.word	0x48000800
 80030a0:	48000c00 	.word	0x48000c00
 80030a4:	48001000 	.word	0x48001000
 80030a8:	48001400 	.word	0x48001400
 80030ac:	40010400 	.word	0x40010400

080030b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	807b      	strh	r3, [r7, #2]
 80030bc:	4613      	mov	r3, r2
 80030be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030c0:	787b      	ldrb	r3, [r7, #1]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030c6:	887a      	ldrh	r2, [r7, #2]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030cc:	e002      	b.n	80030d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030ce:	887a      	ldrh	r2, [r7, #2]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	695b      	ldr	r3, [r3, #20]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030f2:	887a      	ldrh	r2, [r7, #2]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	041a      	lsls	r2, r3, #16
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	43d9      	mvns	r1, r3
 80030fe:	887b      	ldrh	r3, [r7, #2]
 8003100:	400b      	ands	r3, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	619a      	str	r2, [r3, #24]
}
 8003108:	bf00      	nop
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d141      	bne.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003122:	4b4b      	ldr	r3, [pc, #300]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800312a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312e:	d131      	bne.n	8003194 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003130:	4b47      	ldr	r3, [pc, #284]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003136:	4a46      	ldr	r2, [pc, #280]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800313c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003140:	4b43      	ldr	r3, [pc, #268]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003148:	4a41      	ldr	r2, [pc, #260]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800314e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003150:	4b40      	ldr	r3, [pc, #256]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2232      	movs	r2, #50	@ 0x32
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4a3f      	ldr	r2, [pc, #252]	@ (8003258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	0c9b      	lsrs	r3, r3, #18
 8003162:	3301      	adds	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003166:	e002      	b.n	800316e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3b01      	subs	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800317a:	d102      	bne.n	8003182 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f2      	bne.n	8003168 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003182:	4b33      	ldr	r3, [pc, #204]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318e:	d158      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e057      	b.n	8003244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003194:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800319a:	4a2d      	ldr	r2, [pc, #180]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800319c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031a4:	e04d      	b.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ac:	d141      	bne.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031ae:	4b28      	ldr	r3, [pc, #160]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ba:	d131      	bne.n	8003220 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031bc:	4b24      	ldr	r3, [pc, #144]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031c2:	4a23      	ldr	r2, [pc, #140]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031cc:	4b20      	ldr	r3, [pc, #128]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2232      	movs	r2, #50	@ 0x32
 80031e2:	fb02 f303 	mul.w	r3, r2, r3
 80031e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031e8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ec:	0c9b      	lsrs	r3, r3, #18
 80031ee:	3301      	adds	r3, #1
 80031f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f2:	e002      	b.n	80031fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031fa:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003206:	d102      	bne.n	800320e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f2      	bne.n	80031f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320e:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800321a:	d112      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e011      	b.n	8003244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003226:	4a0a      	ldr	r2, [pc, #40]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800322c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003230:	e007      	b.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003232:	4b07      	ldr	r3, [pc, #28]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800323a:	4a05      	ldr	r2, [pc, #20]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800323c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003240:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	40007000 	.word	0x40007000
 8003254:	20000000 	.word	0x20000000
 8003258:	431bde83 	.word	0x431bde83

0800325c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003260:	4b05      	ldr	r3, [pc, #20]	@ (8003278 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	4a04      	ldr	r2, [pc, #16]	@ (8003278 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003266:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800326a:	6093      	str	r3, [r2, #8]
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40007000 	.word	0x40007000

0800327c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e2fe      	b.n	800388c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d075      	beq.n	8003386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800329a:	4b97      	ldr	r3, [pc, #604]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 030c 	and.w	r3, r3, #12
 80032a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032a4:	4b94      	ldr	r3, [pc, #592]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	d102      	bne.n	80032ba <HAL_RCC_OscConfig+0x3e>
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2b03      	cmp	r3, #3
 80032b8:	d002      	beq.n	80032c0 <HAL_RCC_OscConfig+0x44>
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d10b      	bne.n	80032d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c0:	4b8d      	ldr	r3, [pc, #564]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d05b      	beq.n	8003384 <HAL_RCC_OscConfig+0x108>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d157      	bne.n	8003384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e2d9      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e0:	d106      	bne.n	80032f0 <HAL_RCC_OscConfig+0x74>
 80032e2:	4b85      	ldr	r3, [pc, #532]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a84      	ldr	r2, [pc, #528]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80032e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	e01d      	b.n	800332c <HAL_RCC_OscConfig+0xb0>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032f8:	d10c      	bne.n	8003314 <HAL_RCC_OscConfig+0x98>
 80032fa:	4b7f      	ldr	r3, [pc, #508]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a7e      	ldr	r2, [pc, #504]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003304:	6013      	str	r3, [r2, #0]
 8003306:	4b7c      	ldr	r3, [pc, #496]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a7b      	ldr	r2, [pc, #492]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800330c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	e00b      	b.n	800332c <HAL_RCC_OscConfig+0xb0>
 8003314:	4b78      	ldr	r3, [pc, #480]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a77      	ldr	r2, [pc, #476]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800331a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b75      	ldr	r3, [pc, #468]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a74      	ldr	r2, [pc, #464]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800332a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d013      	beq.n	800335c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7fe f8a8 	bl	8001488 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800333c:	f7fe f8a4 	bl	8001488 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	@ 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e29e      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800334e:	4b6a      	ldr	r3, [pc, #424]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d0f0      	beq.n	800333c <HAL_RCC_OscConfig+0xc0>
 800335a:	e014      	b.n	8003386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fe f894 	bl	8001488 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003364:	f7fe f890 	bl	8001488 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	@ 0x64
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e28a      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003376:	4b60      	ldr	r3, [pc, #384]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <HAL_RCC_OscConfig+0xe8>
 8003382:	e000      	b.n	8003386 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d075      	beq.n	800347e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003392:	4b59      	ldr	r3, [pc, #356]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 030c 	and.w	r3, r3, #12
 800339a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800339c:	4b56      	ldr	r3, [pc, #344]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	2b0c      	cmp	r3, #12
 80033aa:	d102      	bne.n	80033b2 <HAL_RCC_OscConfig+0x136>
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d002      	beq.n	80033b8 <HAL_RCC_OscConfig+0x13c>
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d11f      	bne.n	80033f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033b8:	4b4f      	ldr	r3, [pc, #316]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_OscConfig+0x154>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e25d      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d0:	4b49      	ldr	r3, [pc, #292]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	4946      	ldr	r1, [pc, #280]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033e4:	4b45      	ldr	r3, [pc, #276]	@ (80034fc <HAL_RCC_OscConfig+0x280>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fd ff55 	bl	8001298 <HAL_InitTick>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d043      	beq.n	800347c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e249      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d023      	beq.n	8003448 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003400:	4b3d      	ldr	r3, [pc, #244]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a3c      	ldr	r2, [pc, #240]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800340a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe f83c 	bl	8001488 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe f838 	bl	8001488 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e232      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003426:	4b34      	ldr	r3, [pc, #208]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0f0      	beq.n	8003414 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003432:	4b31      	ldr	r3, [pc, #196]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	061b      	lsls	r3, r3, #24
 8003440:	492d      	ldr	r1, [pc, #180]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003442:	4313      	orrs	r3, r2
 8003444:	604b      	str	r3, [r1, #4]
 8003446:	e01a      	b.n	800347e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003448:	4b2b      	ldr	r3, [pc, #172]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a2a      	ldr	r2, [pc, #168]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800344e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003452:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003454:	f7fe f818 	bl	8001488 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345c:	f7fe f814 	bl	8001488 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e20e      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800346e:	4b22      	ldr	r3, [pc, #136]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x1e0>
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800347c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d041      	beq.n	800350e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01c      	beq.n	80034cc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003492:	4b19      	ldr	r3, [pc, #100]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 8003494:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003498:	4a17      	ldr	r2, [pc, #92]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a2:	f7fd fff1 	bl	8001488 <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034aa:	f7fd ffed 	bl	8001488 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e1e7      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034bc:	4b0e      	ldr	r3, [pc, #56]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80034be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0ef      	beq.n	80034aa <HAL_RCC_OscConfig+0x22e>
 80034ca:	e020      	b.n	800350e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034cc:	4b0a      	ldr	r3, [pc, #40]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80034ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034d2:	4a09      	ldr	r2, [pc, #36]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80034d4:	f023 0301 	bic.w	r3, r3, #1
 80034d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034dc:	f7fd ffd4 	bl	8001488 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034e2:	e00d      	b.n	8003500 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e4:	f7fd ffd0 	bl	8001488 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d906      	bls.n	8003500 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e1ca      	b.n	800388c <HAL_RCC_OscConfig+0x610>
 80034f6:	bf00      	nop
 80034f8:	40021000 	.word	0x40021000
 80034fc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003500:	4b8c      	ldr	r3, [pc, #560]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003502:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1ea      	bne.n	80034e4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b00      	cmp	r3, #0
 8003518:	f000 80a6 	beq.w	8003668 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800351c:	2300      	movs	r3, #0
 800351e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003520:	4b84      	ldr	r3, [pc, #528]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_RCC_OscConfig+0x2b4>
 800352c:	2301      	movs	r3, #1
 800352e:	e000      	b.n	8003532 <HAL_RCC_OscConfig+0x2b6>
 8003530:	2300      	movs	r3, #0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00d      	beq.n	8003552 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003536:	4b7f      	ldr	r3, [pc, #508]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353a:	4a7e      	ldr	r2, [pc, #504]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800353c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003540:	6593      	str	r3, [r2, #88]	@ 0x58
 8003542:	4b7c      	ldr	r3, [pc, #496]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800354e:	2301      	movs	r3, #1
 8003550:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003552:	4b79      	ldr	r3, [pc, #484]	@ (8003738 <HAL_RCC_OscConfig+0x4bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355a:	2b00      	cmp	r3, #0
 800355c:	d118      	bne.n	8003590 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800355e:	4b76      	ldr	r3, [pc, #472]	@ (8003738 <HAL_RCC_OscConfig+0x4bc>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a75      	ldr	r2, [pc, #468]	@ (8003738 <HAL_RCC_OscConfig+0x4bc>)
 8003564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800356a:	f7fd ff8d 	bl	8001488 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003572:	f7fd ff89 	bl	8001488 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e183      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003584:	4b6c      	ldr	r3, [pc, #432]	@ (8003738 <HAL_RCC_OscConfig+0x4bc>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f0      	beq.n	8003572 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d108      	bne.n	80035aa <HAL_RCC_OscConfig+0x32e>
 8003598:	4b66      	ldr	r3, [pc, #408]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800359e:	4a65      	ldr	r2, [pc, #404]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035a8:	e024      	b.n	80035f4 <HAL_RCC_OscConfig+0x378>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	2b05      	cmp	r3, #5
 80035b0:	d110      	bne.n	80035d4 <HAL_RCC_OscConfig+0x358>
 80035b2:	4b60      	ldr	r3, [pc, #384]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b8:	4a5e      	ldr	r2, [pc, #376]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035ba:	f043 0304 	orr.w	r3, r3, #4
 80035be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c8:	4a5a      	ldr	r2, [pc, #360]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035ca:	f043 0301 	orr.w	r3, r3, #1
 80035ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035d2:	e00f      	b.n	80035f4 <HAL_RCC_OscConfig+0x378>
 80035d4:	4b57      	ldr	r3, [pc, #348]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	4a56      	ldr	r2, [pc, #344]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035dc:	f023 0301 	bic.w	r3, r3, #1
 80035e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035e4:	4b53      	ldr	r3, [pc, #332]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ea:	4a52      	ldr	r2, [pc, #328]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80035ec:	f023 0304 	bic.w	r3, r3, #4
 80035f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d016      	beq.n	800362a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035fc:	f7fd ff44 	bl	8001488 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003602:	e00a      	b.n	800361a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003604:	f7fd ff40 	bl	8001488 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003612:	4293      	cmp	r3, r2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e138      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800361a:	4b46      	ldr	r3, [pc, #280]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800361c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0ed      	beq.n	8003604 <HAL_RCC_OscConfig+0x388>
 8003628:	e015      	b.n	8003656 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362a:	f7fd ff2d 	bl	8001488 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003630:	e00a      	b.n	8003648 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003632:	f7fd ff29 	bl	8001488 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003640:	4293      	cmp	r3, r2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e121      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003648:	4b3a      	ldr	r3, [pc, #232]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1ed      	bne.n	8003632 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003656:	7ffb      	ldrb	r3, [r7, #31]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d105      	bne.n	8003668 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800365c:	4b35      	ldr	r3, [pc, #212]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800365e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003660:	4a34      	ldr	r2, [pc, #208]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003662:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003666:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b00      	cmp	r3, #0
 8003672:	d03c      	beq.n	80036ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01c      	beq.n	80036b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800367c:	4b2d      	ldr	r3, [pc, #180]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 800367e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003682:	4a2c      	ldr	r2, [pc, #176]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003684:	f043 0301 	orr.w	r3, r3, #1
 8003688:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368c:	f7fd fefc 	bl	8001488 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003694:	f7fd fef8 	bl	8001488 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e0f2      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036a6:	4b23      	ldr	r3, [pc, #140]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80036a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0ef      	beq.n	8003694 <HAL_RCC_OscConfig+0x418>
 80036b4:	e01b      	b.n	80036ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80036b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80036be:	f023 0301 	bic.w	r3, r3, #1
 80036c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c6:	f7fd fedf 	bl	8001488 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036ce:	f7fd fedb 	bl	8001488 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e0d5      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036e0:	4b14      	ldr	r3, [pc, #80]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80036e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1ef      	bne.n	80036ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 80c9 	beq.w	800388a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 030c 	and.w	r3, r3, #12
 8003700:	2b0c      	cmp	r3, #12
 8003702:	f000 8083 	beq.w	800380c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d15e      	bne.n	80037cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370e:	4b09      	ldr	r3, [pc, #36]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a08      	ldr	r2, [pc, #32]	@ (8003734 <HAL_RCC_OscConfig+0x4b8>)
 8003714:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371a:	f7fd feb5 	bl	8001488 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003720:	e00c      	b.n	800373c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003722:	f7fd feb1 	bl	8001488 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d905      	bls.n	800373c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e0ab      	b.n	800388c <HAL_RCC_OscConfig+0x610>
 8003734:	40021000 	.word	0x40021000
 8003738:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800373c:	4b55      	ldr	r3, [pc, #340]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1ec      	bne.n	8003722 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003748:	4b52      	ldr	r3, [pc, #328]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800374a:	68da      	ldr	r2, [r3, #12]
 800374c:	4b52      	ldr	r3, [pc, #328]	@ (8003898 <HAL_RCC_OscConfig+0x61c>)
 800374e:	4013      	ands	r3, r2
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6a11      	ldr	r1, [r2, #32]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003758:	3a01      	subs	r2, #1
 800375a:	0112      	lsls	r2, r2, #4
 800375c:	4311      	orrs	r1, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003762:	0212      	lsls	r2, r2, #8
 8003764:	4311      	orrs	r1, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800376a:	0852      	lsrs	r2, r2, #1
 800376c:	3a01      	subs	r2, #1
 800376e:	0552      	lsls	r2, r2, #21
 8003770:	4311      	orrs	r1, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003776:	0852      	lsrs	r2, r2, #1
 8003778:	3a01      	subs	r2, #1
 800377a:	0652      	lsls	r2, r2, #25
 800377c:	4311      	orrs	r1, r2
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003782:	06d2      	lsls	r2, r2, #27
 8003784:	430a      	orrs	r2, r1
 8003786:	4943      	ldr	r1, [pc, #268]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 8003788:	4313      	orrs	r3, r2
 800378a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800378c:	4b41      	ldr	r3, [pc, #260]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a40      	ldr	r2, [pc, #256]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 8003792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003796:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003798:	4b3e      	ldr	r3, [pc, #248]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	4a3d      	ldr	r2, [pc, #244]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800379e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a4:	f7fd fe70 	bl	8001488 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ac:	f7fd fe6c 	bl	8001488 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e066      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037be:	4b35      	ldr	r3, [pc, #212]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <HAL_RCC_OscConfig+0x530>
 80037ca:	e05e      	b.n	800388a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037cc:	4b31      	ldr	r3, [pc, #196]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a30      	ldr	r2, [pc, #192]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 80037d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d8:	f7fd fe56 	bl	8001488 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e0:	f7fd fe52 	bl	8001488 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e04c      	b.n	800388c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037f2:	4b28      	ldr	r3, [pc, #160]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80037fe:	4b25      	ldr	r3, [pc, #148]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	4924      	ldr	r1, [pc, #144]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 8003804:	4b25      	ldr	r3, [pc, #148]	@ (800389c <HAL_RCC_OscConfig+0x620>)
 8003806:	4013      	ands	r3, r2
 8003808:	60cb      	str	r3, [r1, #12]
 800380a:	e03e      	b.n	800388a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	69db      	ldr	r3, [r3, #28]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e039      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003818:	4b1e      	ldr	r3, [pc, #120]	@ (8003894 <HAL_RCC_OscConfig+0x618>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f003 0203 	and.w	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	429a      	cmp	r2, r3
 800382a:	d12c      	bne.n	8003886 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003836:	3b01      	subs	r3, #1
 8003838:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800383a:	429a      	cmp	r2, r3
 800383c:	d123      	bne.n	8003886 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003848:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d11b      	bne.n	8003886 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003858:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d113      	bne.n	8003886 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003868:	085b      	lsrs	r3, r3, #1
 800386a:	3b01      	subs	r3, #1
 800386c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d109      	bne.n	8003886 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800387c:	085b      	lsrs	r3, r3, #1
 800387e:	3b01      	subs	r3, #1
 8003880:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003882:	429a      	cmp	r2, r3
 8003884:	d001      	beq.n	800388a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3720      	adds	r7, #32
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	019f800c 	.word	0x019f800c
 800389c:	feeefffc 	.word	0xfeeefffc

080038a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e11e      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038b8:	4b91      	ldr	r3, [pc, #580]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 030f 	and.w	r3, r3, #15
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d910      	bls.n	80038e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c6:	4b8e      	ldr	r3, [pc, #568]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 020f 	bic.w	r2, r3, #15
 80038ce:	498c      	ldr	r1, [pc, #560]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d6:	4b8a      	ldr	r3, [pc, #552]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 030f 	and.w	r3, r3, #15
 80038de:	683a      	ldr	r2, [r7, #0]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d001      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e106      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d073      	beq.n	80039dc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	2b03      	cmp	r3, #3
 80038fa:	d129      	bne.n	8003950 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038fc:	4b81      	ldr	r3, [pc, #516]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d101      	bne.n	800390c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e0f4      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800390c:	f000 f9ba 	bl	8003c84 <RCC_GetSysClockFreqFromPLLSource>
 8003910:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4a7c      	ldr	r2, [pc, #496]	@ (8003b08 <HAL_RCC_ClockConfig+0x268>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d93f      	bls.n	800399a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800391a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d009      	beq.n	800393a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800392e:	2b00      	cmp	r3, #0
 8003930:	d033      	beq.n	800399a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12f      	bne.n	800399a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800393a:	4b72      	ldr	r3, [pc, #456]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003942:	4a70      	ldr	r2, [pc, #448]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003948:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800394a:	2380      	movs	r3, #128	@ 0x80
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	e024      	b.n	800399a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d107      	bne.n	8003968 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003958:	4b6a      	ldr	r3, [pc, #424]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d109      	bne.n	8003978 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0c6      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003968:	4b66      	ldr	r3, [pc, #408]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0be      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003978:	f000 f8ce 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 800397c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	4a61      	ldr	r2, [pc, #388]	@ (8003b08 <HAL_RCC_ClockConfig+0x268>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d909      	bls.n	800399a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003986:	4b5f      	ldr	r3, [pc, #380]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800398e:	4a5d      	ldr	r2, [pc, #372]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003994:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003996:	2380      	movs	r3, #128	@ 0x80
 8003998:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b5a      	ldr	r3, [pc, #360]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4957      	ldr	r1, [pc, #348]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039ac:	f7fd fd6c 	bl	8001488 <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fd fd68 	bl	8001488 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e095      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b4e      	ldr	r3, [pc, #312]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0302 	and.w	r3, r3, #2
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d023      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d005      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039f4:	4b43      	ldr	r3, [pc, #268]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	4a42      	ldr	r2, [pc, #264]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 80039fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039fe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d007      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a0c:	4b3d      	ldr	r3, [pc, #244]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a14:	4a3b      	ldr	r2, [pc, #236]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a1c:	4b39      	ldr	r3, [pc, #228]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	4936      	ldr	r1, [pc, #216]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	608b      	str	r3, [r1, #8]
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b80      	cmp	r3, #128	@ 0x80
 8003a34:	d105      	bne.n	8003a42 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a36:	4b33      	ldr	r3, [pc, #204]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	4a32      	ldr	r2, [pc, #200]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a40:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a42:	4b2f      	ldr	r3, [pc, #188]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d21d      	bcs.n	8003a8c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a50:	4b2b      	ldr	r3, [pc, #172]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f023 020f 	bic.w	r2, r3, #15
 8003a58:	4929      	ldr	r1, [pc, #164]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a60:	f7fd fd12 	bl	8001488 <HAL_GetTick>
 8003a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	e00a      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a68:	f7fd fd0e 	bl	8001488 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e03b      	b.n	8003af6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a7e:	4b20      	ldr	r3, [pc, #128]	@ (8003b00 <HAL_RCC_ClockConfig+0x260>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d1ed      	bne.n	8003a68 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0304 	and.w	r3, r3, #4
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a98:	4b1a      	ldr	r3, [pc, #104]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4917      	ldr	r1, [pc, #92]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d009      	beq.n	8003aca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ab6:	4b13      	ldr	r3, [pc, #76]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	490f      	ldr	r1, [pc, #60]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003aca:	f000 f825 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <HAL_RCC_ClockConfig+0x264>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	091b      	lsrs	r3, r3, #4
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	490c      	ldr	r1, [pc, #48]	@ (8003b0c <HAL_RCC_ClockConfig+0x26c>)
 8003adc:	5ccb      	ldrb	r3, [r1, r3]
 8003ade:	f003 031f 	and.w	r3, r3, #31
 8003ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8003b10 <HAL_RCC_ClockConfig+0x270>)
 8003ae8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003aea:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <HAL_RCC_ClockConfig+0x274>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7fd fbd2 	bl	8001298 <HAL_InitTick>
 8003af4:	4603      	mov	r3, r0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40022000 	.word	0x40022000
 8003b04:	40021000 	.word	0x40021000
 8003b08:	04c4b400 	.word	0x04c4b400
 8003b0c:	08007dec 	.word	0x08007dec
 8003b10:	20000000 	.word	0x20000000
 8003b14:	20000004 	.word	0x20000004

08003b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d102      	bne.n	8003b30 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b2c:	613b      	str	r3, [r7, #16]
 8003b2e:	e047      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b30:	4b27      	ldr	r3, [pc, #156]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d102      	bne.n	8003b42 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b3c:	4b26      	ldr	r3, [pc, #152]	@ (8003bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	e03e      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b42:	4b23      	ldr	r3, [pc, #140]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 030c 	and.w	r3, r3, #12
 8003b4a:	2b0c      	cmp	r3, #12
 8003b4c:	d136      	bne.n	8003bbc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b4e:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b58:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	091b      	lsrs	r3, r3, #4
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	3301      	adds	r3, #1
 8003b64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d10c      	bne.n	8003b86 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b74:	4a16      	ldr	r2, [pc, #88]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b76:	68d2      	ldr	r2, [r2, #12]
 8003b78:	0a12      	lsrs	r2, r2, #8
 8003b7a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
 8003b82:	617b      	str	r3, [r7, #20]
      break;
 8003b84:	e00c      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b86:	4a13      	ldr	r2, [pc, #76]	@ (8003bd4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8e:	4a10      	ldr	r2, [pc, #64]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b90:	68d2      	ldr	r2, [r2, #12]
 8003b92:	0a12      	lsrs	r2, r2, #8
 8003b94:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b98:	fb02 f303 	mul.w	r3, r2, r3
 8003b9c:	617b      	str	r3, [r7, #20]
      break;
 8003b9e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	0e5b      	lsrs	r3, r3, #25
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	3301      	adds	r3, #1
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	e001      	b.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bc0:	693b      	ldr	r3, [r7, #16]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	371c      	adds	r7, #28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	00f42400 	.word	0x00f42400
 8003bd8:	007a1200 	.word	0x007a1200

08003bdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be0:	4b03      	ldr	r3, [pc, #12]	@ (8003bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	20000000 	.word	0x20000000

08003bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bf8:	f7ff fff0 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	4b06      	ldr	r3, [pc, #24]	@ (8003c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	0a1b      	lsrs	r3, r3, #8
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4904      	ldr	r1, [pc, #16]	@ (8003c1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c0a:	5ccb      	ldrb	r3, [r1, r3]
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	08007dfc 	.word	0x08007dfc

08003c20 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	220f      	movs	r2, #15
 8003c2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003c30:	4b12      	ldr	r3, [pc, #72]	@ (8003c7c <HAL_RCC_GetClockConfig+0x5c>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 0203 	and.w	r2, r3, #3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c7c <HAL_RCC_GetClockConfig+0x5c>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003c48:	4b0c      	ldr	r3, [pc, #48]	@ (8003c7c <HAL_RCC_GetClockConfig+0x5c>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <HAL_RCC_GetClockConfig+0x5c>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	08db      	lsrs	r3, r3, #3
 8003c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003c62:	4b07      	ldr	r3, [pc, #28]	@ (8003c80 <HAL_RCC_GetClockConfig+0x60>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 020f 	and.w	r2, r3, #15
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	601a      	str	r2, [r3, #0]
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	40022000 	.word	0x40022000

08003c84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b087      	sub	sp, #28
 8003c88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c94:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	091b      	lsrs	r3, r3, #4
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d10c      	bne.n	8003cc2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ca8:	4a17      	ldr	r2, [pc, #92]	@ (8003d08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	4a14      	ldr	r2, [pc, #80]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cb2:	68d2      	ldr	r2, [r2, #12]
 8003cb4:	0a12      	lsrs	r2, r2, #8
 8003cb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cba:	fb02 f303 	mul.w	r3, r2, r3
 8003cbe:	617b      	str	r3, [r7, #20]
    break;
 8003cc0:	e00c      	b.n	8003cdc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cc2:	4a12      	ldr	r2, [pc, #72]	@ (8003d0c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cca:	4a0e      	ldr	r2, [pc, #56]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ccc:	68d2      	ldr	r2, [r2, #12]
 8003cce:	0a12      	lsrs	r2, r2, #8
 8003cd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cd4:	fb02 f303 	mul.w	r3, r2, r3
 8003cd8:	617b      	str	r3, [r7, #20]
    break;
 8003cda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cdc:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	0e5b      	lsrs	r3, r3, #25
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003cf6:	687b      	ldr	r3, [r7, #4]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40021000 	.word	0x40021000
 8003d08:	007a1200 	.word	0x007a1200
 8003d0c:	00f42400 	.word	0x00f42400

08003d10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d18:	2300      	movs	r3, #0
 8003d1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 8098 	beq.w	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d32:	4b43      	ldr	r3, [pc, #268]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10d      	bne.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d3e:	4b40      	ldr	r3, [pc, #256]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d42:	4a3f      	ldr	r2, [pc, #252]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d48:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d4a:	4b3d      	ldr	r3, [pc, #244]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d52:	60bb      	str	r3, [r7, #8]
 8003d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d56:	2301      	movs	r3, #1
 8003d58:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d5a:	4b3a      	ldr	r3, [pc, #232]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a39      	ldr	r2, [pc, #228]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d66:	f7fd fb8f 	bl	8001488 <HAL_GetTick>
 8003d6a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d6c:	e009      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6e:	f7fd fb8b 	bl	8001488 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d902      	bls.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	74fb      	strb	r3, [r7, #19]
        break;
 8003d80:	e005      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d82:	4b30      	ldr	r3, [pc, #192]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0ef      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d8e:	7cfb      	ldrb	r3, [r7, #19]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d159      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d94:	4b2a      	ldr	r3, [pc, #168]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d9e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d01e      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d019      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003db0:	4b23      	ldr	r3, [pc, #140]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dbc:	4b20      	ldr	r3, [pc, #128]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc2:	4a1f      	ldr	r2, [pc, #124]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd2:	4a1b      	ldr	r2, [pc, #108]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ddc:	4a18      	ldr	r2, [pc, #96]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f003 0301 	and.w	r3, r3, #1
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d016      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dee:	f7fd fb4b 	bl	8001488 <HAL_GetTick>
 8003df2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df4:	e00b      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df6:	f7fd fb47 	bl	8001488 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d902      	bls.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e0c:	e006      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0ec      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e1c:	7cfb      	ldrb	r3, [r7, #19]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e22:	4b07      	ldr	r3, [pc, #28]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e30:	4903      	ldr	r1, [pc, #12]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e38:	e008      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e3a:	7cfb      	ldrb	r3, [r7, #19]
 8003e3c:	74bb      	strb	r3, [r7, #18]
 8003e3e:	e005      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e40:	40021000 	.word	0x40021000
 8003e44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	7cfb      	ldrb	r3, [r7, #19]
 8003e4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e4c:	7c7b      	ldrb	r3, [r7, #17]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d105      	bne.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e52:	4ba6      	ldr	r3, [pc, #664]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e56:	4aa5      	ldr	r2, [pc, #660]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e5c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00a      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e6a:	4ba0      	ldr	r3, [pc, #640]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e70:	f023 0203 	bic.w	r2, r3, #3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	499c      	ldr	r1, [pc, #624]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00a      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e8c:	4b97      	ldr	r3, [pc, #604]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	f023 020c 	bic.w	r2, r3, #12
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	4994      	ldr	r1, [pc, #592]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0304 	and.w	r3, r3, #4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003eae:	4b8f      	ldr	r3, [pc, #572]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	498b      	ldr	r1, [pc, #556]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ed0:	4b86      	ldr	r3, [pc, #536]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	4983      	ldr	r1, [pc, #524]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0320 	and.w	r3, r3, #32
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ef2:	4b7e      	ldr	r3, [pc, #504]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	497a      	ldr	r1, [pc, #488]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f14:	4b75      	ldr	r3, [pc, #468]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	4972      	ldr	r1, [pc, #456]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f36:	4b6d      	ldr	r3, [pc, #436]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	4969      	ldr	r1, [pc, #420]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00a      	beq.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f58:	4b64      	ldr	r3, [pc, #400]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	4961      	ldr	r1, [pc, #388]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f7a:	4b5c      	ldr	r3, [pc, #368]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f88:	4958      	ldr	r1, [pc, #352]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d015      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f9c:	4b53      	ldr	r3, [pc, #332]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003faa:	4950      	ldr	r1, [pc, #320]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fba:	d105      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fbc:	4b4b      	ldr	r3, [pc, #300]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4a4a      	ldr	r2, [pc, #296]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fc6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d015      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fd4:	4b45      	ldr	r3, [pc, #276]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe2:	4942      	ldr	r1, [pc, #264]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ff2:	d105      	bne.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ff4:	4b3d      	ldr	r3, [pc, #244]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	4a3c      	ldr	r2, [pc, #240]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ffe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d015      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800400c:	4b37      	ldr	r3, [pc, #220]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800400e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004012:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401a:	4934      	ldr	r1, [pc, #208]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800402a:	d105      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800402c:	4b2f      	ldr	r3, [pc, #188]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	4a2e      	ldr	r2, [pc, #184]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004032:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004036:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d015      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004044:	4b29      	ldr	r3, [pc, #164]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004052:	4926      	ldr	r1, [pc, #152]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004054:	4313      	orrs	r3, r2
 8004056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004062:	d105      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004064:	4b21      	ldr	r3, [pc, #132]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	4a20      	ldr	r2, [pc, #128]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800406a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800406e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d015      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800407c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004082:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408a:	4918      	ldr	r1, [pc, #96]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004096:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800409a:	d105      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800409c:	4b13      	ldr	r3, [pc, #76]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	4a12      	ldr	r2, [pc, #72]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d015      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80040b4:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c2:	490a      	ldr	r1, [pc, #40]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040d2:	d105      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040d4:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	4a04      	ldr	r2, [pc, #16]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000

080040f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e09d      	b.n	800423e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004106:	2b00      	cmp	r3, #0
 8004108:	d108      	bne.n	800411c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004112:	d009      	beq.n	8004128 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	61da      	str	r2, [r3, #28]
 800411a:	e005      	b.n	8004128 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fd f864 	bl	8001210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004168:	d902      	bls.n	8004170 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	e002      	b.n	8004176 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004174:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800417e:	d007      	beq.n	8004190 <HAL_SPI_Init+0xa0>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004188:	d002      	beq.n	8004190 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d2:	ea42 0103 	orr.w	r1, r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	f003 0204 	and.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800420c:	ea42 0103 	orr.w	r1, r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	69da      	ldr	r2, [r3, #28]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800422c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b08a      	sub	sp, #40	@ 0x28
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	607a      	str	r2, [r7, #4]
 8004252:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004254:	2301      	movs	r3, #1
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004258:	2300      	movs	r3, #0
 800425a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004264:	2b01      	cmp	r3, #1
 8004266:	d101      	bne.n	800426c <HAL_SPI_TransmitReceive+0x26>
 8004268:	2302      	movs	r3, #2
 800426a:	e20a      	b.n	8004682 <HAL_SPI_TransmitReceive+0x43c>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004274:	f7fd f908 	bl	8001488 <HAL_GetTick>
 8004278:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004280:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004288:	887b      	ldrh	r3, [r7, #2]
 800428a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800428c:	887b      	ldrh	r3, [r7, #2]
 800428e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004290:	7efb      	ldrb	r3, [r7, #27]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d00e      	beq.n	80042b4 <HAL_SPI_TransmitReceive+0x6e>
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800429c:	d106      	bne.n	80042ac <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d102      	bne.n	80042ac <HAL_SPI_TransmitReceive+0x66>
 80042a6:	7efb      	ldrb	r3, [r7, #27]
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	d003      	beq.n	80042b4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80042ac:	2302      	movs	r3, #2
 80042ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80042b2:	e1e0      	b.n	8004676 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <HAL_SPI_TransmitReceive+0x80>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d002      	beq.n	80042c6 <HAL_SPI_TransmitReceive+0x80>
 80042c0:	887b      	ldrh	r3, [r7, #2]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80042cc:	e1d3      	b.n	8004676 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d003      	beq.n	80042e2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2205      	movs	r2, #5
 80042de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	887a      	ldrh	r2, [r7, #2]
 80042f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	887a      	ldrh	r2, [r7, #2]
 80042fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	887a      	ldrh	r2, [r7, #2]
 8004308:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	887a      	ldrh	r2, [r7, #2]
 800430e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004324:	d802      	bhi.n	800432c <HAL_SPI_TransmitReceive+0xe6>
 8004326:	8a3b      	ldrh	r3, [r7, #16]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d908      	bls.n	800433e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800433a:	605a      	str	r2, [r3, #4]
 800433c:	e007      	b.n	800434e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800434c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004358:	2b40      	cmp	r3, #64	@ 0x40
 800435a:	d007      	beq.n	800436c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800436a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004374:	f240 8081 	bls.w	800447a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <HAL_SPI_TransmitReceive+0x140>
 8004380:	8a7b      	ldrh	r3, [r7, #18]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d16d      	bne.n	8004462 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438a:	881a      	ldrh	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004396:	1c9a      	adds	r2, r3, #2
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043aa:	e05a      	b.n	8004462 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d11b      	bne.n	80043f2 <HAL_SPI_TransmitReceive+0x1ac>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043be:	b29b      	uxth	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d016      	beq.n	80043f2 <HAL_SPI_TransmitReceive+0x1ac>
 80043c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d113      	bne.n	80043f2 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ce:	881a      	ldrh	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043da:	1c9a      	adds	r2, r3, #2
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d11c      	bne.n	800443a <HAL_SPI_TransmitReceive+0x1f4>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004406:	b29b      	uxth	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d016      	beq.n	800443a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	b292      	uxth	r2, r2
 8004418:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800441e:	1c9a      	adds	r2, r3, #2
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800442a:	b29b      	uxth	r3, r3
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004436:	2301      	movs	r3, #1
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800443a:	f7fd f825 	bl	8001488 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004446:	429a      	cmp	r2, r3
 8004448:	d80b      	bhi.n	8004462 <HAL_SPI_TransmitReceive+0x21c>
 800444a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004450:	d007      	beq.n	8004462 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004460:	e109      	b.n	8004676 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d19f      	bne.n	80043ac <HAL_SPI_TransmitReceive+0x166>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004472:	b29b      	uxth	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d199      	bne.n	80043ac <HAL_SPI_TransmitReceive+0x166>
 8004478:	e0e3      	b.n	8004642 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_SPI_TransmitReceive+0x244>
 8004482:	8a7b      	ldrh	r3, [r7, #18]
 8004484:	2b01      	cmp	r3, #1
 8004486:	f040 80cf 	bne.w	8004628 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b01      	cmp	r3, #1
 8004492:	d912      	bls.n	80044ba <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004498:	881a      	ldrh	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a4:	1c9a      	adds	r2, r3, #2
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b02      	subs	r3, #2
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044b8:	e0b6      	b.n	8004628 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	330c      	adds	r3, #12
 80044c4:	7812      	ldrb	r2, [r2, #0]
 80044c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044cc:	1c5a      	adds	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b29a      	uxth	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044e0:	e0a2      	b.n	8004628 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d134      	bne.n	800455a <HAL_SPI_TransmitReceive+0x314>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d02f      	beq.n	800455a <HAL_SPI_TransmitReceive+0x314>
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d12c      	bne.n	800455a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d912      	bls.n	8004530 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450e:	881a      	ldrh	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451a:	1c9a      	adds	r2, r3, #2
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b02      	subs	r3, #2
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800452e:	e012      	b.n	8004556 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	330c      	adds	r3, #12
 800453a:	7812      	ldrb	r2, [r2, #0]
 800453c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d148      	bne.n	80045fa <HAL_SPI_TransmitReceive+0x3b4>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800456e:	b29b      	uxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	d042      	beq.n	80045fa <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800457a:	b29b      	uxth	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d923      	bls.n	80045c8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68da      	ldr	r2, [r3, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	b292      	uxth	r2, r2
 800458c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004592:	1c9a      	adds	r2, r3, #2
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b02      	subs	r3, #2
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d81f      	bhi.n	80045f6 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045c4:	605a      	str	r2, [r3, #4]
 80045c6:	e016      	b.n	80045f6 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f103 020c 	add.w	r2, r3, #12
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d4:	7812      	ldrb	r2, [r2, #0]
 80045d6:	b2d2      	uxtb	r2, r2
 80045d8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045f6:	2301      	movs	r3, #1
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80045fa:	f7fc ff45 	bl	8001488 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004606:	429a      	cmp	r2, r3
 8004608:	d803      	bhi.n	8004612 <HAL_SPI_TransmitReceive+0x3cc>
 800460a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004610:	d102      	bne.n	8004618 <HAL_SPI_TransmitReceive+0x3d2>
 8004612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004614:	2b00      	cmp	r3, #0
 8004616:	d107      	bne.n	8004628 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004626:	e026      	b.n	8004676 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	f47f af57 	bne.w	80044e2 <HAL_SPI_TransmitReceive+0x29c>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	f47f af50 	bne.w	80044e2 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004642:	69fa      	ldr	r2, [r7, #28]
 8004644:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 f93e 	bl	80048c8 <SPI_EndRxTxTransaction>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2220      	movs	r2, #32
 800465c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800466c:	e003      	b.n	8004676 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800467e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004682:	4618      	mov	r0, r3
 8004684:	3728      	adds	r7, #40	@ 0x28
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
	...

0800468c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	603b      	str	r3, [r7, #0]
 8004698:	4613      	mov	r3, r2
 800469a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800469c:	f7fc fef4 	bl	8001488 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	4413      	add	r3, r2
 80046aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80046ac:	f7fc feec 	bl	8001488 <HAL_GetTick>
 80046b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046b2:	4b39      	ldr	r3, [pc, #228]	@ (8004798 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	015b      	lsls	r3, r3, #5
 80046b8:	0d1b      	lsrs	r3, r3, #20
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	fb02 f303 	mul.w	r3, r2, r3
 80046c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046c2:	e054      	b.n	800476e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046ca:	d050      	beq.n	800476e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046cc:	f7fc fedc 	bl	8001488 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	69fa      	ldr	r2, [r7, #28]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d902      	bls.n	80046e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d13d      	bne.n	800475e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046fa:	d111      	bne.n	8004720 <SPI_WaitFlagStateUntilTimeout+0x94>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004704:	d004      	beq.n	8004710 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800470e:	d107      	bne.n	8004720 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800471e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004728:	d10f      	bne.n	800474a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004748:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e017      	b.n	800478e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004764:	2300      	movs	r3, #0
 8004766:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	3b01      	subs	r3, #1
 800476c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	4013      	ands	r3, r2
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	429a      	cmp	r2, r3
 800477c:	bf0c      	ite	eq
 800477e:	2301      	moveq	r3, #1
 8004780:	2300      	movne	r3, #0
 8004782:	b2db      	uxtb	r3, r3
 8004784:	461a      	mov	r2, r3
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	429a      	cmp	r2, r3
 800478a:	d19b      	bne.n	80046c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3720      	adds	r7, #32
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000000 	.word	0x20000000

0800479c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08a      	sub	sp, #40	@ 0x28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80047aa:	2300      	movs	r3, #0
 80047ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80047ae:	f7fc fe6b 	bl	8001488 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	1a9b      	subs	r3, r3, r2
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	4413      	add	r3, r2
 80047bc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80047be:	f7fc fe63 	bl	8001488 <HAL_GetTick>
 80047c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	330c      	adds	r3, #12
 80047ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80047cc:	4b3d      	ldr	r3, [pc, #244]	@ (80048c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4613      	mov	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	00da      	lsls	r2, r3, #3
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	0d1b      	lsrs	r3, r3, #20
 80047dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047de:	fb02 f303 	mul.w	r3, r2, r3
 80047e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80047e4:	e060      	b.n	80048a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80047ec:	d107      	bne.n	80047fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d104      	bne.n	80047fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80047fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004804:	d050      	beq.n	80048a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004806:	f7fc fe3f 	bl	8001488 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004812:	429a      	cmp	r2, r3
 8004814:	d902      	bls.n	800481c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	2b00      	cmp	r3, #0
 800481a:	d13d      	bne.n	8004898 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800482a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004834:	d111      	bne.n	800485a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800483e:	d004      	beq.n	800484a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004848:	d107      	bne.n	800485a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004858:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004862:	d10f      	bne.n	8004884 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004882:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e010      	b.n	80048ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800489e:	2300      	movs	r3, #0
 80048a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d196      	bne.n	80047e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3728      	adds	r7, #40	@ 0x28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20000000 	.word	0x20000000

080048c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2200      	movs	r2, #0
 80048dc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff ff5b 	bl	800479c <SPI_WaitFifoStateUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d007      	beq.n	80048fc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048f0:	f043 0220 	orr.w	r2, r3, #32
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e027      	b.n	800494c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2200      	movs	r2, #0
 8004904:	2180      	movs	r1, #128	@ 0x80
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f7ff fec0 	bl	800468c <SPI_WaitFlagStateUntilTimeout>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d007      	beq.n	8004922 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004916:	f043 0220 	orr.w	r2, r3, #32
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e014      	b.n	800494c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2200      	movs	r2, #0
 800492a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f7ff ff34 	bl	800479c <SPI_WaitFifoStateUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800493e:	f043 0220 	orr.w	r2, r3, #32
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e000      	b.n	800494c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3710      	adds	r7, #16
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e049      	b.n	80049fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f841 	bl	8004a02 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	3304      	adds	r3, #4
 8004990:	4619      	mov	r1, r3
 8004992:	4610      	mov	r0, r2
 8004994:	f000 fa22 	bl	8004ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d001      	beq.n	8004a30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e04a      	b.n	8004ac6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0201 	orr.w	r2, r2, #1
 8004a46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a21      	ldr	r2, [pc, #132]	@ (8004ad4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d018      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x6c>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a5a:	d013      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x6c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00e      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x6c>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004adc <HAL_TIM_Base_Start_IT+0xc4>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d009      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x6c>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a1a      	ldr	r2, [pc, #104]	@ (8004ae0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d004      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x6c>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a19      	ldr	r2, [pc, #100]	@ (8004ae4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d115      	bne.n	8004ab0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	4b17      	ldr	r3, [pc, #92]	@ (8004ae8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2b06      	cmp	r3, #6
 8004a94:	d015      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0xaa>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a9c:	d011      	beq.n	8004ac2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f042 0201 	orr.w	r2, r2, #1
 8004aac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aae:	e008      	b.n	8004ac2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f042 0201 	orr.w	r2, r2, #1
 8004abe:	601a      	str	r2, [r3, #0]
 8004ac0:	e000      	b.n	8004ac4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40012c00 	.word	0x40012c00
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	40000800 	.word	0x40000800
 8004ae0:	40013400 	.word	0x40013400
 8004ae4:	40014000 	.word	0x40014000
 8004ae8:	00010007 	.word	0x00010007

08004aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d020      	beq.n	8004b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d01b      	beq.n	8004b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f06f 0202 	mvn.w	r2, #2
 8004b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d003      	beq.n	8004b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f931 	bl	8004d9e <HAL_TIM_IC_CaptureCallback>
 8004b3c:	e005      	b.n	8004b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 f923 	bl	8004d8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f934 	bl	8004db2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f003 0304 	and.w	r3, r3, #4
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d020      	beq.n	8004b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01b      	beq.n	8004b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f06f 0204 	mvn.w	r2, #4
 8004b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2202      	movs	r2, #2
 8004b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f90b 	bl	8004d9e <HAL_TIM_IC_CaptureCallback>
 8004b88:	e005      	b.n	8004b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f8fd 	bl	8004d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f90e 	bl	8004db2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f003 0308 	and.w	r3, r3, #8
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d020      	beq.n	8004be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f003 0308 	and.w	r3, r3, #8
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01b      	beq.n	8004be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0208 	mvn.w	r2, #8
 8004bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2204      	movs	r2, #4
 8004bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f8e5 	bl	8004d9e <HAL_TIM_IC_CaptureCallback>
 8004bd4:	e005      	b.n	8004be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f8d7 	bl	8004d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f8e8 	bl	8004db2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0310 	and.w	r3, r3, #16
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d020      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 0310 	and.w	r3, r3, #16
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01b      	beq.n	8004c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0210 	mvn.w	r2, #16
 8004c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2208      	movs	r2, #8
 8004c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	69db      	ldr	r3, [r3, #28]
 8004c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f8bf 	bl	8004d9e <HAL_TIM_IC_CaptureCallback>
 8004c20:	e005      	b.n	8004c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f8b1 	bl	8004d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 f8c2 	bl	8004db2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00c      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d007      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0201 	mvn.w	r2, #1
 8004c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc f9f4 	bl	8001040 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d104      	bne.n	8004c6c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00c      	beq.n	8004c86 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d007      	beq.n	8004c86 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f951 	bl	8004f28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00c      	beq.n	8004caa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d007      	beq.n	8004caa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 f949 	bl	8004f3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00c      	beq.n	8004cce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d007      	beq.n	8004cce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f87c 	bl	8004dc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00c      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f003 0320 	and.w	r3, r3, #32
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d007      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f06f 0220 	mvn.w	r2, #32
 8004cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f911 	bl	8004f14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00c      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 f91d 	bl	8004f50 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00c      	beq.n	8004d3a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d007      	beq.n	8004d3a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f915 	bl	8004f64 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00c      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f90d 	bl	8004f78 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00c      	beq.n	8004d82 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d007      	beq.n	8004d82 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f905 	bl	8004f8c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d82:	bf00      	nop
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b083      	sub	sp, #12
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
	...

08004ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a42      	ldr	r2, [pc, #264]	@ (8004ef8 <TIM_Base_SetConfig+0x11c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d00f      	beq.n	8004e14 <TIM_Base_SetConfig+0x38>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfa:	d00b      	beq.n	8004e14 <TIM_Base_SetConfig+0x38>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a3f      	ldr	r2, [pc, #252]	@ (8004efc <TIM_Base_SetConfig+0x120>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d007      	beq.n	8004e14 <TIM_Base_SetConfig+0x38>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a3e      	ldr	r2, [pc, #248]	@ (8004f00 <TIM_Base_SetConfig+0x124>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d003      	beq.n	8004e14 <TIM_Base_SetConfig+0x38>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a3d      	ldr	r2, [pc, #244]	@ (8004f04 <TIM_Base_SetConfig+0x128>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d108      	bne.n	8004e26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a33      	ldr	r2, [pc, #204]	@ (8004ef8 <TIM_Base_SetConfig+0x11c>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d01b      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e34:	d017      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a30      	ldr	r2, [pc, #192]	@ (8004efc <TIM_Base_SetConfig+0x120>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d013      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a2f      	ldr	r2, [pc, #188]	@ (8004f00 <TIM_Base_SetConfig+0x124>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00f      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a2e      	ldr	r2, [pc, #184]	@ (8004f04 <TIM_Base_SetConfig+0x128>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d00b      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a2d      	ldr	r2, [pc, #180]	@ (8004f08 <TIM_Base_SetConfig+0x12c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d007      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a2c      	ldr	r2, [pc, #176]	@ (8004f0c <TIM_Base_SetConfig+0x130>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d003      	beq.n	8004e66 <TIM_Base_SetConfig+0x8a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a2b      	ldr	r2, [pc, #172]	@ (8004f10 <TIM_Base_SetConfig+0x134>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d108      	bne.n	8004e78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689a      	ldr	r2, [r3, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a16      	ldr	r2, [pc, #88]	@ (8004ef8 <TIM_Base_SetConfig+0x11c>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d00f      	beq.n	8004ec4 <TIM_Base_SetConfig+0xe8>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a17      	ldr	r2, [pc, #92]	@ (8004f04 <TIM_Base_SetConfig+0x128>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d00b      	beq.n	8004ec4 <TIM_Base_SetConfig+0xe8>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a16      	ldr	r2, [pc, #88]	@ (8004f08 <TIM_Base_SetConfig+0x12c>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d007      	beq.n	8004ec4 <TIM_Base_SetConfig+0xe8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a15      	ldr	r2, [pc, #84]	@ (8004f0c <TIM_Base_SetConfig+0x130>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d003      	beq.n	8004ec4 <TIM_Base_SetConfig+0xe8>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a14      	ldr	r2, [pc, #80]	@ (8004f10 <TIM_Base_SetConfig+0x134>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d103      	bne.n	8004ecc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d105      	bne.n	8004eea <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f023 0201 	bic.w	r2, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	611a      	str	r2, [r3, #16]
  }
}
 8004eea:	bf00      	nop
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40012c00 	.word	0x40012c00
 8004efc:	40000400 	.word	0x40000400
 8004f00:	40000800 	.word	0x40000800
 8004f04:	40013400 	.word	0x40013400
 8004f08:	40014000 	.word	0x40014000
 8004f0c:	40014400 	.word	0x40014400
 8004f10:	40014800 	.word	0x40014800

08004f14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <__NVIC_SetPriority>:
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	6039      	str	r1, [r7, #0]
 8004faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	db0a      	blt.n	8004fca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	490c      	ldr	r1, [pc, #48]	@ (8004fec <__NVIC_SetPriority+0x4c>)
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	0112      	lsls	r2, r2, #4
 8004fc0:	b2d2      	uxtb	r2, r2
 8004fc2:	440b      	add	r3, r1
 8004fc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004fc8:	e00a      	b.n	8004fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	4908      	ldr	r1, [pc, #32]	@ (8004ff0 <__NVIC_SetPriority+0x50>)
 8004fd0:	79fb      	ldrb	r3, [r7, #7]
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	3b04      	subs	r3, #4
 8004fd8:	0112      	lsls	r2, r2, #4
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	440b      	add	r3, r1
 8004fde:	761a      	strb	r2, [r3, #24]
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	e000e100 	.word	0xe000e100
 8004ff0:	e000ed00 	.word	0xe000ed00

08004ff4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004ff8:	4b05      	ldr	r3, [pc, #20]	@ (8005010 <SysTick_Handler+0x1c>)
 8004ffa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004ffc:	f001 fd46 	bl	8006a8c <xTaskGetSchedulerState>
 8005000:	4603      	mov	r3, r0
 8005002:	2b01      	cmp	r3, #1
 8005004:	d001      	beq.n	800500a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005006:	f002 fb3f 	bl	8007688 <xPortSysTickHandler>
  }
}
 800500a:	bf00      	nop
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	e000e010 	.word	0xe000e010

08005014 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005018:	2100      	movs	r1, #0
 800501a:	f06f 0004 	mvn.w	r0, #4
 800501e:	f7ff ffbf 	bl	8004fa0 <__NVIC_SetPriority>
#endif
}
 8005022:	bf00      	nop
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800502e:	f3ef 8305 	mrs	r3, IPSR
 8005032:	603b      	str	r3, [r7, #0]
  return(result);
 8005034:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800503a:	f06f 0305 	mvn.w	r3, #5
 800503e:	607b      	str	r3, [r7, #4]
 8005040:	e00c      	b.n	800505c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005042:	4b0a      	ldr	r3, [pc, #40]	@ (800506c <osKernelInitialize+0x44>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d105      	bne.n	8005056 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800504a:	4b08      	ldr	r3, [pc, #32]	@ (800506c <osKernelInitialize+0x44>)
 800504c:	2201      	movs	r2, #1
 800504e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005050:	2300      	movs	r3, #0
 8005052:	607b      	str	r3, [r7, #4]
 8005054:	e002      	b.n	800505c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005056:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800505a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800505c:	687b      	ldr	r3, [r7, #4]
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	20000220 	.word	0x20000220

08005070 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005076:	f3ef 8305 	mrs	r3, IPSR
 800507a:	603b      	str	r3, [r7, #0]
  return(result);
 800507c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005082:	f06f 0305 	mvn.w	r3, #5
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	e010      	b.n	80050ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800508a:	4b0b      	ldr	r3, [pc, #44]	@ (80050b8 <osKernelStart+0x48>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d109      	bne.n	80050a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005092:	f7ff ffbf 	bl	8005014 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005096:	4b08      	ldr	r3, [pc, #32]	@ (80050b8 <osKernelStart+0x48>)
 8005098:	2202      	movs	r2, #2
 800509a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800509c:	f001 f892 	bl	80061c4 <vTaskStartScheduler>
      stat = osOK;
 80050a0:	2300      	movs	r3, #0
 80050a2:	607b      	str	r3, [r7, #4]
 80050a4:	e002      	b.n	80050ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80050a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80050ac:	687b      	ldr	r3, [r7, #4]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	20000220 	.word	0x20000220

080050bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08e      	sub	sp, #56	@ 0x38
 80050c0:	af04      	add	r7, sp, #16
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80050c8:	2300      	movs	r3, #0
 80050ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050cc:	f3ef 8305 	mrs	r3, IPSR
 80050d0:	617b      	str	r3, [r7, #20]
  return(result);
 80050d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d17e      	bne.n	80051d6 <osThreadNew+0x11a>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d07b      	beq.n	80051d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80050de:	2380      	movs	r3, #128	@ 0x80
 80050e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80050e2:	2318      	movs	r3, #24
 80050e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80050e6:	2300      	movs	r3, #0
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80050ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d045      	beq.n	8005182 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <osThreadNew+0x48>
        name = attr->name;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d008      	beq.n	800512a <osThreadNew+0x6e>
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	2b38      	cmp	r3, #56	@ 0x38
 800511c:	d805      	bhi.n	800512a <osThreadNew+0x6e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <osThreadNew+0x72>
        return (NULL);
 800512a:	2300      	movs	r3, #0
 800512c:	e054      	b.n	80051d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	089b      	lsrs	r3, r3, #2
 800513c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00e      	beq.n	8005164 <osThreadNew+0xa8>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	2ba7      	cmp	r3, #167	@ 0xa7
 800514c:	d90a      	bls.n	8005164 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005152:	2b00      	cmp	r3, #0
 8005154:	d006      	beq.n	8005164 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <osThreadNew+0xa8>
        mem = 1;
 800515e:	2301      	movs	r3, #1
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e010      	b.n	8005186 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10c      	bne.n	8005186 <osThreadNew+0xca>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d108      	bne.n	8005186 <osThreadNew+0xca>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d104      	bne.n	8005186 <osThreadNew+0xca>
          mem = 0;
 800517c:	2300      	movs	r3, #0
 800517e:	61bb      	str	r3, [r7, #24]
 8005180:	e001      	b.n	8005186 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005182:	2300      	movs	r3, #0
 8005184:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d110      	bne.n	80051ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005194:	9202      	str	r2, [sp, #8]
 8005196:	9301      	str	r3, [sp, #4]
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	9300      	str	r3, [sp, #0]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	6a3a      	ldr	r2, [r7, #32]
 80051a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 fe1a 	bl	8005ddc <xTaskCreateStatic>
 80051a8:	4603      	mov	r3, r0
 80051aa:	613b      	str	r3, [r7, #16]
 80051ac:	e013      	b.n	80051d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d110      	bne.n	80051d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	f107 0310 	add.w	r3, r7, #16
 80051bc:	9301      	str	r3, [sp, #4]
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 fe68 	bl	8005e9c <xTaskCreate>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d001      	beq.n	80051d6 <osThreadNew+0x11a>
            hTask = NULL;
 80051d2:	2300      	movs	r3, #0
 80051d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80051d6:	693b      	ldr	r3, [r7, #16]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3728      	adds	r7, #40	@ 0x28
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051e8:	f3ef 8305 	mrs	r3, IPSR
 80051ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80051ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <osDelay+0x1c>
    stat = osErrorISR;
 80051f4:	f06f 0305 	mvn.w	r3, #5
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e007      	b.n	800520c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 ffa6 	bl	8006158 <vTaskDelay>
    }
  }

  return (stat);
 800520c:	68fb      	ldr	r3, [r7, #12]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4a07      	ldr	r2, [pc, #28]	@ (8005244 <vApplicationGetIdleTaskMemory+0x2c>)
 8005228:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	4a06      	ldr	r2, [pc, #24]	@ (8005248 <vApplicationGetIdleTaskMemory+0x30>)
 800522e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2280      	movs	r2, #128	@ 0x80
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	20000224 	.word	0x20000224
 8005248:	200002cc 	.word	0x200002cc

0800524c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a07      	ldr	r2, [pc, #28]	@ (8005278 <vApplicationGetTimerTaskMemory+0x2c>)
 800525c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4a06      	ldr	r2, [pc, #24]	@ (800527c <vApplicationGetTimerTaskMemory+0x30>)
 8005262:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800526a:	601a      	str	r2, [r3, #0]
}
 800526c:	bf00      	nop
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	200004cc 	.word	0x200004cc
 800527c:	20000574 	.word	0x20000574

08005280 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f103 0208 	add.w	r2, r3, #8
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005298:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f103 0208 	add.w	r2, r3, #8
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f103 0208 	add.w	r2, r3, #8
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052da:	b480      	push	{r7}
 80052dc:	b085      	sub	sp, #20
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
 80052e2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
}
 8005316:	bf00      	nop
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005338:	d103      	bne.n	8005342 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	e00c      	b.n	800535c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	3308      	adds	r3, #8
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e002      	b.n	8005350 <vListInsert+0x2e>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	429a      	cmp	r2, r3
 800535a:	d2f6      	bcs.n	800534a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	601a      	str	r2, [r3, #0]
}
 8005388:	bf00      	nop
 800538a:	3714      	adds	r7, #20
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6892      	ldr	r2, [r2, #8]
 80053aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6852      	ldr	r2, [r2, #4]
 80053b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d103      	bne.n	80053c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689a      	ldr	r2, [r3, #8]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	1e5a      	subs	r2, r3, #1
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10b      	bne.n	8005414 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80053fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800540e:	bf00      	nop
 8005410:	bf00      	nop
 8005412:	e7fd      	b.n	8005410 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005414:	f002 f8a8 	bl	8007568 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005420:	68f9      	ldr	r1, [r7, #12]
 8005422:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005424:	fb01 f303 	mul.w	r3, r1, r3
 8005428:	441a      	add	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005444:	3b01      	subs	r3, #1
 8005446:	68f9      	ldr	r1, [r7, #12]
 8005448:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800544a:	fb01 f303 	mul.w	r3, r1, r3
 800544e:	441a      	add	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	22ff      	movs	r2, #255	@ 0xff
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	22ff      	movs	r2, #255	@ 0xff
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d114      	bne.n	8005494 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d01a      	beq.n	80054a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3310      	adds	r3, #16
 8005476:	4618      	mov	r0, r3
 8005478:	f001 f942 	bl	8006700 <xTaskRemoveFromEventList>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d012      	beq.n	80054a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005482:	4b0d      	ldr	r3, [pc, #52]	@ (80054b8 <xQueueGenericReset+0xd0>)
 8005484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	e009      	b.n	80054a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	3310      	adds	r3, #16
 8005498:	4618      	mov	r0, r3
 800549a:	f7ff fef1 	bl	8005280 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	3324      	adds	r3, #36	@ 0x24
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7ff feec 	bl	8005280 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054a8:	f002 f890 	bl	80075cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054ac:	2301      	movs	r3, #1
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08e      	sub	sp, #56	@ 0x38
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10b      	bne.n	80054e8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80054d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054e2:	bf00      	nop
 80054e4:	bf00      	nop
 80054e6:	e7fd      	b.n	80054e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10b      	bne.n	8005506 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005500:	bf00      	nop
 8005502:	bf00      	nop
 8005504:	e7fd      	b.n	8005502 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <xQueueGenericCreateStatic+0x56>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <xQueueGenericCreateStatic+0x5a>
 8005512:	2301      	movs	r3, #1
 8005514:	e000      	b.n	8005518 <xQueueGenericCreateStatic+0x5c>
 8005516:	2300      	movs	r3, #0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10b      	bne.n	8005534 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800551c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005520:	f383 8811 	msr	BASEPRI, r3
 8005524:	f3bf 8f6f 	isb	sy
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	623b      	str	r3, [r7, #32]
}
 800552e:	bf00      	nop
 8005530:	bf00      	nop
 8005532:	e7fd      	b.n	8005530 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <xQueueGenericCreateStatic+0x84>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <xQueueGenericCreateStatic+0x88>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <xQueueGenericCreateStatic+0x8a>
 8005544:	2300      	movs	r3, #0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10b      	bne.n	8005562 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800554a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554e:	f383 8811 	msr	BASEPRI, r3
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	61fb      	str	r3, [r7, #28]
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	e7fd      	b.n	800555e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005562:	2350      	movs	r3, #80	@ 0x50
 8005564:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2b50      	cmp	r3, #80	@ 0x50
 800556a:	d00b      	beq.n	8005584 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800556c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005570:	f383 8811 	msr	BASEPRI, r3
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	61bb      	str	r3, [r7, #24]
}
 800557e:	bf00      	nop
 8005580:	bf00      	nop
 8005582:	e7fd      	b.n	8005580 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005584:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800558a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00d      	beq.n	80055ac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005598:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	4613      	mov	r3, r2
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	68b9      	ldr	r1, [r7, #8]
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 f805 	bl	80055b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80055ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3730      	adds	r7, #48	@ 0x30
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b084      	sub	sp, #16
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	60f8      	str	r0, [r7, #12]
 80055be:	60b9      	str	r1, [r7, #8]
 80055c0:	607a      	str	r2, [r7, #4]
 80055c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d103      	bne.n	80055d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	e002      	b.n	80055d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80055e4:	2101      	movs	r1, #1
 80055e6:	69b8      	ldr	r0, [r7, #24]
 80055e8:	f7ff fefe 	bl	80053e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	78fa      	ldrb	r2, [r7, #3]
 80055f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80055f4:	bf00      	nop
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08e      	sub	sp, #56	@ 0x38
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800560a:	2300      	movs	r3, #0
 800560c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10b      	bne.n	8005630 <xQueueGenericSend+0x34>
	__asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800562a:	bf00      	nop
 800562c:	bf00      	nop
 800562e:	e7fd      	b.n	800562c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d103      	bne.n	800563e <xQueueGenericSend+0x42>
 8005636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <xQueueGenericSend+0x46>
 800563e:	2301      	movs	r3, #1
 8005640:	e000      	b.n	8005644 <xQueueGenericSend+0x48>
 8005642:	2300      	movs	r3, #0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10b      	bne.n	8005660 <xQueueGenericSend+0x64>
	__asm volatile
 8005648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564c:	f383 8811 	msr	BASEPRI, r3
 8005650:	f3bf 8f6f 	isb	sy
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800565a:	bf00      	nop
 800565c:	bf00      	nop
 800565e:	e7fd      	b.n	800565c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b02      	cmp	r3, #2
 8005664:	d103      	bne.n	800566e <xQueueGenericSend+0x72>
 8005666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <xQueueGenericSend+0x76>
 800566e:	2301      	movs	r3, #1
 8005670:	e000      	b.n	8005674 <xQueueGenericSend+0x78>
 8005672:	2300      	movs	r3, #0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10b      	bne.n	8005690 <xQueueGenericSend+0x94>
	__asm volatile
 8005678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567c:	f383 8811 	msr	BASEPRI, r3
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	623b      	str	r3, [r7, #32]
}
 800568a:	bf00      	nop
 800568c:	bf00      	nop
 800568e:	e7fd      	b.n	800568c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005690:	f001 f9fc 	bl	8006a8c <xTaskGetSchedulerState>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <xQueueGenericSend+0xa4>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <xQueueGenericSend+0xa8>
 80056a0:	2301      	movs	r3, #1
 80056a2:	e000      	b.n	80056a6 <xQueueGenericSend+0xaa>
 80056a4:	2300      	movs	r3, #0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10b      	bne.n	80056c2 <xQueueGenericSend+0xc6>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	61fb      	str	r3, [r7, #28]
}
 80056bc:	bf00      	nop
 80056be:	bf00      	nop
 80056c0:	e7fd      	b.n	80056be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056c2:	f001 ff51 	bl	8007568 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d302      	bcc.n	80056d8 <xQueueGenericSend+0xdc>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d129      	bne.n	800572c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056d8:	683a      	ldr	r2, [r7, #0]
 80056da:	68b9      	ldr	r1, [r7, #8]
 80056dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80056de:	f000 fa0f 	bl	8005b00 <prvCopyDataToQueue>
 80056e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d010      	beq.n	800570e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	3324      	adds	r3, #36	@ 0x24
 80056f0:	4618      	mov	r0, r3
 80056f2:	f001 f805 	bl	8006700 <xTaskRemoveFromEventList>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d013      	beq.n	8005724 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80056fc:	4b3f      	ldr	r3, [pc, #252]	@ (80057fc <xQueueGenericSend+0x200>)
 80056fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	f3bf 8f4f 	dsb	sy
 8005708:	f3bf 8f6f 	isb	sy
 800570c:	e00a      	b.n	8005724 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800570e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005710:	2b00      	cmp	r3, #0
 8005712:	d007      	beq.n	8005724 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005714:	4b39      	ldr	r3, [pc, #228]	@ (80057fc <xQueueGenericSend+0x200>)
 8005716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005724:	f001 ff52 	bl	80075cc <vPortExitCritical>
				return pdPASS;
 8005728:	2301      	movs	r3, #1
 800572a:	e063      	b.n	80057f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d103      	bne.n	800573a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005732:	f001 ff4b 	bl	80075cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005736:	2300      	movs	r3, #0
 8005738:	e05c      	b.n	80057f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800573a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800573c:	2b00      	cmp	r3, #0
 800573e:	d106      	bne.n	800574e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005740:	f107 0314 	add.w	r3, r7, #20
 8005744:	4618      	mov	r0, r3
 8005746:	f001 f83f 	bl	80067c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800574a:	2301      	movs	r3, #1
 800574c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800574e:	f001 ff3d 	bl	80075cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005752:	f000 fda7 	bl	80062a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005756:	f001 ff07 	bl	8007568 <vPortEnterCritical>
 800575a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005760:	b25b      	sxtb	r3, r3
 8005762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005766:	d103      	bne.n	8005770 <xQueueGenericSend+0x174>
 8005768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005772:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005776:	b25b      	sxtb	r3, r3
 8005778:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800577c:	d103      	bne.n	8005786 <xQueueGenericSend+0x18a>
 800577e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005786:	f001 ff21 	bl	80075cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800578a:	1d3a      	adds	r2, r7, #4
 800578c:	f107 0314 	add.w	r3, r7, #20
 8005790:	4611      	mov	r1, r2
 8005792:	4618      	mov	r0, r3
 8005794:	f001 f82e 	bl	80067f4 <xTaskCheckForTimeOut>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d124      	bne.n	80057e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800579e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057a0:	f000 faa6 	bl	8005cf0 <prvIsQueueFull>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d018      	beq.n	80057dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80057aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ac:	3310      	adds	r3, #16
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	4611      	mov	r1, r2
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 ff52 	bl	800665c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80057b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057ba:	f000 fa31 	bl	8005c20 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80057be:	f000 fd7f 	bl	80062c0 <xTaskResumeAll>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f47f af7c 	bne.w	80056c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80057ca:	4b0c      	ldr	r3, [pc, #48]	@ (80057fc <xQueueGenericSend+0x200>)
 80057cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057d0:	601a      	str	r2, [r3, #0]
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	e772      	b.n	80056c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80057dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057de:	f000 fa1f 	bl	8005c20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057e2:	f000 fd6d 	bl	80062c0 <xTaskResumeAll>
 80057e6:	e76c      	b.n	80056c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80057e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057ea:	f000 fa19 	bl	8005c20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057ee:	f000 fd67 	bl	80062c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80057f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3738      	adds	r7, #56	@ 0x38
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	e000ed04 	.word	0xe000ed04

08005800 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b090      	sub	sp, #64	@ 0x40
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10b      	bne.n	8005830 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d103      	bne.n	800583e <xQueueGenericSendFromISR+0x3e>
 8005836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <xQueueGenericSendFromISR+0x42>
 800583e:	2301      	movs	r3, #1
 8005840:	e000      	b.n	8005844 <xQueueGenericSendFromISR+0x44>
 8005842:	2300      	movs	r3, #0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800585a:	bf00      	nop
 800585c:	bf00      	nop
 800585e:	e7fd      	b.n	800585c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	2b02      	cmp	r3, #2
 8005864:	d103      	bne.n	800586e <xQueueGenericSendFromISR+0x6e>
 8005866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800586a:	2b01      	cmp	r3, #1
 800586c:	d101      	bne.n	8005872 <xQueueGenericSendFromISR+0x72>
 800586e:	2301      	movs	r3, #1
 8005870:	e000      	b.n	8005874 <xQueueGenericSendFromISR+0x74>
 8005872:	2300      	movs	r3, #0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10b      	bne.n	8005890 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	f383 8811 	msr	BASEPRI, r3
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	623b      	str	r3, [r7, #32]
}
 800588a:	bf00      	nop
 800588c:	bf00      	nop
 800588e:	e7fd      	b.n	800588c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005890:	f001 ff4a 	bl	8007728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005894:	f3ef 8211 	mrs	r2, BASEPRI
 8005898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	61fa      	str	r2, [r7, #28]
 80058aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80058ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80058ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d302      	bcc.n	80058c2 <xQueueGenericSendFromISR+0xc2>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d12f      	bne.n	8005922 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80058c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	68b9      	ldr	r1, [r7, #8]
 80058d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80058d8:	f000 f912 	bl	8005b00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80058dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80058e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058e4:	d112      	bne.n	800590c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d016      	beq.n	800591c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f0:	3324      	adds	r3, #36	@ 0x24
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 ff04 	bl	8006700 <xTaskRemoveFromEventList>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00e      	beq.n	800591c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00b      	beq.n	800591c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	e007      	b.n	800591c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800590c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005910:	3301      	adds	r3, #1
 8005912:	b2db      	uxtb	r3, r3
 8005914:	b25a      	sxtb	r2, r3
 8005916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800591c:	2301      	movs	r3, #1
 800591e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005920:	e001      	b.n	8005926 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005922:	2300      	movs	r3, #0
 8005924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005928:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005930:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005934:	4618      	mov	r0, r3
 8005936:	3740      	adds	r7, #64	@ 0x40
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08c      	sub	sp, #48	@ 0x30
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005948:	2300      	movs	r3, #0
 800594a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <xQueueReceive+0x32>
	__asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	623b      	str	r3, [r7, #32]
}
 8005968:	bf00      	nop
 800596a:	bf00      	nop
 800596c:	e7fd      	b.n	800596a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d103      	bne.n	800597c <xQueueReceive+0x40>
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005978:	2b00      	cmp	r3, #0
 800597a:	d101      	bne.n	8005980 <xQueueReceive+0x44>
 800597c:	2301      	movs	r3, #1
 800597e:	e000      	b.n	8005982 <xQueueReceive+0x46>
 8005980:	2300      	movs	r3, #0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10b      	bne.n	800599e <xQueueReceive+0x62>
	__asm volatile
 8005986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598a:	f383 8811 	msr	BASEPRI, r3
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	61fb      	str	r3, [r7, #28]
}
 8005998:	bf00      	nop
 800599a:	bf00      	nop
 800599c:	e7fd      	b.n	800599a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800599e:	f001 f875 	bl	8006a8c <xTaskGetSchedulerState>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d102      	bne.n	80059ae <xQueueReceive+0x72>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <xQueueReceive+0x76>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <xQueueReceive+0x78>
 80059b2:	2300      	movs	r3, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <xQueueReceive+0x94>
	__asm volatile
 80059b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059bc:	f383 8811 	msr	BASEPRI, r3
 80059c0:	f3bf 8f6f 	isb	sy
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	61bb      	str	r3, [r7, #24]
}
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
 80059ce:	e7fd      	b.n	80059cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059d0:	f001 fdca 	bl	8007568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d01f      	beq.n	8005a20 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059e0:	68b9      	ldr	r1, [r7, #8]
 80059e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059e4:	f000 f8f6 	bl	8005bd4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ea:	1e5a      	subs	r2, r3, #1
 80059ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00f      	beq.n	8005a18 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fa:	3310      	adds	r3, #16
 80059fc:	4618      	mov	r0, r3
 80059fe:	f000 fe7f 	bl	8006700 <xTaskRemoveFromEventList>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d007      	beq.n	8005a18 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005a08:	4b3c      	ldr	r3, [pc, #240]	@ (8005afc <xQueueReceive+0x1c0>)
 8005a0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a18:	f001 fdd8 	bl	80075cc <vPortExitCritical>
				return pdPASS;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e069      	b.n	8005af4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d103      	bne.n	8005a2e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a26:	f001 fdd1 	bl	80075cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e062      	b.n	8005af4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d106      	bne.n	8005a42 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a34:	f107 0310 	add.w	r3, r7, #16
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 fec5 	bl	80067c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a42:	f001 fdc3 	bl	80075cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a46:	f000 fc2d 	bl	80062a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a4a:	f001 fd8d 	bl	8007568 <vPortEnterCritical>
 8005a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a54:	b25b      	sxtb	r3, r3
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a5a:	d103      	bne.n	8005a64 <xQueueReceive+0x128>
 8005a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a6a:	b25b      	sxtb	r3, r3
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a70:	d103      	bne.n	8005a7a <xQueueReceive+0x13e>
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a7a:	f001 fda7 	bl	80075cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a7e:	1d3a      	adds	r2, r7, #4
 8005a80:	f107 0310 	add.w	r3, r7, #16
 8005a84:	4611      	mov	r1, r2
 8005a86:	4618      	mov	r0, r3
 8005a88:	f000 feb4 	bl	80067f4 <xTaskCheckForTimeOut>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d123      	bne.n	8005ada <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a94:	f000 f916 	bl	8005cc4 <prvIsQueueEmpty>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d017      	beq.n	8005ace <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa0:	3324      	adds	r3, #36	@ 0x24
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	4611      	mov	r1, r2
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fdd8 	bl	800665c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005aac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005aae:	f000 f8b7 	bl	8005c20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ab2:	f000 fc05 	bl	80062c0 <xTaskResumeAll>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d189      	bne.n	80059d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005abc:	4b0f      	ldr	r3, [pc, #60]	@ (8005afc <xQueueReceive+0x1c0>)
 8005abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	f3bf 8f4f 	dsb	sy
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	e780      	b.n	80059d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ad0:	f000 f8a6 	bl	8005c20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ad4:	f000 fbf4 	bl	80062c0 <xTaskResumeAll>
 8005ad8:	e77a      	b.n	80059d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005adc:	f000 f8a0 	bl	8005c20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ae0:	f000 fbee 	bl	80062c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ae4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ae6:	f000 f8ed 	bl	8005cc4 <prvIsQueueEmpty>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f43f af6f 	beq.w	80059d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005af2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3730      	adds	r7, #48	@ 0x30
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	e000ed04 	.word	0xe000ed04

08005b00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d10d      	bne.n	8005b3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d14d      	bne.n	8005bc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f000 ffcc 	bl	8006ac8 <xTaskPriorityDisinherit>
 8005b30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	609a      	str	r2, [r3, #8]
 8005b38:	e043      	b.n	8005bc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d119      	bne.n	8005b74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6858      	ldr	r0, [r3, #4]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b48:	461a      	mov	r2, r3
 8005b4a:	68b9      	ldr	r1, [r7, #8]
 8005b4c:	f002 f8a0 	bl	8007c90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b58:	441a      	add	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d32b      	bcc.n	8005bc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	605a      	str	r2, [r3, #4]
 8005b72:	e026      	b.n	8005bc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	68d8      	ldr	r0, [r3, #12]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	f002 f886 	bl	8007c90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8c:	425b      	negs	r3, r3
 8005b8e:	441a      	add	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d207      	bcs.n	8005bb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba8:	425b      	negs	r3, r3
 8005baa:	441a      	add	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d105      	bne.n	8005bc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005bca:	697b      	ldr	r3, [r7, #20]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3718      	adds	r7, #24
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d018      	beq.n	8005c18 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bee:	441a      	add	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d303      	bcc.n	8005c08 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68d9      	ldr	r1, [r3, #12]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c10:	461a      	mov	r2, r3
 8005c12:	6838      	ldr	r0, [r7, #0]
 8005c14:	f002 f83c 	bl	8007c90 <memcpy>
	}
}
 8005c18:	bf00      	nop
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c28:	f001 fc9e 	bl	8007568 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c32:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c34:	e011      	b.n	8005c5a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d012      	beq.n	8005c64 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	3324      	adds	r3, #36	@ 0x24
 8005c42:	4618      	mov	r0, r3
 8005c44:	f000 fd5c 	bl	8006700 <xTaskRemoveFromEventList>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c4e:	f000 fe35 	bl	80068bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c52:	7bfb      	ldrb	r3, [r7, #15]
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	dce9      	bgt.n	8005c36 <prvUnlockQueue+0x16>
 8005c62:	e000      	b.n	8005c66 <prvUnlockQueue+0x46>
					break;
 8005c64:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	22ff      	movs	r2, #255	@ 0xff
 8005c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005c6e:	f001 fcad 	bl	80075cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c72:	f001 fc79 	bl	8007568 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c7c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c7e:	e011      	b.n	8005ca4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d012      	beq.n	8005cae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	3310      	adds	r3, #16
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f000 fd37 	bl	8006700 <xTaskRemoveFromEventList>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d001      	beq.n	8005c9c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c98:	f000 fe10 	bl	80068bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c9c:	7bbb      	ldrb	r3, [r7, #14]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ca4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	dce9      	bgt.n	8005c80 <prvUnlockQueue+0x60>
 8005cac:	e000      	b.n	8005cb0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005cae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	22ff      	movs	r2, #255	@ 0xff
 8005cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005cb8:	f001 fc88 	bl	80075cc <vPortExitCritical>
}
 8005cbc:	bf00      	nop
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ccc:	f001 fc4c 	bl	8007568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	60fb      	str	r3, [r7, #12]
 8005cdc:	e001      	b.n	8005ce2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ce2:	f001 fc73 	bl	80075cc <vPortExitCritical>

	return xReturn;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cf8:	f001 fc36 	bl	8007568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d102      	bne.n	8005d0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	60fb      	str	r3, [r7, #12]
 8005d0c:	e001      	b.n	8005d12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d12:	f001 fc5b 	bl	80075cc <vPortExitCritical>

	return xReturn;
 8005d16:	68fb      	ldr	r3, [r7, #12]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60fb      	str	r3, [r7, #12]
 8005d2e:	e014      	b.n	8005d5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d30:	4a0f      	ldr	r2, [pc, #60]	@ (8005d70 <vQueueAddToRegistry+0x50>)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10b      	bne.n	8005d54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d3c:	490c      	ldr	r1, [pc, #48]	@ (8005d70 <vQueueAddToRegistry+0x50>)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d46:	4a0a      	ldr	r2, [pc, #40]	@ (8005d70 <vQueueAddToRegistry+0x50>)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	4413      	add	r3, r2
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d52:	e006      	b.n	8005d62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	3301      	adds	r3, #1
 8005d58:	60fb      	str	r3, [r7, #12]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2b07      	cmp	r3, #7
 8005d5e:	d9e7      	bls.n	8005d30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d60:	bf00      	nop
 8005d62:	bf00      	nop
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	20000974 	.word	0x20000974

08005d74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d84:	f001 fbf0 	bl	8007568 <vPortEnterCritical>
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d8e:	b25b      	sxtb	r3, r3
 8005d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d94:	d103      	bne.n	8005d9e <vQueueWaitForMessageRestricted+0x2a>
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005da4:	b25b      	sxtb	r3, r3
 8005da6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005daa:	d103      	bne.n	8005db4 <vQueueWaitForMessageRestricted+0x40>
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005db4:	f001 fc0a 	bl	80075cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d106      	bne.n	8005dce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	3324      	adds	r3, #36	@ 0x24
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	68b9      	ldr	r1, [r7, #8]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f000 fc6d 	bl	80066a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005dce:	6978      	ldr	r0, [r7, #20]
 8005dd0:	f7ff ff26 	bl	8005c20 <prvUnlockQueue>
	}
 8005dd4:	bf00      	nop
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b08e      	sub	sp, #56	@ 0x38
 8005de0:	af04      	add	r7, sp, #16
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10b      	bne.n	8005e08 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df4:	f383 8811 	msr	BASEPRI, r3
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	f3bf 8f4f 	dsb	sy
 8005e00:	623b      	str	r3, [r7, #32]
}
 8005e02:	bf00      	nop
 8005e04:	bf00      	nop
 8005e06:	e7fd      	b.n	8005e04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10b      	bne.n	8005e26 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e12:	f383 8811 	msr	BASEPRI, r3
 8005e16:	f3bf 8f6f 	isb	sy
 8005e1a:	f3bf 8f4f 	dsb	sy
 8005e1e:	61fb      	str	r3, [r7, #28]
}
 8005e20:	bf00      	nop
 8005e22:	bf00      	nop
 8005e24:	e7fd      	b.n	8005e22 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e26:	23a8      	movs	r3, #168	@ 0xa8
 8005e28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2ba8      	cmp	r3, #168	@ 0xa8
 8005e2e:	d00b      	beq.n	8005e48 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	61bb      	str	r3, [r7, #24]
}
 8005e42:	bf00      	nop
 8005e44:	bf00      	nop
 8005e46:	e7fd      	b.n	8005e44 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e48:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01e      	beq.n	8005e8e <xTaskCreateStatic+0xb2>
 8005e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01b      	beq.n	8005e8e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e58:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e5e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005e68:	2300      	movs	r3, #0
 8005e6a:	9303      	str	r3, [sp, #12]
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6e:	9302      	str	r3, [sp, #8]
 8005e70:	f107 0314 	add.w	r3, r7, #20
 8005e74:	9301      	str	r3, [sp, #4]
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	68b9      	ldr	r1, [r7, #8]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f000 f851 	bl	8005f28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e88:	f000 f8f6 	bl	8006078 <prvAddNewTaskToReadyList>
 8005e8c:	e001      	b.n	8005e92 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e92:	697b      	ldr	r3, [r7, #20]
	}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3728      	adds	r7, #40	@ 0x28
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08c      	sub	sp, #48	@ 0x30
 8005ea0:	af04      	add	r7, sp, #16
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	603b      	str	r3, [r7, #0]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f001 fc7b 	bl	80077ac <pvPortMalloc>
 8005eb6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00e      	beq.n	8005edc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005ebe:	20a8      	movs	r0, #168	@ 0xa8
 8005ec0:	f001 fc74 	bl	80077ac <pvPortMalloc>
 8005ec4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d003      	beq.n	8005ed4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	697a      	ldr	r2, [r7, #20]
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ed2:	e005      	b.n	8005ee0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ed4:	6978      	ldr	r0, [r7, #20]
 8005ed6:	f001 fd37 	bl	8007948 <vPortFree>
 8005eda:	e001      	b.n	8005ee0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005edc:	2300      	movs	r3, #0
 8005ede:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d017      	beq.n	8005f16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005eee:	88fa      	ldrh	r2, [r7, #6]
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	9303      	str	r3, [sp, #12]
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	9302      	str	r3, [sp, #8]
 8005ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005efa:	9301      	str	r3, [sp, #4]
 8005efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f80f 	bl	8005f28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f0a:	69f8      	ldr	r0, [r7, #28]
 8005f0c:	f000 f8b4 	bl	8006078 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f10:	2301      	movs	r3, #1
 8005f12:	61bb      	str	r3, [r7, #24]
 8005f14:	e002      	b.n	8005f1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f1c:	69bb      	ldr	r3, [r7, #24]
	}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3720      	adds	r7, #32
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
	...

08005f28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b088      	sub	sp, #32
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	461a      	mov	r2, r3
 8005f40:	21a5      	movs	r1, #165	@ 0xa5
 8005f42:	f001 fe21 	bl	8007b88 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f50:	3b01      	subs	r3, #1
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	f023 0307 	bic.w	r3, r3, #7
 8005f5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	f003 0307 	and.w	r3, r3, #7
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00b      	beq.n	8005f82 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	617b      	str	r3, [r7, #20]
}
 8005f7c:	bf00      	nop
 8005f7e:	bf00      	nop
 8005f80:	e7fd      	b.n	8005f7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01f      	beq.n	8005fc8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f88:	2300      	movs	r3, #0
 8005f8a:	61fb      	str	r3, [r7, #28]
 8005f8c:	e012      	b.n	8005fb4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f8e:	68ba      	ldr	r2, [r7, #8]
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	4413      	add	r3, r2
 8005f94:	7819      	ldrb	r1, [r3, #0]
 8005f96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	3334      	adds	r3, #52	@ 0x34
 8005f9e:	460a      	mov	r2, r1
 8005fa0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d006      	beq.n	8005fbc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	61fb      	str	r3, [r7, #28]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	2b0f      	cmp	r3, #15
 8005fb8:	d9e9      	bls.n	8005f8e <prvInitialiseNewTask+0x66>
 8005fba:	e000      	b.n	8005fbe <prvInitialiseNewTask+0x96>
			{
				break;
 8005fbc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fc6:	e003      	b.n	8005fd0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd2:	2b37      	cmp	r3, #55	@ 0x37
 8005fd4:	d901      	bls.n	8005fda <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005fd6:	2337      	movs	r3, #55	@ 0x37
 8005fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fde:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fe4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe8:	2200      	movs	r2, #0
 8005fea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7ff f965 	bl	80052c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	3318      	adds	r3, #24
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7ff f960 	bl	80052c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006004:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800600c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800600e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006012:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006014:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	2200      	movs	r2, #0
 800601a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800601e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006020:	2200      	movs	r2, #0
 8006022:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006028:	3354      	adds	r3, #84	@ 0x54
 800602a:	224c      	movs	r2, #76	@ 0x4c
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f001 fdaa 	bl	8007b88 <memset>
 8006034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006036:	4a0d      	ldr	r2, [pc, #52]	@ (800606c <prvInitialiseNewTask+0x144>)
 8006038:	659a      	str	r2, [r3, #88]	@ 0x58
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	4a0c      	ldr	r2, [pc, #48]	@ (8006070 <prvInitialiseNewTask+0x148>)
 800603e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006042:	4a0c      	ldr	r2, [pc, #48]	@ (8006074 <prvInitialiseNewTask+0x14c>)
 8006044:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006046:	683a      	ldr	r2, [r7, #0]
 8006048:	68f9      	ldr	r1, [r7, #12]
 800604a:	69b8      	ldr	r0, [r7, #24]
 800604c:	f001 f95a 	bl	8007304 <pxPortInitialiseStack>
 8006050:	4602      	mov	r2, r0
 8006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006054:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800605c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006060:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006062:	bf00      	nop
 8006064:	3720      	adds	r7, #32
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	20001c08 	.word	0x20001c08
 8006070:	20001c70 	.word	0x20001c70
 8006074:	20001cd8 	.word	0x20001cd8

08006078 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006080:	f001 fa72 	bl	8007568 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006084:	4b2d      	ldr	r3, [pc, #180]	@ (800613c <prvAddNewTaskToReadyList+0xc4>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3301      	adds	r3, #1
 800608a:	4a2c      	ldr	r2, [pc, #176]	@ (800613c <prvAddNewTaskToReadyList+0xc4>)
 800608c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800608e:	4b2c      	ldr	r3, [pc, #176]	@ (8006140 <prvAddNewTaskToReadyList+0xc8>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d109      	bne.n	80060aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006096:	4a2a      	ldr	r2, [pc, #168]	@ (8006140 <prvAddNewTaskToReadyList+0xc8>)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800609c:	4b27      	ldr	r3, [pc, #156]	@ (800613c <prvAddNewTaskToReadyList+0xc4>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d110      	bne.n	80060c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060a4:	f000 fc2e 	bl	8006904 <prvInitialiseTaskLists>
 80060a8:	e00d      	b.n	80060c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060aa:	4b26      	ldr	r3, [pc, #152]	@ (8006144 <prvAddNewTaskToReadyList+0xcc>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d109      	bne.n	80060c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060b2:	4b23      	ldr	r3, [pc, #140]	@ (8006140 <prvAddNewTaskToReadyList+0xc8>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060bc:	429a      	cmp	r2, r3
 80060be:	d802      	bhi.n	80060c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060c0:	4a1f      	ldr	r2, [pc, #124]	@ (8006140 <prvAddNewTaskToReadyList+0xc8>)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060c6:	4b20      	ldr	r3, [pc, #128]	@ (8006148 <prvAddNewTaskToReadyList+0xd0>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3301      	adds	r3, #1
 80060cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006148 <prvAddNewTaskToReadyList+0xd0>)
 80060ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006148 <prvAddNewTaskToReadyList+0xd0>)
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060dc:	4b1b      	ldr	r3, [pc, #108]	@ (800614c <prvAddNewTaskToReadyList+0xd4>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d903      	bls.n	80060ec <prvAddNewTaskToReadyList+0x74>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e8:	4a18      	ldr	r2, [pc, #96]	@ (800614c <prvAddNewTaskToReadyList+0xd4>)
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f0:	4613      	mov	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4a15      	ldr	r2, [pc, #84]	@ (8006150 <prvAddNewTaskToReadyList+0xd8>)
 80060fa:	441a      	add	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	3304      	adds	r3, #4
 8006100:	4619      	mov	r1, r3
 8006102:	4610      	mov	r0, r2
 8006104:	f7ff f8e9 	bl	80052da <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006108:	f001 fa60 	bl	80075cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800610c:	4b0d      	ldr	r3, [pc, #52]	@ (8006144 <prvAddNewTaskToReadyList+0xcc>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00e      	beq.n	8006132 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006114:	4b0a      	ldr	r3, [pc, #40]	@ (8006140 <prvAddNewTaskToReadyList+0xc8>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611e:	429a      	cmp	r2, r3
 8006120:	d207      	bcs.n	8006132 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006122:	4b0c      	ldr	r3, [pc, #48]	@ (8006154 <prvAddNewTaskToReadyList+0xdc>)
 8006124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006128:	601a      	str	r2, [r3, #0]
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006132:	bf00      	nop
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	20000e88 	.word	0x20000e88
 8006140:	200009b4 	.word	0x200009b4
 8006144:	20000e94 	.word	0x20000e94
 8006148:	20000ea4 	.word	0x20000ea4
 800614c:	20000e90 	.word	0x20000e90
 8006150:	200009b8 	.word	0x200009b8
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d018      	beq.n	800619c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800616a:	4b14      	ldr	r3, [pc, #80]	@ (80061bc <vTaskDelay+0x64>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <vTaskDelay+0x32>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	60bb      	str	r3, [r7, #8]
}
 8006184:	bf00      	nop
 8006186:	bf00      	nop
 8006188:	e7fd      	b.n	8006186 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800618a:	f000 f88b 	bl	80062a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800618e:	2100      	movs	r1, #0
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fd09 	bl	8006ba8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006196:	f000 f893 	bl	80062c0 <xTaskResumeAll>
 800619a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d107      	bne.n	80061b2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80061a2:	4b07      	ldr	r3, [pc, #28]	@ (80061c0 <vTaskDelay+0x68>)
 80061a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061b2:	bf00      	nop
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	20000eb0 	.word	0x20000eb0
 80061c0:	e000ed04 	.word	0xe000ed04

080061c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b08a      	sub	sp, #40	@ 0x28
 80061c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061ce:	2300      	movs	r3, #0
 80061d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061d2:	463a      	mov	r2, r7
 80061d4:	1d39      	adds	r1, r7, #4
 80061d6:	f107 0308 	add.w	r3, r7, #8
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff f81c 	bl	8005218 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061e0:	6839      	ldr	r1, [r7, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	9202      	str	r2, [sp, #8]
 80061e8:	9301      	str	r3, [sp, #4]
 80061ea:	2300      	movs	r3, #0
 80061ec:	9300      	str	r3, [sp, #0]
 80061ee:	2300      	movs	r3, #0
 80061f0:	460a      	mov	r2, r1
 80061f2:	4924      	ldr	r1, [pc, #144]	@ (8006284 <vTaskStartScheduler+0xc0>)
 80061f4:	4824      	ldr	r0, [pc, #144]	@ (8006288 <vTaskStartScheduler+0xc4>)
 80061f6:	f7ff fdf1 	bl	8005ddc <xTaskCreateStatic>
 80061fa:	4603      	mov	r3, r0
 80061fc:	4a23      	ldr	r2, [pc, #140]	@ (800628c <vTaskStartScheduler+0xc8>)
 80061fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006200:	4b22      	ldr	r3, [pc, #136]	@ (800628c <vTaskStartScheduler+0xc8>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d002      	beq.n	800620e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006208:	2301      	movs	r3, #1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	e001      	b.n	8006212 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800620e:	2300      	movs	r3, #0
 8006210:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d102      	bne.n	800621e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006218:	f000 fd1a 	bl	8006c50 <xTimerCreateTimerTask>
 800621c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d11b      	bne.n	800625c <vTaskStartScheduler+0x98>
	__asm volatile
 8006224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006228:	f383 8811 	msr	BASEPRI, r3
 800622c:	f3bf 8f6f 	isb	sy
 8006230:	f3bf 8f4f 	dsb	sy
 8006234:	613b      	str	r3, [r7, #16]
}
 8006236:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006238:	4b15      	ldr	r3, [pc, #84]	@ (8006290 <vTaskStartScheduler+0xcc>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	3354      	adds	r3, #84	@ 0x54
 800623e:	4a15      	ldr	r2, [pc, #84]	@ (8006294 <vTaskStartScheduler+0xd0>)
 8006240:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006242:	4b15      	ldr	r3, [pc, #84]	@ (8006298 <vTaskStartScheduler+0xd4>)
 8006244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006248:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800624a:	4b14      	ldr	r3, [pc, #80]	@ (800629c <vTaskStartScheduler+0xd8>)
 800624c:	2201      	movs	r2, #1
 800624e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006250:	4b13      	ldr	r3, [pc, #76]	@ (80062a0 <vTaskStartScheduler+0xdc>)
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006256:	f001 f8e3 	bl	8007420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800625a:	e00f      	b.n	800627c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006262:	d10b      	bne.n	800627c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	60fb      	str	r3, [r7, #12]
}
 8006276:	bf00      	nop
 8006278:	bf00      	nop
 800627a:	e7fd      	b.n	8006278 <vTaskStartScheduler+0xb4>
}
 800627c:	bf00      	nop
 800627e:	3718      	adds	r7, #24
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}
 8006284:	08007d88 	.word	0x08007d88
 8006288:	080068d5 	.word	0x080068d5
 800628c:	20000eac 	.word	0x20000eac
 8006290:	200009b4 	.word	0x200009b4
 8006294:	20000010 	.word	0x20000010
 8006298:	20000ea8 	.word	0x20000ea8
 800629c:	20000e94 	.word	0x20000e94
 80062a0:	20000e8c 	.word	0x20000e8c

080062a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80062a8:	4b04      	ldr	r3, [pc, #16]	@ (80062bc <vTaskSuspendAll+0x18>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3301      	adds	r3, #1
 80062ae:	4a03      	ldr	r2, [pc, #12]	@ (80062bc <vTaskSuspendAll+0x18>)
 80062b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80062b2:	bf00      	nop
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	20000eb0 	.word	0x20000eb0

080062c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80062ca:	2300      	movs	r3, #0
 80062cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80062ce:	4b42      	ldr	r3, [pc, #264]	@ (80063d8 <xTaskResumeAll+0x118>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10b      	bne.n	80062ee <xTaskResumeAll+0x2e>
	__asm volatile
 80062d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062da:	f383 8811 	msr	BASEPRI, r3
 80062de:	f3bf 8f6f 	isb	sy
 80062e2:	f3bf 8f4f 	dsb	sy
 80062e6:	603b      	str	r3, [r7, #0]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062ee:	f001 f93b 	bl	8007568 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062f2:	4b39      	ldr	r3, [pc, #228]	@ (80063d8 <xTaskResumeAll+0x118>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3b01      	subs	r3, #1
 80062f8:	4a37      	ldr	r2, [pc, #220]	@ (80063d8 <xTaskResumeAll+0x118>)
 80062fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062fc:	4b36      	ldr	r3, [pc, #216]	@ (80063d8 <xTaskResumeAll+0x118>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d162      	bne.n	80063ca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006304:	4b35      	ldr	r3, [pc, #212]	@ (80063dc <xTaskResumeAll+0x11c>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d05e      	beq.n	80063ca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800630c:	e02f      	b.n	800636e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800630e:	4b34      	ldr	r3, [pc, #208]	@ (80063e0 <xTaskResumeAll+0x120>)
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3318      	adds	r3, #24
 800631a:	4618      	mov	r0, r3
 800631c:	f7ff f83a 	bl	8005394 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3304      	adds	r3, #4
 8006324:	4618      	mov	r0, r3
 8006326:	f7ff f835 	bl	8005394 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632e:	4b2d      	ldr	r3, [pc, #180]	@ (80063e4 <xTaskResumeAll+0x124>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	429a      	cmp	r2, r3
 8006334:	d903      	bls.n	800633e <xTaskResumeAll+0x7e>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633a:	4a2a      	ldr	r2, [pc, #168]	@ (80063e4 <xTaskResumeAll+0x124>)
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006342:	4613      	mov	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4a27      	ldr	r2, [pc, #156]	@ (80063e8 <xTaskResumeAll+0x128>)
 800634c:	441a      	add	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	3304      	adds	r3, #4
 8006352:	4619      	mov	r1, r3
 8006354:	4610      	mov	r0, r2
 8006356:	f7fe ffc0 	bl	80052da <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800635e:	4b23      	ldr	r3, [pc, #140]	@ (80063ec <xTaskResumeAll+0x12c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006364:	429a      	cmp	r2, r3
 8006366:	d302      	bcc.n	800636e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006368:	4b21      	ldr	r3, [pc, #132]	@ (80063f0 <xTaskResumeAll+0x130>)
 800636a:	2201      	movs	r2, #1
 800636c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800636e:	4b1c      	ldr	r3, [pc, #112]	@ (80063e0 <xTaskResumeAll+0x120>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1cb      	bne.n	800630e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d001      	beq.n	8006380 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800637c:	f000 fb66 	bl	8006a4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006380:	4b1c      	ldr	r3, [pc, #112]	@ (80063f4 <xTaskResumeAll+0x134>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d010      	beq.n	80063ae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800638c:	f000 f846 	bl	800641c <xTaskIncrementTick>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d002      	beq.n	800639c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006396:	4b16      	ldr	r3, [pc, #88]	@ (80063f0 <xTaskResumeAll+0x130>)
 8006398:	2201      	movs	r2, #1
 800639a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	3b01      	subs	r3, #1
 80063a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1f1      	bne.n	800638c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80063a8:	4b12      	ldr	r3, [pc, #72]	@ (80063f4 <xTaskResumeAll+0x134>)
 80063aa:	2200      	movs	r2, #0
 80063ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80063ae:	4b10      	ldr	r3, [pc, #64]	@ (80063f0 <xTaskResumeAll+0x130>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d009      	beq.n	80063ca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80063b6:	2301      	movs	r3, #1
 80063b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80063ba:	4b0f      	ldr	r3, [pc, #60]	@ (80063f8 <xTaskResumeAll+0x138>)
 80063bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c0:	601a      	str	r2, [r3, #0]
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063ca:	f001 f8ff 	bl	80075cc <vPortExitCritical>

	return xAlreadyYielded;
 80063ce:	68bb      	ldr	r3, [r7, #8]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	20000eb0 	.word	0x20000eb0
 80063dc:	20000e88 	.word	0x20000e88
 80063e0:	20000e48 	.word	0x20000e48
 80063e4:	20000e90 	.word	0x20000e90
 80063e8:	200009b8 	.word	0x200009b8
 80063ec:	200009b4 	.word	0x200009b4
 80063f0:	20000e9c 	.word	0x20000e9c
 80063f4:	20000e98 	.word	0x20000e98
 80063f8:	e000ed04 	.word	0xe000ed04

080063fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006402:	4b05      	ldr	r3, [pc, #20]	@ (8006418 <xTaskGetTickCount+0x1c>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006408:	687b      	ldr	r3, [r7, #4]
}
 800640a:	4618      	mov	r0, r3
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	20000e8c 	.word	0x20000e8c

0800641c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006422:	2300      	movs	r3, #0
 8006424:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006426:	4b4f      	ldr	r3, [pc, #316]	@ (8006564 <xTaskIncrementTick+0x148>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	f040 8090 	bne.w	8006550 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006430:	4b4d      	ldr	r3, [pc, #308]	@ (8006568 <xTaskIncrementTick+0x14c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3301      	adds	r3, #1
 8006436:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006438:	4a4b      	ldr	r2, [pc, #300]	@ (8006568 <xTaskIncrementTick+0x14c>)
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d121      	bne.n	8006488 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006444:	4b49      	ldr	r3, [pc, #292]	@ (800656c <xTaskIncrementTick+0x150>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <xTaskIncrementTick+0x4a>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	603b      	str	r3, [r7, #0]
}
 8006460:	bf00      	nop
 8006462:	bf00      	nop
 8006464:	e7fd      	b.n	8006462 <xTaskIncrementTick+0x46>
 8006466:	4b41      	ldr	r3, [pc, #260]	@ (800656c <xTaskIncrementTick+0x150>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60fb      	str	r3, [r7, #12]
 800646c:	4b40      	ldr	r3, [pc, #256]	@ (8006570 <xTaskIncrementTick+0x154>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a3e      	ldr	r2, [pc, #248]	@ (800656c <xTaskIncrementTick+0x150>)
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	4a3e      	ldr	r2, [pc, #248]	@ (8006570 <xTaskIncrementTick+0x154>)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6013      	str	r3, [r2, #0]
 800647a:	4b3e      	ldr	r3, [pc, #248]	@ (8006574 <xTaskIncrementTick+0x158>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3301      	adds	r3, #1
 8006480:	4a3c      	ldr	r2, [pc, #240]	@ (8006574 <xTaskIncrementTick+0x158>)
 8006482:	6013      	str	r3, [r2, #0]
 8006484:	f000 fae2 	bl	8006a4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006488:	4b3b      	ldr	r3, [pc, #236]	@ (8006578 <xTaskIncrementTick+0x15c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	429a      	cmp	r2, r3
 8006490:	d349      	bcc.n	8006526 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006492:	4b36      	ldr	r3, [pc, #216]	@ (800656c <xTaskIncrementTick+0x150>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d104      	bne.n	80064a6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800649c:	4b36      	ldr	r3, [pc, #216]	@ (8006578 <xTaskIncrementTick+0x15c>)
 800649e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064a2:	601a      	str	r2, [r3, #0]
					break;
 80064a4:	e03f      	b.n	8006526 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a6:	4b31      	ldr	r3, [pc, #196]	@ (800656c <xTaskIncrementTick+0x150>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d203      	bcs.n	80064c6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064be:	4a2e      	ldr	r2, [pc, #184]	@ (8006578 <xTaskIncrementTick+0x15c>)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80064c4:	e02f      	b.n	8006526 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	3304      	adds	r3, #4
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fe ff62 	bl	8005394 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d004      	beq.n	80064e2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	3318      	adds	r3, #24
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fe ff59 	bl	8005394 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e6:	4b25      	ldr	r3, [pc, #148]	@ (800657c <xTaskIncrementTick+0x160>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d903      	bls.n	80064f6 <xTaskIncrementTick+0xda>
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f2:	4a22      	ldr	r2, [pc, #136]	@ (800657c <xTaskIncrementTick+0x160>)
 80064f4:	6013      	str	r3, [r2, #0]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064fa:	4613      	mov	r3, r2
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	4413      	add	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4a1f      	ldr	r2, [pc, #124]	@ (8006580 <xTaskIncrementTick+0x164>)
 8006504:	441a      	add	r2, r3
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	3304      	adds	r3, #4
 800650a:	4619      	mov	r1, r3
 800650c:	4610      	mov	r0, r2
 800650e:	f7fe fee4 	bl	80052da <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006516:	4b1b      	ldr	r3, [pc, #108]	@ (8006584 <xTaskIncrementTick+0x168>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651c:	429a      	cmp	r2, r3
 800651e:	d3b8      	bcc.n	8006492 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006520:	2301      	movs	r3, #1
 8006522:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006524:	e7b5      	b.n	8006492 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006526:	4b17      	ldr	r3, [pc, #92]	@ (8006584 <xTaskIncrementTick+0x168>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800652c:	4914      	ldr	r1, [pc, #80]	@ (8006580 <xTaskIncrementTick+0x164>)
 800652e:	4613      	mov	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	440b      	add	r3, r1
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2b01      	cmp	r3, #1
 800653c:	d901      	bls.n	8006542 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800653e:	2301      	movs	r3, #1
 8006540:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006542:	4b11      	ldr	r3, [pc, #68]	@ (8006588 <xTaskIncrementTick+0x16c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d007      	beq.n	800655a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800654a:	2301      	movs	r3, #1
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	e004      	b.n	800655a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006550:	4b0e      	ldr	r3, [pc, #56]	@ (800658c <xTaskIncrementTick+0x170>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3301      	adds	r3, #1
 8006556:	4a0d      	ldr	r2, [pc, #52]	@ (800658c <xTaskIncrementTick+0x170>)
 8006558:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800655a:	697b      	ldr	r3, [r7, #20]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3718      	adds	r7, #24
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}
 8006564:	20000eb0 	.word	0x20000eb0
 8006568:	20000e8c 	.word	0x20000e8c
 800656c:	20000e40 	.word	0x20000e40
 8006570:	20000e44 	.word	0x20000e44
 8006574:	20000ea0 	.word	0x20000ea0
 8006578:	20000ea8 	.word	0x20000ea8
 800657c:	20000e90 	.word	0x20000e90
 8006580:	200009b8 	.word	0x200009b8
 8006584:	200009b4 	.word	0x200009b4
 8006588:	20000e9c 	.word	0x20000e9c
 800658c:	20000e98 	.word	0x20000e98

08006590 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006596:	4b2b      	ldr	r3, [pc, #172]	@ (8006644 <vTaskSwitchContext+0xb4>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800659e:	4b2a      	ldr	r3, [pc, #168]	@ (8006648 <vTaskSwitchContext+0xb8>)
 80065a0:	2201      	movs	r2, #1
 80065a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80065a4:	e047      	b.n	8006636 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80065a6:	4b28      	ldr	r3, [pc, #160]	@ (8006648 <vTaskSwitchContext+0xb8>)
 80065a8:	2200      	movs	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ac:	4b27      	ldr	r3, [pc, #156]	@ (800664c <vTaskSwitchContext+0xbc>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	60fb      	str	r3, [r7, #12]
 80065b2:	e011      	b.n	80065d8 <vTaskSwitchContext+0x48>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10b      	bne.n	80065d2 <vTaskSwitchContext+0x42>
	__asm volatile
 80065ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065be:	f383 8811 	msr	BASEPRI, r3
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	607b      	str	r3, [r7, #4]
}
 80065cc:	bf00      	nop
 80065ce:	bf00      	nop
 80065d0:	e7fd      	b.n	80065ce <vTaskSwitchContext+0x3e>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	60fb      	str	r3, [r7, #12]
 80065d8:	491d      	ldr	r1, [pc, #116]	@ (8006650 <vTaskSwitchContext+0xc0>)
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4613      	mov	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	440b      	add	r3, r1
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d0e3      	beq.n	80065b4 <vTaskSwitchContext+0x24>
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	4613      	mov	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	4a16      	ldr	r2, [pc, #88]	@ (8006650 <vTaskSwitchContext+0xc0>)
 80065f8:	4413      	add	r3, r2
 80065fa:	60bb      	str	r3, [r7, #8]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	605a      	str	r2, [r3, #4]
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	3308      	adds	r3, #8
 800660e:	429a      	cmp	r2, r3
 8006610:	d104      	bne.n	800661c <vTaskSwitchContext+0x8c>
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	605a      	str	r2, [r3, #4]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	4a0c      	ldr	r2, [pc, #48]	@ (8006654 <vTaskSwitchContext+0xc4>)
 8006624:	6013      	str	r3, [r2, #0]
 8006626:	4a09      	ldr	r2, [pc, #36]	@ (800664c <vTaskSwitchContext+0xbc>)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800662c:	4b09      	ldr	r3, [pc, #36]	@ (8006654 <vTaskSwitchContext+0xc4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3354      	adds	r3, #84	@ 0x54
 8006632:	4a09      	ldr	r2, [pc, #36]	@ (8006658 <vTaskSwitchContext+0xc8>)
 8006634:	6013      	str	r3, [r2, #0]
}
 8006636:	bf00      	nop
 8006638:	3714      	adds	r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	20000eb0 	.word	0x20000eb0
 8006648:	20000e9c 	.word	0x20000e9c
 800664c:	20000e90 	.word	0x20000e90
 8006650:	200009b8 	.word	0x200009b8
 8006654:	200009b4 	.word	0x200009b4
 8006658:	20000010 	.word	0x20000010

0800665c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10b      	bne.n	8006684 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800666c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	60fb      	str	r3, [r7, #12]
}
 800667e:	bf00      	nop
 8006680:	bf00      	nop
 8006682:	e7fd      	b.n	8006680 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006684:	4b07      	ldr	r3, [pc, #28]	@ (80066a4 <vTaskPlaceOnEventList+0x48>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3318      	adds	r3, #24
 800668a:	4619      	mov	r1, r3
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7fe fe48 	bl	8005322 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006692:	2101      	movs	r1, #1
 8006694:	6838      	ldr	r0, [r7, #0]
 8006696:	f000 fa87 	bl	8006ba8 <prvAddCurrentTaskToDelayedList>
}
 800669a:	bf00      	nop
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	200009b4 	.word	0x200009b4

080066a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b086      	sub	sp, #24
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10b      	bne.n	80066d2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80066ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	617b      	str	r3, [r7, #20]
}
 80066cc:	bf00      	nop
 80066ce:	bf00      	nop
 80066d0:	e7fd      	b.n	80066ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066d2:	4b0a      	ldr	r3, [pc, #40]	@ (80066fc <vTaskPlaceOnEventListRestricted+0x54>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3318      	adds	r3, #24
 80066d8:	4619      	mov	r1, r3
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f7fe fdfd 	bl	80052da <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80066e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80066ec:	6879      	ldr	r1, [r7, #4]
 80066ee:	68b8      	ldr	r0, [r7, #8]
 80066f0:	f000 fa5a 	bl	8006ba8 <prvAddCurrentTaskToDelayedList>
	}
 80066f4:	bf00      	nop
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	200009b4 	.word	0x200009b4

08006700 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10b      	bne.n	800672e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800671a:	f383 8811 	msr	BASEPRI, r3
 800671e:	f3bf 8f6f 	isb	sy
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	60fb      	str	r3, [r7, #12]
}
 8006728:	bf00      	nop
 800672a:	bf00      	nop
 800672c:	e7fd      	b.n	800672a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	3318      	adds	r3, #24
 8006732:	4618      	mov	r0, r3
 8006734:	f7fe fe2e 	bl	8005394 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006738:	4b1d      	ldr	r3, [pc, #116]	@ (80067b0 <xTaskRemoveFromEventList+0xb0>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d11d      	bne.n	800677c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	3304      	adds	r3, #4
 8006744:	4618      	mov	r0, r3
 8006746:	f7fe fe25 	bl	8005394 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800674e:	4b19      	ldr	r3, [pc, #100]	@ (80067b4 <xTaskRemoveFromEventList+0xb4>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	429a      	cmp	r2, r3
 8006754:	d903      	bls.n	800675e <xTaskRemoveFromEventList+0x5e>
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675a:	4a16      	ldr	r2, [pc, #88]	@ (80067b4 <xTaskRemoveFromEventList+0xb4>)
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006762:	4613      	mov	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4a13      	ldr	r2, [pc, #76]	@ (80067b8 <xTaskRemoveFromEventList+0xb8>)
 800676c:	441a      	add	r2, r3
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	3304      	adds	r3, #4
 8006772:	4619      	mov	r1, r3
 8006774:	4610      	mov	r0, r2
 8006776:	f7fe fdb0 	bl	80052da <vListInsertEnd>
 800677a:	e005      	b.n	8006788 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	3318      	adds	r3, #24
 8006780:	4619      	mov	r1, r3
 8006782:	480e      	ldr	r0, [pc, #56]	@ (80067bc <xTaskRemoveFromEventList+0xbc>)
 8006784:	f7fe fda9 	bl	80052da <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800678c:	4b0c      	ldr	r3, [pc, #48]	@ (80067c0 <xTaskRemoveFromEventList+0xc0>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006792:	429a      	cmp	r2, r3
 8006794:	d905      	bls.n	80067a2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006796:	2301      	movs	r3, #1
 8006798:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800679a:	4b0a      	ldr	r3, [pc, #40]	@ (80067c4 <xTaskRemoveFromEventList+0xc4>)
 800679c:	2201      	movs	r2, #1
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	e001      	b.n	80067a6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80067a2:	2300      	movs	r3, #0
 80067a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80067a6:	697b      	ldr	r3, [r7, #20]
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3718      	adds	r7, #24
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	20000eb0 	.word	0x20000eb0
 80067b4:	20000e90 	.word	0x20000e90
 80067b8:	200009b8 	.word	0x200009b8
 80067bc:	20000e48 	.word	0x20000e48
 80067c0:	200009b4 	.word	0x200009b4
 80067c4:	20000e9c 	.word	0x20000e9c

080067c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067d0:	4b06      	ldr	r3, [pc, #24]	@ (80067ec <vTaskInternalSetTimeOutState+0x24>)
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067d8:	4b05      	ldr	r3, [pc, #20]	@ (80067f0 <vTaskInternalSetTimeOutState+0x28>)
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	605a      	str	r2, [r3, #4]
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	20000ea0 	.word	0x20000ea0
 80067f0:	20000e8c 	.word	0x20000e8c

080067f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b088      	sub	sp, #32
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d10b      	bne.n	800681c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006808:	f383 8811 	msr	BASEPRI, r3
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f3bf 8f4f 	dsb	sy
 8006814:	613b      	str	r3, [r7, #16]
}
 8006816:	bf00      	nop
 8006818:	bf00      	nop
 800681a:	e7fd      	b.n	8006818 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	60fb      	str	r3, [r7, #12]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800683a:	f000 fe95 	bl	8007568 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800683e:	4b1d      	ldr	r3, [pc, #116]	@ (80068b4 <xTaskCheckForTimeOut+0xc0>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	69ba      	ldr	r2, [r7, #24]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006856:	d102      	bne.n	800685e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006858:	2300      	movs	r3, #0
 800685a:	61fb      	str	r3, [r7, #28]
 800685c:	e023      	b.n	80068a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	4b15      	ldr	r3, [pc, #84]	@ (80068b8 <xTaskCheckForTimeOut+0xc4>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	429a      	cmp	r2, r3
 8006868:	d007      	beq.n	800687a <xTaskCheckForTimeOut+0x86>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	69ba      	ldr	r2, [r7, #24]
 8006870:	429a      	cmp	r2, r3
 8006872:	d302      	bcc.n	800687a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006874:	2301      	movs	r3, #1
 8006876:	61fb      	str	r3, [r7, #28]
 8006878:	e015      	b.n	80068a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	429a      	cmp	r2, r3
 8006882:	d20b      	bcs.n	800689c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	1ad2      	subs	r2, r2, r3
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7ff ff99 	bl	80067c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006896:	2300      	movs	r3, #0
 8006898:	61fb      	str	r3, [r7, #28]
 800689a:	e004      	b.n	80068a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	2200      	movs	r2, #0
 80068a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80068a2:	2301      	movs	r3, #1
 80068a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80068a6:	f000 fe91 	bl	80075cc <vPortExitCritical>

	return xReturn;
 80068aa:	69fb      	ldr	r3, [r7, #28]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3720      	adds	r7, #32
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	20000e8c 	.word	0x20000e8c
 80068b8:	20000ea0 	.word	0x20000ea0

080068bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80068c0:	4b03      	ldr	r3, [pc, #12]	@ (80068d0 <vTaskMissedYield+0x14>)
 80068c2:	2201      	movs	r2, #1
 80068c4:	601a      	str	r2, [r3, #0]
}
 80068c6:	bf00      	nop
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	20000e9c 	.word	0x20000e9c

080068d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068dc:	f000 f852 	bl	8006984 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068e0:	4b06      	ldr	r3, [pc, #24]	@ (80068fc <prvIdleTask+0x28>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d9f9      	bls.n	80068dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80068e8:	4b05      	ldr	r3, [pc, #20]	@ (8006900 <prvIdleTask+0x2c>)
 80068ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ee:	601a      	str	r2, [r3, #0]
 80068f0:	f3bf 8f4f 	dsb	sy
 80068f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068f8:	e7f0      	b.n	80068dc <prvIdleTask+0x8>
 80068fa:	bf00      	nop
 80068fc:	200009b8 	.word	0x200009b8
 8006900:	e000ed04 	.word	0xe000ed04

08006904 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800690a:	2300      	movs	r3, #0
 800690c:	607b      	str	r3, [r7, #4]
 800690e:	e00c      	b.n	800692a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	4613      	mov	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4413      	add	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4a12      	ldr	r2, [pc, #72]	@ (8006964 <prvInitialiseTaskLists+0x60>)
 800691c:	4413      	add	r3, r2
 800691e:	4618      	mov	r0, r3
 8006920:	f7fe fcae 	bl	8005280 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	3301      	adds	r3, #1
 8006928:	607b      	str	r3, [r7, #4]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2b37      	cmp	r3, #55	@ 0x37
 800692e:	d9ef      	bls.n	8006910 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006930:	480d      	ldr	r0, [pc, #52]	@ (8006968 <prvInitialiseTaskLists+0x64>)
 8006932:	f7fe fca5 	bl	8005280 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006936:	480d      	ldr	r0, [pc, #52]	@ (800696c <prvInitialiseTaskLists+0x68>)
 8006938:	f7fe fca2 	bl	8005280 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800693c:	480c      	ldr	r0, [pc, #48]	@ (8006970 <prvInitialiseTaskLists+0x6c>)
 800693e:	f7fe fc9f 	bl	8005280 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006942:	480c      	ldr	r0, [pc, #48]	@ (8006974 <prvInitialiseTaskLists+0x70>)
 8006944:	f7fe fc9c 	bl	8005280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006948:	480b      	ldr	r0, [pc, #44]	@ (8006978 <prvInitialiseTaskLists+0x74>)
 800694a:	f7fe fc99 	bl	8005280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800694e:	4b0b      	ldr	r3, [pc, #44]	@ (800697c <prvInitialiseTaskLists+0x78>)
 8006950:	4a05      	ldr	r2, [pc, #20]	@ (8006968 <prvInitialiseTaskLists+0x64>)
 8006952:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006954:	4b0a      	ldr	r3, [pc, #40]	@ (8006980 <prvInitialiseTaskLists+0x7c>)
 8006956:	4a05      	ldr	r2, [pc, #20]	@ (800696c <prvInitialiseTaskLists+0x68>)
 8006958:	601a      	str	r2, [r3, #0]
}
 800695a:	bf00      	nop
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	200009b8 	.word	0x200009b8
 8006968:	20000e18 	.word	0x20000e18
 800696c:	20000e2c 	.word	0x20000e2c
 8006970:	20000e48 	.word	0x20000e48
 8006974:	20000e5c 	.word	0x20000e5c
 8006978:	20000e74 	.word	0x20000e74
 800697c:	20000e40 	.word	0x20000e40
 8006980:	20000e44 	.word	0x20000e44

08006984 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800698a:	e019      	b.n	80069c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800698c:	f000 fdec 	bl	8007568 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006990:	4b10      	ldr	r3, [pc, #64]	@ (80069d4 <prvCheckTasksWaitingTermination+0x50>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	3304      	adds	r3, #4
 800699c:	4618      	mov	r0, r3
 800699e:	f7fe fcf9 	bl	8005394 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80069a2:	4b0d      	ldr	r3, [pc, #52]	@ (80069d8 <prvCheckTasksWaitingTermination+0x54>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	3b01      	subs	r3, #1
 80069a8:	4a0b      	ldr	r2, [pc, #44]	@ (80069d8 <prvCheckTasksWaitingTermination+0x54>)
 80069aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80069ac:	4b0b      	ldr	r3, [pc, #44]	@ (80069dc <prvCheckTasksWaitingTermination+0x58>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3b01      	subs	r3, #1
 80069b2:	4a0a      	ldr	r2, [pc, #40]	@ (80069dc <prvCheckTasksWaitingTermination+0x58>)
 80069b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80069b6:	f000 fe09 	bl	80075cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f810 	bl	80069e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069c0:	4b06      	ldr	r3, [pc, #24]	@ (80069dc <prvCheckTasksWaitingTermination+0x58>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e1      	bne.n	800698c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20000e5c 	.word	0x20000e5c
 80069d8:	20000e88 	.word	0x20000e88
 80069dc:	20000e70 	.word	0x20000e70

080069e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3354      	adds	r3, #84	@ 0x54
 80069ec:	4618      	mov	r0, r3
 80069ee:	f001 f8d3 	bl	8007b98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d108      	bne.n	8006a0e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	4618      	mov	r0, r3
 8006a02:	f000 ffa1 	bl	8007948 <vPortFree>
				vPortFree( pxTCB );
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 ff9e 	bl	8007948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006a0c:	e019      	b.n	8006a42 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d103      	bne.n	8006a20 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 ff95 	bl	8007948 <vPortFree>
	}
 8006a1e:	e010      	b.n	8006a42 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d00b      	beq.n	8006a42 <prvDeleteTCB+0x62>
	__asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	60fb      	str	r3, [r7, #12]
}
 8006a3c:	bf00      	nop
 8006a3e:	bf00      	nop
 8006a40:	e7fd      	b.n	8006a3e <prvDeleteTCB+0x5e>
	}
 8006a42:	bf00      	nop
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
	...

08006a4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a52:	4b0c      	ldr	r3, [pc, #48]	@ (8006a84 <prvResetNextTaskUnblockTime+0x38>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d104      	bne.n	8006a66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a88 <prvResetNextTaskUnblockTime+0x3c>)
 8006a5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a64:	e008      	b.n	8006a78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a66:	4b07      	ldr	r3, [pc, #28]	@ (8006a84 <prvResetNextTaskUnblockTime+0x38>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	4a04      	ldr	r2, [pc, #16]	@ (8006a88 <prvResetNextTaskUnblockTime+0x3c>)
 8006a76:	6013      	str	r3, [r2, #0]
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	20000e40 	.word	0x20000e40
 8006a88:	20000ea8 	.word	0x20000ea8

08006a8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a92:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac0 <xTaskGetSchedulerState+0x34>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d102      	bne.n	8006aa0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	607b      	str	r3, [r7, #4]
 8006a9e:	e008      	b.n	8006ab2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aa0:	4b08      	ldr	r3, [pc, #32]	@ (8006ac4 <xTaskGetSchedulerState+0x38>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d102      	bne.n	8006aae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	607b      	str	r3, [r7, #4]
 8006aac:	e001      	b.n	8006ab2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006ab2:	687b      	ldr	r3, [r7, #4]
	}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	20000e94 	.word	0x20000e94
 8006ac4:	20000eb0 	.word	0x20000eb0

08006ac8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d058      	beq.n	8006b90 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006ade:	4b2f      	ldr	r3, [pc, #188]	@ (8006b9c <xTaskPriorityDisinherit+0xd4>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d00b      	beq.n	8006b00 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aec:	f383 8811 	msr	BASEPRI, r3
 8006af0:	f3bf 8f6f 	isb	sy
 8006af4:	f3bf 8f4f 	dsb	sy
 8006af8:	60fb      	str	r3, [r7, #12]
}
 8006afa:	bf00      	nop
 8006afc:	bf00      	nop
 8006afe:	e7fd      	b.n	8006afc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10b      	bne.n	8006b20 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b0c:	f383 8811 	msr	BASEPRI, r3
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	f3bf 8f4f 	dsb	sy
 8006b18:	60bb      	str	r3, [r7, #8]
}
 8006b1a:	bf00      	nop
 8006b1c:	bf00      	nop
 8006b1e:	e7fd      	b.n	8006b1c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b24:	1e5a      	subs	r2, r3, #1
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d02c      	beq.n	8006b90 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d128      	bne.n	8006b90 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	3304      	adds	r3, #4
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fe fc26 	bl	8005394 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b60:	4b0f      	ldr	r3, [pc, #60]	@ (8006ba0 <xTaskPriorityDisinherit+0xd8>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d903      	bls.n	8006b70 <xTaskPriorityDisinherit+0xa8>
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ba0 <xTaskPriorityDisinherit+0xd8>)
 8006b6e:	6013      	str	r3, [r2, #0]
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b74:	4613      	mov	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	4413      	add	r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	4a09      	ldr	r2, [pc, #36]	@ (8006ba4 <xTaskPriorityDisinherit+0xdc>)
 8006b7e:	441a      	add	r2, r3
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	3304      	adds	r3, #4
 8006b84:	4619      	mov	r1, r3
 8006b86:	4610      	mov	r0, r2
 8006b88:	f7fe fba7 	bl	80052da <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b90:	697b      	ldr	r3, [r7, #20]
	}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	200009b4 	.word	0x200009b4
 8006ba0:	20000e90 	.word	0x20000e90
 8006ba4:	200009b8 	.word	0x200009b8

08006ba8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006bb2:	4b21      	ldr	r3, [pc, #132]	@ (8006c38 <prvAddCurrentTaskToDelayedList+0x90>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bb8:	4b20      	ldr	r3, [pc, #128]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	3304      	adds	r3, #4
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7fe fbe8 	bl	8005394 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bca:	d10a      	bne.n	8006be2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d007      	beq.n	8006be2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3304      	adds	r3, #4
 8006bd8:	4619      	mov	r1, r3
 8006bda:	4819      	ldr	r0, [pc, #100]	@ (8006c40 <prvAddCurrentTaskToDelayedList+0x98>)
 8006bdc:	f7fe fb7d 	bl	80052da <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006be0:	e026      	b.n	8006c30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4413      	add	r3, r2
 8006be8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bea:	4b14      	ldr	r3, [pc, #80]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006bf2:	68ba      	ldr	r2, [r7, #8]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d209      	bcs.n	8006c0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bfa:	4b12      	ldr	r3, [pc, #72]	@ (8006c44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3304      	adds	r3, #4
 8006c04:	4619      	mov	r1, r3
 8006c06:	4610      	mov	r0, r2
 8006c08:	f7fe fb8b 	bl	8005322 <vListInsert>
}
 8006c0c:	e010      	b.n	8006c30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8006c48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	4b0a      	ldr	r3, [pc, #40]	@ (8006c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3304      	adds	r3, #4
 8006c18:	4619      	mov	r1, r3
 8006c1a:	4610      	mov	r0, r2
 8006c1c:	f7fe fb81 	bl	8005322 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c20:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d202      	bcs.n	8006c30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006c2a:	4a08      	ldr	r2, [pc, #32]	@ (8006c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	6013      	str	r3, [r2, #0]
}
 8006c30:	bf00      	nop
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}
 8006c38:	20000e8c 	.word	0x20000e8c
 8006c3c:	200009b4 	.word	0x200009b4
 8006c40:	20000e74 	.word	0x20000e74
 8006c44:	20000e44 	.word	0x20000e44
 8006c48:	20000e40 	.word	0x20000e40
 8006c4c:	20000ea8 	.word	0x20000ea8

08006c50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b08a      	sub	sp, #40	@ 0x28
 8006c54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006c56:	2300      	movs	r3, #0
 8006c58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006c5a:	f000 fb13 	bl	8007284 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd4 <xTimerCreateTimerTask+0x84>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d021      	beq.n	8006caa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c6e:	1d3a      	adds	r2, r7, #4
 8006c70:	f107 0108 	add.w	r1, r7, #8
 8006c74:	f107 030c 	add.w	r3, r7, #12
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fe fae7 	bl	800524c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c7e:	6879      	ldr	r1, [r7, #4]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	9202      	str	r2, [sp, #8]
 8006c86:	9301      	str	r3, [sp, #4]
 8006c88:	2302      	movs	r3, #2
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	460a      	mov	r2, r1
 8006c90:	4911      	ldr	r1, [pc, #68]	@ (8006cd8 <xTimerCreateTimerTask+0x88>)
 8006c92:	4812      	ldr	r0, [pc, #72]	@ (8006cdc <xTimerCreateTimerTask+0x8c>)
 8006c94:	f7ff f8a2 	bl	8005ddc <xTaskCreateStatic>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	4a11      	ldr	r2, [pc, #68]	@ (8006ce0 <xTimerCreateTimerTask+0x90>)
 8006c9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c9e:	4b10      	ldr	r3, [pc, #64]	@ (8006ce0 <xTimerCreateTimerTask+0x90>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10b      	bne.n	8006cc8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb4:	f383 8811 	msr	BASEPRI, r3
 8006cb8:	f3bf 8f6f 	isb	sy
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	613b      	str	r3, [r7, #16]
}
 8006cc2:	bf00      	nop
 8006cc4:	bf00      	nop
 8006cc6:	e7fd      	b.n	8006cc4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006cc8:	697b      	ldr	r3, [r7, #20]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000ee4 	.word	0x20000ee4
 8006cd8:	08007d90 	.word	0x08007d90
 8006cdc:	08006e1d 	.word	0x08006e1d
 8006ce0:	20000ee8 	.word	0x20000ee8

08006ce4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b08a      	sub	sp, #40	@ 0x28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
 8006cf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10b      	bne.n	8006d14 <xTimerGenericCommand+0x30>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	623b      	str	r3, [r7, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	bf00      	nop
 8006d12:	e7fd      	b.n	8006d10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d14:	4b19      	ldr	r3, [pc, #100]	@ (8006d7c <xTimerGenericCommand+0x98>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d02a      	beq.n	8006d72 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	2b05      	cmp	r3, #5
 8006d2c:	dc18      	bgt.n	8006d60 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d2e:	f7ff fead 	bl	8006a8c <xTaskGetSchedulerState>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d109      	bne.n	8006d4c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d38:	4b10      	ldr	r3, [pc, #64]	@ (8006d7c <xTimerGenericCommand+0x98>)
 8006d3a:	6818      	ldr	r0, [r3, #0]
 8006d3c:	f107 0110 	add.w	r1, r7, #16
 8006d40:	2300      	movs	r3, #0
 8006d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d44:	f7fe fc5a 	bl	80055fc <xQueueGenericSend>
 8006d48:	6278      	str	r0, [r7, #36]	@ 0x24
 8006d4a:	e012      	b.n	8006d72 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d7c <xTimerGenericCommand+0x98>)
 8006d4e:	6818      	ldr	r0, [r3, #0]
 8006d50:	f107 0110 	add.w	r1, r7, #16
 8006d54:	2300      	movs	r3, #0
 8006d56:	2200      	movs	r2, #0
 8006d58:	f7fe fc50 	bl	80055fc <xQueueGenericSend>
 8006d5c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006d5e:	e008      	b.n	8006d72 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006d60:	4b06      	ldr	r3, [pc, #24]	@ (8006d7c <xTimerGenericCommand+0x98>)
 8006d62:	6818      	ldr	r0, [r3, #0]
 8006d64:	f107 0110 	add.w	r1, r7, #16
 8006d68:	2300      	movs	r3, #0
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	f7fe fd48 	bl	8005800 <xQueueGenericSendFromISR>
 8006d70:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3728      	adds	r7, #40	@ 0x28
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	20000ee4 	.word	0x20000ee4

08006d80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b088      	sub	sp, #32
 8006d84:	af02      	add	r7, sp, #8
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d8a:	4b23      	ldr	r3, [pc, #140]	@ (8006e18 <prvProcessExpiredTimer+0x98>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	3304      	adds	r3, #4
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7fe fafb 	bl	8005394 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006da4:	f003 0304 	and.w	r3, r3, #4
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d023      	beq.n	8006df4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	699a      	ldr	r2, [r3, #24]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	18d1      	adds	r1, r2, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	6978      	ldr	r0, [r7, #20]
 8006dba:	f000 f8d5 	bl	8006f68 <prvInsertTimerInActiveList>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d020      	beq.n	8006e06 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	9300      	str	r3, [sp, #0]
 8006dc8:	2300      	movs	r3, #0
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	2100      	movs	r1, #0
 8006dce:	6978      	ldr	r0, [r7, #20]
 8006dd0:	f7ff ff88 	bl	8006ce4 <xTimerGenericCommand>
 8006dd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d114      	bne.n	8006e06 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	60fb      	str	r3, [r7, #12]
}
 8006dee:	bf00      	nop
 8006df0:	bf00      	nop
 8006df2:	e7fd      	b.n	8006df0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dfa:	f023 0301 	bic.w	r3, r3, #1
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	6978      	ldr	r0, [r7, #20]
 8006e0c:	4798      	blx	r3
}
 8006e0e:	bf00      	nop
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	20000edc 	.word	0x20000edc

08006e1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e24:	f107 0308 	add.w	r3, r7, #8
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 f859 	bl	8006ee0 <prvGetNextExpireTime>
 8006e2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	4619      	mov	r1, r3
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f000 f805 	bl	8006e44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e3a:	f000 f8d7 	bl	8006fec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e3e:	bf00      	nop
 8006e40:	e7f0      	b.n	8006e24 <prvTimerTask+0x8>
	...

08006e44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b084      	sub	sp, #16
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e4e:	f7ff fa29 	bl	80062a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e52:	f107 0308 	add.w	r3, r7, #8
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 f866 	bl	8006f28 <prvSampleTimeNow>
 8006e5c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d130      	bne.n	8006ec6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <prvProcessTimerOrBlockTask+0x3c>
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d806      	bhi.n	8006e80 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e72:	f7ff fa25 	bl	80062c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e76:	68f9      	ldr	r1, [r7, #12]
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f7ff ff81 	bl	8006d80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e7e:	e024      	b.n	8006eca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d008      	beq.n	8006e98 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e86:	4b13      	ldr	r3, [pc, #76]	@ (8006ed4 <prvProcessTimerOrBlockTask+0x90>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d101      	bne.n	8006e94 <prvProcessTimerOrBlockTask+0x50>
 8006e90:	2301      	movs	r3, #1
 8006e92:	e000      	b.n	8006e96 <prvProcessTimerOrBlockTask+0x52>
 8006e94:	2300      	movs	r3, #0
 8006e96:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e98:	4b0f      	ldr	r3, [pc, #60]	@ (8006ed8 <prvProcessTimerOrBlockTask+0x94>)
 8006e9a:	6818      	ldr	r0, [r3, #0]
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	f7fe ff65 	bl	8005d74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006eaa:	f7ff fa09 	bl	80062c0 <xTaskResumeAll>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d10a      	bne.n	8006eca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006eb4:	4b09      	ldr	r3, [pc, #36]	@ (8006edc <prvProcessTimerOrBlockTask+0x98>)
 8006eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eba:	601a      	str	r2, [r3, #0]
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	f3bf 8f6f 	isb	sy
}
 8006ec4:	e001      	b.n	8006eca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006ec6:	f7ff f9fb 	bl	80062c0 <xTaskResumeAll>
}
 8006eca:	bf00      	nop
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20000ee0 	.word	0x20000ee0
 8006ed8:	20000ee4 	.word	0x20000ee4
 8006edc:	e000ed04 	.word	0xe000ed04

08006ee0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8006f24 <prvGetNextExpireTime+0x44>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <prvGetNextExpireTime+0x16>
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	e000      	b.n	8006ef8 <prvGetNextExpireTime+0x18>
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d105      	bne.n	8006f10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f04:	4b07      	ldr	r3, [pc, #28]	@ (8006f24 <prvGetNextExpireTime+0x44>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	60fb      	str	r3, [r7, #12]
 8006f0e:	e001      	b.n	8006f14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f14:	68fb      	ldr	r3, [r7, #12]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3714      	adds	r7, #20
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	20000edc 	.word	0x20000edc

08006f28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f30:	f7ff fa64 	bl	80063fc <xTaskGetTickCount>
 8006f34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f36:	4b0b      	ldr	r3, [pc, #44]	@ (8006f64 <prvSampleTimeNow+0x3c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d205      	bcs.n	8006f4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f40:	f000 f93a 	bl	80071b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	601a      	str	r2, [r3, #0]
 8006f4a:	e002      	b.n	8006f52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f52:	4a04      	ldr	r2, [pc, #16]	@ (8006f64 <prvSampleTimeNow+0x3c>)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f58:	68fb      	ldr	r3, [r7, #12]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	20000eec 	.word	0x20000eec

08006f68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d812      	bhi.n	8006fb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	1ad2      	subs	r2, r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d302      	bcc.n	8006fa2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	e01b      	b.n	8006fda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006fa2:	4b10      	ldr	r3, [pc, #64]	@ (8006fe4 <prvInsertTimerInActiveList+0x7c>)
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	3304      	adds	r3, #4
 8006faa:	4619      	mov	r1, r3
 8006fac:	4610      	mov	r0, r2
 8006fae:	f7fe f9b8 	bl	8005322 <vListInsert>
 8006fb2:	e012      	b.n	8006fda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d206      	bcs.n	8006fca <prvInsertTimerInActiveList+0x62>
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d302      	bcc.n	8006fca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	617b      	str	r3, [r7, #20]
 8006fc8:	e007      	b.n	8006fda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fca:	4b07      	ldr	r3, [pc, #28]	@ (8006fe8 <prvInsertTimerInActiveList+0x80>)
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	3304      	adds	r3, #4
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	f7fe f9a4 	bl	8005322 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006fda:	697b      	ldr	r3, [r7, #20]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3718      	adds	r7, #24
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	20000ee0 	.word	0x20000ee0
 8006fe8:	20000edc 	.word	0x20000edc

08006fec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b08e      	sub	sp, #56	@ 0x38
 8006ff0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ff2:	e0ce      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	da19      	bge.n	800702e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ffa:	1d3b      	adds	r3, r7, #4
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10b      	bne.n	800701e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	61fb      	str	r3, [r7, #28]
}
 8007018:	bf00      	nop
 800701a:	bf00      	nop
 800701c:	e7fd      	b.n	800701a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800701e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007024:	6850      	ldr	r0, [r2, #4]
 8007026:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007028:	6892      	ldr	r2, [r2, #8]
 800702a:	4611      	mov	r1, r2
 800702c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2b00      	cmp	r3, #0
 8007032:	f2c0 80ae 	blt.w	8007192 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800703a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d004      	beq.n	800704c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007044:	3304      	adds	r3, #4
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe f9a4 	bl	8005394 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800704c:	463b      	mov	r3, r7
 800704e:	4618      	mov	r0, r3
 8007050:	f7ff ff6a 	bl	8006f28 <prvSampleTimeNow>
 8007054:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2b09      	cmp	r3, #9
 800705a:	f200 8097 	bhi.w	800718c <prvProcessReceivedCommands+0x1a0>
 800705e:	a201      	add	r2, pc, #4	@ (adr r2, 8007064 <prvProcessReceivedCommands+0x78>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	0800708d 	.word	0x0800708d
 8007068:	0800708d 	.word	0x0800708d
 800706c:	0800708d 	.word	0x0800708d
 8007070:	08007103 	.word	0x08007103
 8007074:	08007117 	.word	0x08007117
 8007078:	08007163 	.word	0x08007163
 800707c:	0800708d 	.word	0x0800708d
 8007080:	0800708d 	.word	0x0800708d
 8007084:	08007103 	.word	0x08007103
 8007088:	08007117 	.word	0x08007117
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800708c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007092:	f043 0301 	orr.w	r3, r3, #1
 8007096:	b2da      	uxtb	r2, r3
 8007098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800709a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800709e:	68ba      	ldr	r2, [r7, #8]
 80070a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	18d1      	adds	r1, r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070ac:	f7ff ff5c 	bl	8006f68 <prvInsertTimerInActiveList>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d06c      	beq.n	8007190 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d061      	beq.n	8007190 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070cc:	68ba      	ldr	r2, [r7, #8]
 80070ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	441a      	add	r2, r3
 80070d4:	2300      	movs	r3, #0
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	2300      	movs	r3, #0
 80070da:	2100      	movs	r1, #0
 80070dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070de:	f7ff fe01 	bl	8006ce4 <xTimerGenericCommand>
 80070e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d152      	bne.n	8007190 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80070ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ee:	f383 8811 	msr	BASEPRI, r3
 80070f2:	f3bf 8f6f 	isb	sy
 80070f6:	f3bf 8f4f 	dsb	sy
 80070fa:	61bb      	str	r3, [r7, #24]
}
 80070fc:	bf00      	nop
 80070fe:	bf00      	nop
 8007100:	e7fd      	b.n	80070fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007104:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007108:	f023 0301 	bic.w	r3, r3, #1
 800710c:	b2da      	uxtb	r2, r3
 800710e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007110:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007114:	e03d      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800711c:	f043 0301 	orr.w	r3, r3, #1
 8007120:	b2da      	uxtb	r2, r3
 8007122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007124:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800712c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800712e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10b      	bne.n	800714e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	617b      	str	r3, [r7, #20]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800714e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	18d1      	adds	r1, r2, r3
 8007156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800715c:	f7ff ff04 	bl	8006f68 <prvInsertTimerInActiveList>
					break;
 8007160:	e017      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d103      	bne.n	8007178 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007170:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007172:	f000 fbe9 	bl	8007948 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007176:	e00c      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800717e:	f023 0301 	bic.w	r3, r3, #1
 8007182:	b2da      	uxtb	r2, r3
 8007184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007186:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800718a:	e002      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800718c:	bf00      	nop
 800718e:	e000      	b.n	8007192 <prvProcessReceivedCommands+0x1a6>
					break;
 8007190:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007192:	4b08      	ldr	r3, [pc, #32]	@ (80071b4 <prvProcessReceivedCommands+0x1c8>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	1d39      	adds	r1, r7, #4
 8007198:	2200      	movs	r2, #0
 800719a:	4618      	mov	r0, r3
 800719c:	f7fe fbce 	bl	800593c <xQueueReceive>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f47f af26 	bne.w	8006ff4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80071a8:	bf00      	nop
 80071aa:	bf00      	nop
 80071ac:	3730      	adds	r7, #48	@ 0x30
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	20000ee4 	.word	0x20000ee4

080071b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b088      	sub	sp, #32
 80071bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071be:	e049      	b.n	8007254 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071c0:	4b2e      	ldr	r3, [pc, #184]	@ (800727c <prvSwitchTimerLists+0xc4>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071ca:	4b2c      	ldr	r3, [pc, #176]	@ (800727c <prvSwitchTimerLists+0xc4>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3304      	adds	r3, #4
 80071d8:	4618      	mov	r0, r3
 80071da:	f7fe f8db 	bl	8005394 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	68f8      	ldr	r0, [r7, #12]
 80071e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071ec:	f003 0304 	and.w	r3, r3, #4
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d02f      	beq.n	8007254 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	693a      	ldr	r2, [r7, #16]
 80071fa:	4413      	add	r3, r2
 80071fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071fe:	68ba      	ldr	r2, [r7, #8]
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	429a      	cmp	r2, r3
 8007204:	d90e      	bls.n	8007224 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007212:	4b1a      	ldr	r3, [pc, #104]	@ (800727c <prvSwitchTimerLists+0xc4>)
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	3304      	adds	r3, #4
 800721a:	4619      	mov	r1, r3
 800721c:	4610      	mov	r0, r2
 800721e:	f7fe f880 	bl	8005322 <vListInsert>
 8007222:	e017      	b.n	8007254 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007224:	2300      	movs	r3, #0
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	2300      	movs	r3, #0
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	2100      	movs	r1, #0
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f7ff fd58 	bl	8006ce4 <xTimerGenericCommand>
 8007234:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10b      	bne.n	8007254 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800723c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007240:	f383 8811 	msr	BASEPRI, r3
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	603b      	str	r3, [r7, #0]
}
 800724e:	bf00      	nop
 8007250:	bf00      	nop
 8007252:	e7fd      	b.n	8007250 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007254:	4b09      	ldr	r3, [pc, #36]	@ (800727c <prvSwitchTimerLists+0xc4>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1b0      	bne.n	80071c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800725e:	4b07      	ldr	r3, [pc, #28]	@ (800727c <prvSwitchTimerLists+0xc4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007264:	4b06      	ldr	r3, [pc, #24]	@ (8007280 <prvSwitchTimerLists+0xc8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a04      	ldr	r2, [pc, #16]	@ (800727c <prvSwitchTimerLists+0xc4>)
 800726a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800726c:	4a04      	ldr	r2, [pc, #16]	@ (8007280 <prvSwitchTimerLists+0xc8>)
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	6013      	str	r3, [r2, #0]
}
 8007272:	bf00      	nop
 8007274:	3718      	adds	r7, #24
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	20000edc 	.word	0x20000edc
 8007280:	20000ee0 	.word	0x20000ee0

08007284 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800728a:	f000 f96d 	bl	8007568 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800728e:	4b15      	ldr	r3, [pc, #84]	@ (80072e4 <prvCheckForValidListAndQueue+0x60>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d120      	bne.n	80072d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007296:	4814      	ldr	r0, [pc, #80]	@ (80072e8 <prvCheckForValidListAndQueue+0x64>)
 8007298:	f7fd fff2 	bl	8005280 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800729c:	4813      	ldr	r0, [pc, #76]	@ (80072ec <prvCheckForValidListAndQueue+0x68>)
 800729e:	f7fd ffef 	bl	8005280 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80072a2:	4b13      	ldr	r3, [pc, #76]	@ (80072f0 <prvCheckForValidListAndQueue+0x6c>)
 80072a4:	4a10      	ldr	r2, [pc, #64]	@ (80072e8 <prvCheckForValidListAndQueue+0x64>)
 80072a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80072a8:	4b12      	ldr	r3, [pc, #72]	@ (80072f4 <prvCheckForValidListAndQueue+0x70>)
 80072aa:	4a10      	ldr	r2, [pc, #64]	@ (80072ec <prvCheckForValidListAndQueue+0x68>)
 80072ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80072ae:	2300      	movs	r3, #0
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	4b11      	ldr	r3, [pc, #68]	@ (80072f8 <prvCheckForValidListAndQueue+0x74>)
 80072b4:	4a11      	ldr	r2, [pc, #68]	@ (80072fc <prvCheckForValidListAndQueue+0x78>)
 80072b6:	2110      	movs	r1, #16
 80072b8:	200a      	movs	r0, #10
 80072ba:	f7fe f8ff 	bl	80054bc <xQueueGenericCreateStatic>
 80072be:	4603      	mov	r3, r0
 80072c0:	4a08      	ldr	r2, [pc, #32]	@ (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80072c4:	4b07      	ldr	r3, [pc, #28]	@ (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d005      	beq.n	80072d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80072cc:	4b05      	ldr	r3, [pc, #20]	@ (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	490b      	ldr	r1, [pc, #44]	@ (8007300 <prvCheckForValidListAndQueue+0x7c>)
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fe fd24 	bl	8005d20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072d8:	f000 f978 	bl	80075cc <vPortExitCritical>
}
 80072dc:	bf00      	nop
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	20000ee4 	.word	0x20000ee4
 80072e8:	20000eb4 	.word	0x20000eb4
 80072ec:	20000ec8 	.word	0x20000ec8
 80072f0:	20000edc 	.word	0x20000edc
 80072f4:	20000ee0 	.word	0x20000ee0
 80072f8:	20000f90 	.word	0x20000f90
 80072fc:	20000ef0 	.word	0x20000ef0
 8007300:	08007d98 	.word	0x08007d98

08007304 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	3b04      	subs	r3, #4
 8007314:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800731c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3b04      	subs	r3, #4
 8007322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f023 0201 	bic.w	r2, r3, #1
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	3b04      	subs	r3, #4
 8007332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007334:	4a0c      	ldr	r2, [pc, #48]	@ (8007368 <pxPortInitialiseStack+0x64>)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3b14      	subs	r3, #20
 800733e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3b04      	subs	r3, #4
 800734a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f06f 0202 	mvn.w	r2, #2
 8007352:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	3b20      	subs	r3, #32
 8007358:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800735a:	68fb      	ldr	r3, [r7, #12]
}
 800735c:	4618      	mov	r0, r3
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr
 8007368:	0800736d 	.word	0x0800736d

0800736c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007376:	4b13      	ldr	r3, [pc, #76]	@ (80073c4 <prvTaskExitError+0x58>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800737e:	d00b      	beq.n	8007398 <prvTaskExitError+0x2c>
	__asm volatile
 8007380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	60fb      	str	r3, [r7, #12]
}
 8007392:	bf00      	nop
 8007394:	bf00      	nop
 8007396:	e7fd      	b.n	8007394 <prvTaskExitError+0x28>
	__asm volatile
 8007398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	60bb      	str	r3, [r7, #8]
}
 80073aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80073ac:	bf00      	nop
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0fc      	beq.n	80073ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	2000000c 	.word	0x2000000c
	...

080073d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073d0:	4b07      	ldr	r3, [pc, #28]	@ (80073f0 <pxCurrentTCBConst2>)
 80073d2:	6819      	ldr	r1, [r3, #0]
 80073d4:	6808      	ldr	r0, [r1, #0]
 80073d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073da:	f380 8809 	msr	PSP, r0
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f04f 0000 	mov.w	r0, #0
 80073e6:	f380 8811 	msr	BASEPRI, r0
 80073ea:	4770      	bx	lr
 80073ec:	f3af 8000 	nop.w

080073f0 <pxCurrentTCBConst2>:
 80073f0:	200009b4 	.word	0x200009b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop

080073f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073f8:	4808      	ldr	r0, [pc, #32]	@ (800741c <prvPortStartFirstTask+0x24>)
 80073fa:	6800      	ldr	r0, [r0, #0]
 80073fc:	6800      	ldr	r0, [r0, #0]
 80073fe:	f380 8808 	msr	MSP, r0
 8007402:	f04f 0000 	mov.w	r0, #0
 8007406:	f380 8814 	msr	CONTROL, r0
 800740a:	b662      	cpsie	i
 800740c:	b661      	cpsie	f
 800740e:	f3bf 8f4f 	dsb	sy
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	df00      	svc	0
 8007418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800741a:	bf00      	nop
 800741c:	e000ed08 	.word	0xe000ed08

08007420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007426:	4b47      	ldr	r3, [pc, #284]	@ (8007544 <xPortStartScheduler+0x124>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a47      	ldr	r2, [pc, #284]	@ (8007548 <xPortStartScheduler+0x128>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d10b      	bne.n	8007448 <xPortStartScheduler+0x28>
	__asm volatile
 8007430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007434:	f383 8811 	msr	BASEPRI, r3
 8007438:	f3bf 8f6f 	isb	sy
 800743c:	f3bf 8f4f 	dsb	sy
 8007440:	613b      	str	r3, [r7, #16]
}
 8007442:	bf00      	nop
 8007444:	bf00      	nop
 8007446:	e7fd      	b.n	8007444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007448:	4b3e      	ldr	r3, [pc, #248]	@ (8007544 <xPortStartScheduler+0x124>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a3f      	ldr	r2, [pc, #252]	@ (800754c <xPortStartScheduler+0x12c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d10b      	bne.n	800746a <xPortStartScheduler+0x4a>
	__asm volatile
 8007452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	60fb      	str	r3, [r7, #12]
}
 8007464:	bf00      	nop
 8007466:	bf00      	nop
 8007468:	e7fd      	b.n	8007466 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800746a:	4b39      	ldr	r3, [pc, #228]	@ (8007550 <xPortStartScheduler+0x130>)
 800746c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	b2db      	uxtb	r3, r3
 8007474:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	22ff      	movs	r2, #255	@ 0xff
 800747a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007484:	78fb      	ldrb	r3, [r7, #3]
 8007486:	b2db      	uxtb	r3, r3
 8007488:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800748c:	b2da      	uxtb	r2, r3
 800748e:	4b31      	ldr	r3, [pc, #196]	@ (8007554 <xPortStartScheduler+0x134>)
 8007490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007492:	4b31      	ldr	r3, [pc, #196]	@ (8007558 <xPortStartScheduler+0x138>)
 8007494:	2207      	movs	r2, #7
 8007496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007498:	e009      	b.n	80074ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800749a:	4b2f      	ldr	r3, [pc, #188]	@ (8007558 <xPortStartScheduler+0x138>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	3b01      	subs	r3, #1
 80074a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007558 <xPortStartScheduler+0x138>)
 80074a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80074a4:	78fb      	ldrb	r3, [r7, #3]
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	005b      	lsls	r3, r3, #1
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074ae:	78fb      	ldrb	r3, [r7, #3]
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074b6:	2b80      	cmp	r3, #128	@ 0x80
 80074b8:	d0ef      	beq.n	800749a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80074ba:	4b27      	ldr	r3, [pc, #156]	@ (8007558 <xPortStartScheduler+0x138>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f1c3 0307 	rsb	r3, r3, #7
 80074c2:	2b04      	cmp	r3, #4
 80074c4:	d00b      	beq.n	80074de <xPortStartScheduler+0xbe>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	60bb      	str	r3, [r7, #8]
}
 80074d8:	bf00      	nop
 80074da:	bf00      	nop
 80074dc:	e7fd      	b.n	80074da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074de:	4b1e      	ldr	r3, [pc, #120]	@ (8007558 <xPortStartScheduler+0x138>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	021b      	lsls	r3, r3, #8
 80074e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007558 <xPortStartScheduler+0x138>)
 80074e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007558 <xPortStartScheduler+0x138>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074f0:	4a19      	ldr	r2, [pc, #100]	@ (8007558 <xPortStartScheduler+0x138>)
 80074f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	b2da      	uxtb	r2, r3
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074fc:	4b17      	ldr	r3, [pc, #92]	@ (800755c <xPortStartScheduler+0x13c>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a16      	ldr	r2, [pc, #88]	@ (800755c <xPortStartScheduler+0x13c>)
 8007502:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007506:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007508:	4b14      	ldr	r3, [pc, #80]	@ (800755c <xPortStartScheduler+0x13c>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a13      	ldr	r2, [pc, #76]	@ (800755c <xPortStartScheduler+0x13c>)
 800750e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007512:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007514:	f000 f8da 	bl	80076cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007518:	4b11      	ldr	r3, [pc, #68]	@ (8007560 <xPortStartScheduler+0x140>)
 800751a:	2200      	movs	r2, #0
 800751c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800751e:	f000 f8f9 	bl	8007714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007522:	4b10      	ldr	r3, [pc, #64]	@ (8007564 <xPortStartScheduler+0x144>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a0f      	ldr	r2, [pc, #60]	@ (8007564 <xPortStartScheduler+0x144>)
 8007528:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800752c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800752e:	f7ff ff63 	bl	80073f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007532:	f7ff f82d 	bl	8006590 <vTaskSwitchContext>
	prvTaskExitError();
 8007536:	f7ff ff19 	bl	800736c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3718      	adds	r7, #24
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	e000ed00 	.word	0xe000ed00
 8007548:	410fc271 	.word	0x410fc271
 800754c:	410fc270 	.word	0x410fc270
 8007550:	e000e400 	.word	0xe000e400
 8007554:	20000fe0 	.word	0x20000fe0
 8007558:	20000fe4 	.word	0x20000fe4
 800755c:	e000ed20 	.word	0xe000ed20
 8007560:	2000000c 	.word	0x2000000c
 8007564:	e000ef34 	.word	0xe000ef34

08007568 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
	__asm volatile
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	607b      	str	r3, [r7, #4]
}
 8007580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007582:	4b10      	ldr	r3, [pc, #64]	@ (80075c4 <vPortEnterCritical+0x5c>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	3301      	adds	r3, #1
 8007588:	4a0e      	ldr	r2, [pc, #56]	@ (80075c4 <vPortEnterCritical+0x5c>)
 800758a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800758c:	4b0d      	ldr	r3, [pc, #52]	@ (80075c4 <vPortEnterCritical+0x5c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d110      	bne.n	80075b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007594:	4b0c      	ldr	r3, [pc, #48]	@ (80075c8 <vPortEnterCritical+0x60>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00b      	beq.n	80075b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800759e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a2:	f383 8811 	msr	BASEPRI, r3
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	f3bf 8f4f 	dsb	sy
 80075ae:	603b      	str	r3, [r7, #0]
}
 80075b0:	bf00      	nop
 80075b2:	bf00      	nop
 80075b4:	e7fd      	b.n	80075b2 <vPortEnterCritical+0x4a>
	}
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	2000000c 	.word	0x2000000c
 80075c8:	e000ed04 	.word	0xe000ed04

080075cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075d2:	4b12      	ldr	r3, [pc, #72]	@ (800761c <vPortExitCritical+0x50>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10b      	bne.n	80075f2 <vPortExitCritical+0x26>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	607b      	str	r3, [r7, #4]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075f2:	4b0a      	ldr	r3, [pc, #40]	@ (800761c <vPortExitCritical+0x50>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3b01      	subs	r3, #1
 80075f8:	4a08      	ldr	r2, [pc, #32]	@ (800761c <vPortExitCritical+0x50>)
 80075fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075fc:	4b07      	ldr	r3, [pc, #28]	@ (800761c <vPortExitCritical+0x50>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d105      	bne.n	8007610 <vPortExitCritical+0x44>
 8007604:	2300      	movs	r3, #0
 8007606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	f383 8811 	msr	BASEPRI, r3
}
 800760e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	2000000c 	.word	0x2000000c

08007620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007620:	f3ef 8009 	mrs	r0, PSP
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	4b15      	ldr	r3, [pc, #84]	@ (8007680 <pxCurrentTCBConst>)
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	f01e 0f10 	tst.w	lr, #16
 8007630:	bf08      	it	eq
 8007632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763a:	6010      	str	r0, [r2, #0]
 800763c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007640:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007644:	f380 8811 	msr	BASEPRI, r0
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f7fe ff9e 	bl	8006590 <vTaskSwitchContext>
 8007654:	f04f 0000 	mov.w	r0, #0
 8007658:	f380 8811 	msr	BASEPRI, r0
 800765c:	bc09      	pop	{r0, r3}
 800765e:	6819      	ldr	r1, [r3, #0]
 8007660:	6808      	ldr	r0, [r1, #0]
 8007662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007666:	f01e 0f10 	tst.w	lr, #16
 800766a:	bf08      	it	eq
 800766c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007670:	f380 8809 	msr	PSP, r0
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	f3af 8000 	nop.w

08007680 <pxCurrentTCBConst>:
 8007680:	200009b4 	.word	0x200009b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop

08007688 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	607b      	str	r3, [r7, #4]
}
 80076a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076a2:	f7fe febb 	bl	800641c <xTaskIncrementTick>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d003      	beq.n	80076b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076ac:	4b06      	ldr	r3, [pc, #24]	@ (80076c8 <xPortSysTickHandler+0x40>)
 80076ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	2300      	movs	r3, #0
 80076b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	f383 8811 	msr	BASEPRI, r3
}
 80076be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80076c0:	bf00      	nop
 80076c2:	3708      	adds	r7, #8
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	e000ed04 	.word	0xe000ed04

080076cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076cc:	b480      	push	{r7}
 80076ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007700 <vPortSetupTimerInterrupt+0x34>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007704 <vPortSetupTimerInterrupt+0x38>)
 80076d8:	2200      	movs	r2, #0
 80076da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007708 <vPortSetupTimerInterrupt+0x3c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a0a      	ldr	r2, [pc, #40]	@ (800770c <vPortSetupTimerInterrupt+0x40>)
 80076e2:	fba2 2303 	umull	r2, r3, r2, r3
 80076e6:	099b      	lsrs	r3, r3, #6
 80076e8:	4a09      	ldr	r2, [pc, #36]	@ (8007710 <vPortSetupTimerInterrupt+0x44>)
 80076ea:	3b01      	subs	r3, #1
 80076ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076ee:	4b04      	ldr	r3, [pc, #16]	@ (8007700 <vPortSetupTimerInterrupt+0x34>)
 80076f0:	2207      	movs	r2, #7
 80076f2:	601a      	str	r2, [r3, #0]
}
 80076f4:	bf00      	nop
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	e000e010 	.word	0xe000e010
 8007704:	e000e018 	.word	0xe000e018
 8007708:	20000000 	.word	0x20000000
 800770c:	10624dd3 	.word	0x10624dd3
 8007710:	e000e014 	.word	0xe000e014

08007714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007714:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007724 <vPortEnableVFP+0x10>
 8007718:	6801      	ldr	r1, [r0, #0]
 800771a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800771e:	6001      	str	r1, [r0, #0]
 8007720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007722:	bf00      	nop
 8007724:	e000ed88 	.word	0xe000ed88

08007728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800772e:	f3ef 8305 	mrs	r3, IPSR
 8007732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2b0f      	cmp	r3, #15
 8007738:	d915      	bls.n	8007766 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800773a:	4a18      	ldr	r2, [pc, #96]	@ (800779c <vPortValidateInterruptPriority+0x74>)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007744:	4b16      	ldr	r3, [pc, #88]	@ (80077a0 <vPortValidateInterruptPriority+0x78>)
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	7afa      	ldrb	r2, [r7, #11]
 800774a:	429a      	cmp	r2, r3
 800774c:	d20b      	bcs.n	8007766 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	607b      	str	r3, [r7, #4]
}
 8007760:	bf00      	nop
 8007762:	bf00      	nop
 8007764:	e7fd      	b.n	8007762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007766:	4b0f      	ldr	r3, [pc, #60]	@ (80077a4 <vPortValidateInterruptPriority+0x7c>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800776e:	4b0e      	ldr	r3, [pc, #56]	@ (80077a8 <vPortValidateInterruptPriority+0x80>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	429a      	cmp	r2, r3
 8007774:	d90b      	bls.n	800778e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	603b      	str	r3, [r7, #0]
}
 8007788:	bf00      	nop
 800778a:	bf00      	nop
 800778c:	e7fd      	b.n	800778a <vPortValidateInterruptPriority+0x62>
	}
 800778e:	bf00      	nop
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	e000e3f0 	.word	0xe000e3f0
 80077a0:	20000fe0 	.word	0x20000fe0
 80077a4:	e000ed0c 	.word	0xe000ed0c
 80077a8:	20000fe4 	.word	0x20000fe4

080077ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b08a      	sub	sp, #40	@ 0x28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80077b4:	2300      	movs	r3, #0
 80077b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80077b8:	f7fe fd74 	bl	80062a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80077bc:	4b5c      	ldr	r3, [pc, #368]	@ (8007930 <pvPortMalloc+0x184>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d101      	bne.n	80077c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80077c4:	f000 f924 	bl	8007a10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80077c8:	4b5a      	ldr	r3, [pc, #360]	@ (8007934 <pvPortMalloc+0x188>)
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4013      	ands	r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f040 8095 	bne.w	8007900 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d01e      	beq.n	800781a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80077dc:	2208      	movs	r2, #8
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4413      	add	r3, r2
 80077e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d015      	beq.n	800781a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f023 0307 	bic.w	r3, r3, #7
 80077f4:	3308      	adds	r3, #8
 80077f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f003 0307 	and.w	r3, r3, #7
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d00b      	beq.n	800781a <pvPortMalloc+0x6e>
	__asm volatile
 8007802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007806:	f383 8811 	msr	BASEPRI, r3
 800780a:	f3bf 8f6f 	isb	sy
 800780e:	f3bf 8f4f 	dsb	sy
 8007812:	617b      	str	r3, [r7, #20]
}
 8007814:	bf00      	nop
 8007816:	bf00      	nop
 8007818:	e7fd      	b.n	8007816 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d06f      	beq.n	8007900 <pvPortMalloc+0x154>
 8007820:	4b45      	ldr	r3, [pc, #276]	@ (8007938 <pvPortMalloc+0x18c>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	429a      	cmp	r2, r3
 8007828:	d86a      	bhi.n	8007900 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800782a:	4b44      	ldr	r3, [pc, #272]	@ (800793c <pvPortMalloc+0x190>)
 800782c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800782e:	4b43      	ldr	r3, [pc, #268]	@ (800793c <pvPortMalloc+0x190>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007834:	e004      	b.n	8007840 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800783a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	429a      	cmp	r2, r3
 8007848:	d903      	bls.n	8007852 <pvPortMalloc+0xa6>
 800784a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1f1      	bne.n	8007836 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007852:	4b37      	ldr	r3, [pc, #220]	@ (8007930 <pvPortMalloc+0x184>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007858:	429a      	cmp	r2, r3
 800785a:	d051      	beq.n	8007900 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2208      	movs	r2, #8
 8007862:	4413      	add	r3, r2
 8007864:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	6a3b      	ldr	r3, [r7, #32]
 800786c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800786e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	1ad2      	subs	r2, r2, r3
 8007876:	2308      	movs	r3, #8
 8007878:	005b      	lsls	r3, r3, #1
 800787a:	429a      	cmp	r2, r3
 800787c:	d920      	bls.n	80078c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800787e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4413      	add	r3, r2
 8007884:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	f003 0307 	and.w	r3, r3, #7
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00b      	beq.n	80078a8 <pvPortMalloc+0xfc>
	__asm volatile
 8007890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007894:	f383 8811 	msr	BASEPRI, r3
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	613b      	str	r3, [r7, #16]
}
 80078a2:	bf00      	nop
 80078a4:	bf00      	nop
 80078a6:	e7fd      	b.n	80078a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80078a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	1ad2      	subs	r2, r2, r3
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80078b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80078ba:	69b8      	ldr	r0, [r7, #24]
 80078bc:	f000 f90a 	bl	8007ad4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007938 <pvPortMalloc+0x18c>)
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007938 <pvPortMalloc+0x18c>)
 80078cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007938 <pvPortMalloc+0x18c>)
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007940 <pvPortMalloc+0x194>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d203      	bcs.n	80078e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078da:	4b17      	ldr	r3, [pc, #92]	@ (8007938 <pvPortMalloc+0x18c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a18      	ldr	r2, [pc, #96]	@ (8007940 <pvPortMalloc+0x194>)
 80078e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	4b13      	ldr	r3, [pc, #76]	@ (8007934 <pvPortMalloc+0x188>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	431a      	orrs	r2, r3
 80078ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80078f6:	4b13      	ldr	r3, [pc, #76]	@ (8007944 <pvPortMalloc+0x198>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3301      	adds	r3, #1
 80078fc:	4a11      	ldr	r2, [pc, #68]	@ (8007944 <pvPortMalloc+0x198>)
 80078fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007900:	f7fe fcde 	bl	80062c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	f003 0307 	and.w	r3, r3, #7
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00b      	beq.n	8007926 <pvPortMalloc+0x17a>
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	60fb      	str	r3, [r7, #12]
}
 8007920:	bf00      	nop
 8007922:	bf00      	nop
 8007924:	e7fd      	b.n	8007922 <pvPortMalloc+0x176>
	return pvReturn;
 8007926:	69fb      	ldr	r3, [r7, #28]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3728      	adds	r7, #40	@ 0x28
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	20001bf0 	.word	0x20001bf0
 8007934:	20001c04 	.word	0x20001c04
 8007938:	20001bf4 	.word	0x20001bf4
 800793c:	20001be8 	.word	0x20001be8
 8007940:	20001bf8 	.word	0x20001bf8
 8007944:	20001bfc 	.word	0x20001bfc

08007948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d04f      	beq.n	80079fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800795a:	2308      	movs	r3, #8
 800795c:	425b      	negs	r3, r3
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	4413      	add	r3, r2
 8007962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	4b25      	ldr	r3, [pc, #148]	@ (8007a04 <vPortFree+0xbc>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4013      	ands	r3, r2
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10b      	bne.n	800798e <vPortFree+0x46>
	__asm volatile
 8007976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797a:	f383 8811 	msr	BASEPRI, r3
 800797e:	f3bf 8f6f 	isb	sy
 8007982:	f3bf 8f4f 	dsb	sy
 8007986:	60fb      	str	r3, [r7, #12]
}
 8007988:	bf00      	nop
 800798a:	bf00      	nop
 800798c:	e7fd      	b.n	800798a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00b      	beq.n	80079ae <vPortFree+0x66>
	__asm volatile
 8007996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799a:	f383 8811 	msr	BASEPRI, r3
 800799e:	f3bf 8f6f 	isb	sy
 80079a2:	f3bf 8f4f 	dsb	sy
 80079a6:	60bb      	str	r3, [r7, #8]
}
 80079a8:	bf00      	nop
 80079aa:	bf00      	nop
 80079ac:	e7fd      	b.n	80079aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	4b14      	ldr	r3, [pc, #80]	@ (8007a04 <vPortFree+0xbc>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4013      	ands	r3, r2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d01e      	beq.n	80079fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d11a      	bne.n	80079fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	685a      	ldr	r2, [r3, #4]
 80079c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007a04 <vPortFree+0xbc>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	43db      	mvns	r3, r3
 80079ce:	401a      	ands	r2, r3
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80079d4:	f7fe fc66 	bl	80062a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	685a      	ldr	r2, [r3, #4]
 80079dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007a08 <vPortFree+0xc0>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4413      	add	r3, r2
 80079e2:	4a09      	ldr	r2, [pc, #36]	@ (8007a08 <vPortFree+0xc0>)
 80079e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80079e6:	6938      	ldr	r0, [r7, #16]
 80079e8:	f000 f874 	bl	8007ad4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80079ec:	4b07      	ldr	r3, [pc, #28]	@ (8007a0c <vPortFree+0xc4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	3301      	adds	r3, #1
 80079f2:	4a06      	ldr	r2, [pc, #24]	@ (8007a0c <vPortFree+0xc4>)
 80079f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80079f6:	f7fe fc63 	bl	80062c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079fa:	bf00      	nop
 80079fc:	3718      	adds	r7, #24
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	20001c04 	.word	0x20001c04
 8007a08:	20001bf4 	.word	0x20001bf4
 8007a0c:	20001c00 	.word	0x20001c00

08007a10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a10:	b480      	push	{r7}
 8007a12:	b085      	sub	sp, #20
 8007a14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a16:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007a1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a1c:	4b27      	ldr	r3, [pc, #156]	@ (8007abc <prvHeapInit+0xac>)
 8007a1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00c      	beq.n	8007a44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	3307      	adds	r3, #7
 8007a2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f023 0307 	bic.w	r3, r3, #7
 8007a36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a38:	68ba      	ldr	r2, [r7, #8]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8007abc <prvHeapInit+0xac>)
 8007a40:	4413      	add	r3, r2
 8007a42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a48:	4a1d      	ldr	r2, [pc, #116]	@ (8007ac0 <prvHeapInit+0xb0>)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007ac0 <prvHeapInit+0xb0>)
 8007a50:	2200      	movs	r2, #0
 8007a52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	4413      	add	r3, r2
 8007a5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a5c:	2208      	movs	r2, #8
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	1a9b      	subs	r3, r3, r2
 8007a62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f023 0307 	bic.w	r3, r3, #7
 8007a6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	4a15      	ldr	r2, [pc, #84]	@ (8007ac4 <prvHeapInit+0xb4>)
 8007a70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a72:	4b14      	ldr	r3, [pc, #80]	@ (8007ac4 <prvHeapInit+0xb4>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2200      	movs	r2, #0
 8007a78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a7a:	4b12      	ldr	r3, [pc, #72]	@ (8007ac4 <prvHeapInit+0xb4>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	1ad2      	subs	r2, r2, r3
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a90:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac4 <prvHeapInit+0xb4>)
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8007ac8 <prvHeapInit+0xb8>)
 8007a9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	4a09      	ldr	r2, [pc, #36]	@ (8007acc <prvHeapInit+0xbc>)
 8007aa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007aa8:	4b09      	ldr	r3, [pc, #36]	@ (8007ad0 <prvHeapInit+0xc0>)
 8007aaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007aae:	601a      	str	r2, [r3, #0]
}
 8007ab0:	bf00      	nop
 8007ab2:	3714      	adds	r7, #20
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	20000fe8 	.word	0x20000fe8
 8007ac0:	20001be8 	.word	0x20001be8
 8007ac4:	20001bf0 	.word	0x20001bf0
 8007ac8:	20001bf8 	.word	0x20001bf8
 8007acc:	20001bf4 	.word	0x20001bf4
 8007ad0:	20001c04 	.word	0x20001c04

08007ad4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007adc:	4b28      	ldr	r3, [pc, #160]	@ (8007b80 <prvInsertBlockIntoFreeList+0xac>)
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	e002      	b.n	8007ae8 <prvInsertBlockIntoFreeList+0x14>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d8f7      	bhi.n	8007ae2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	4413      	add	r3, r2
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d108      	bne.n	8007b16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	441a      	add	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	441a      	add	r2, r3
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d118      	bne.n	8007b5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	4b15      	ldr	r3, [pc, #84]	@ (8007b84 <prvInsertBlockIntoFreeList+0xb0>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d00d      	beq.n	8007b52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685a      	ldr	r2, [r3, #4]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	441a      	add	r2, r3
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	e008      	b.n	8007b64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b52:	4b0c      	ldr	r3, [pc, #48]	@ (8007b84 <prvInsertBlockIntoFreeList+0xb0>)
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	601a      	str	r2, [r3, #0]
 8007b5a:	e003      	b.n	8007b64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d002      	beq.n	8007b72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20001be8 	.word	0x20001be8
 8007b84:	20001bf0 	.word	0x20001bf0

08007b88 <memset>:
 8007b88:	4402      	add	r2, r0
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d100      	bne.n	8007b92 <memset+0xa>
 8007b90:	4770      	bx	lr
 8007b92:	f803 1b01 	strb.w	r1, [r3], #1
 8007b96:	e7f9      	b.n	8007b8c <memset+0x4>

08007b98 <_reclaim_reent>:
 8007b98:	4b29      	ldr	r3, [pc, #164]	@ (8007c40 <_reclaim_reent+0xa8>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4283      	cmp	r3, r0
 8007b9e:	b570      	push	{r4, r5, r6, lr}
 8007ba0:	4604      	mov	r4, r0
 8007ba2:	d04b      	beq.n	8007c3c <_reclaim_reent+0xa4>
 8007ba4:	69c3      	ldr	r3, [r0, #28]
 8007ba6:	b1ab      	cbz	r3, 8007bd4 <_reclaim_reent+0x3c>
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	b16b      	cbz	r3, 8007bc8 <_reclaim_reent+0x30>
 8007bac:	2500      	movs	r5, #0
 8007bae:	69e3      	ldr	r3, [r4, #28]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	5959      	ldr	r1, [r3, r5]
 8007bb4:	2900      	cmp	r1, #0
 8007bb6:	d13b      	bne.n	8007c30 <_reclaim_reent+0x98>
 8007bb8:	3504      	adds	r5, #4
 8007bba:	2d80      	cmp	r5, #128	@ 0x80
 8007bbc:	d1f7      	bne.n	8007bae <_reclaim_reent+0x16>
 8007bbe:	69e3      	ldr	r3, [r4, #28]
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	68d9      	ldr	r1, [r3, #12]
 8007bc4:	f000 f872 	bl	8007cac <_free_r>
 8007bc8:	69e3      	ldr	r3, [r4, #28]
 8007bca:	6819      	ldr	r1, [r3, #0]
 8007bcc:	b111      	cbz	r1, 8007bd4 <_reclaim_reent+0x3c>
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f000 f86c 	bl	8007cac <_free_r>
 8007bd4:	6961      	ldr	r1, [r4, #20]
 8007bd6:	b111      	cbz	r1, 8007bde <_reclaim_reent+0x46>
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f000 f867 	bl	8007cac <_free_r>
 8007bde:	69e1      	ldr	r1, [r4, #28]
 8007be0:	b111      	cbz	r1, 8007be8 <_reclaim_reent+0x50>
 8007be2:	4620      	mov	r0, r4
 8007be4:	f000 f862 	bl	8007cac <_free_r>
 8007be8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007bea:	b111      	cbz	r1, 8007bf2 <_reclaim_reent+0x5a>
 8007bec:	4620      	mov	r0, r4
 8007bee:	f000 f85d 	bl	8007cac <_free_r>
 8007bf2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bf4:	b111      	cbz	r1, 8007bfc <_reclaim_reent+0x64>
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	f000 f858 	bl	8007cac <_free_r>
 8007bfc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007bfe:	b111      	cbz	r1, 8007c06 <_reclaim_reent+0x6e>
 8007c00:	4620      	mov	r0, r4
 8007c02:	f000 f853 	bl	8007cac <_free_r>
 8007c06:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007c08:	b111      	cbz	r1, 8007c10 <_reclaim_reent+0x78>
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 f84e 	bl	8007cac <_free_r>
 8007c10:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007c12:	b111      	cbz	r1, 8007c1a <_reclaim_reent+0x82>
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 f849 	bl	8007cac <_free_r>
 8007c1a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c1c:	b111      	cbz	r1, 8007c24 <_reclaim_reent+0x8c>
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f000 f844 	bl	8007cac <_free_r>
 8007c24:	6a23      	ldr	r3, [r4, #32]
 8007c26:	b14b      	cbz	r3, 8007c3c <_reclaim_reent+0xa4>
 8007c28:	4620      	mov	r0, r4
 8007c2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007c2e:	4718      	bx	r3
 8007c30:	680e      	ldr	r6, [r1, #0]
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 f83a 	bl	8007cac <_free_r>
 8007c38:	4631      	mov	r1, r6
 8007c3a:	e7bb      	b.n	8007bb4 <_reclaim_reent+0x1c>
 8007c3c:	bd70      	pop	{r4, r5, r6, pc}
 8007c3e:	bf00      	nop
 8007c40:	20000010 	.word	0x20000010

08007c44 <__libc_init_array>:
 8007c44:	b570      	push	{r4, r5, r6, lr}
 8007c46:	4d0d      	ldr	r5, [pc, #52]	@ (8007c7c <__libc_init_array+0x38>)
 8007c48:	4c0d      	ldr	r4, [pc, #52]	@ (8007c80 <__libc_init_array+0x3c>)
 8007c4a:	1b64      	subs	r4, r4, r5
 8007c4c:	10a4      	asrs	r4, r4, #2
 8007c4e:	2600      	movs	r6, #0
 8007c50:	42a6      	cmp	r6, r4
 8007c52:	d109      	bne.n	8007c68 <__libc_init_array+0x24>
 8007c54:	4d0b      	ldr	r5, [pc, #44]	@ (8007c84 <__libc_init_array+0x40>)
 8007c56:	4c0c      	ldr	r4, [pc, #48]	@ (8007c88 <__libc_init_array+0x44>)
 8007c58:	f000 f87e 	bl	8007d58 <_init>
 8007c5c:	1b64      	subs	r4, r4, r5
 8007c5e:	10a4      	asrs	r4, r4, #2
 8007c60:	2600      	movs	r6, #0
 8007c62:	42a6      	cmp	r6, r4
 8007c64:	d105      	bne.n	8007c72 <__libc_init_array+0x2e>
 8007c66:	bd70      	pop	{r4, r5, r6, pc}
 8007c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c6c:	4798      	blx	r3
 8007c6e:	3601      	adds	r6, #1
 8007c70:	e7ee      	b.n	8007c50 <__libc_init_array+0xc>
 8007c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c76:	4798      	blx	r3
 8007c78:	3601      	adds	r6, #1
 8007c7a:	e7f2      	b.n	8007c62 <__libc_init_array+0x1e>
 8007c7c:	08007e04 	.word	0x08007e04
 8007c80:	08007e04 	.word	0x08007e04
 8007c84:	08007e04 	.word	0x08007e04
 8007c88:	08007e08 	.word	0x08007e08

08007c8c <__retarget_lock_acquire_recursive>:
 8007c8c:	4770      	bx	lr

08007c8e <__retarget_lock_release_recursive>:
 8007c8e:	4770      	bx	lr

08007c90 <memcpy>:
 8007c90:	440a      	add	r2, r1
 8007c92:	4291      	cmp	r1, r2
 8007c94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007c98:	d100      	bne.n	8007c9c <memcpy+0xc>
 8007c9a:	4770      	bx	lr
 8007c9c:	b510      	push	{r4, lr}
 8007c9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ca6:	4291      	cmp	r1, r2
 8007ca8:	d1f9      	bne.n	8007c9e <memcpy+0xe>
 8007caa:	bd10      	pop	{r4, pc}

08007cac <_free_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	4605      	mov	r5, r0
 8007cb0:	2900      	cmp	r1, #0
 8007cb2:	d041      	beq.n	8007d38 <_free_r+0x8c>
 8007cb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cb8:	1f0c      	subs	r4, r1, #4
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bfb8      	it	lt
 8007cbe:	18e4      	addlt	r4, r4, r3
 8007cc0:	f000 f83e 	bl	8007d40 <__malloc_lock>
 8007cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8007d3c <_free_r+0x90>)
 8007cc6:	6813      	ldr	r3, [r2, #0]
 8007cc8:	b933      	cbnz	r3, 8007cd8 <_free_r+0x2c>
 8007cca:	6063      	str	r3, [r4, #4]
 8007ccc:	6014      	str	r4, [r2, #0]
 8007cce:	4628      	mov	r0, r5
 8007cd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cd4:	f000 b83a 	b.w	8007d4c <__malloc_unlock>
 8007cd8:	42a3      	cmp	r3, r4
 8007cda:	d908      	bls.n	8007cee <_free_r+0x42>
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	1821      	adds	r1, r4, r0
 8007ce0:	428b      	cmp	r3, r1
 8007ce2:	bf01      	itttt	eq
 8007ce4:	6819      	ldreq	r1, [r3, #0]
 8007ce6:	685b      	ldreq	r3, [r3, #4]
 8007ce8:	1809      	addeq	r1, r1, r0
 8007cea:	6021      	streq	r1, [r4, #0]
 8007cec:	e7ed      	b.n	8007cca <_free_r+0x1e>
 8007cee:	461a      	mov	r2, r3
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	b10b      	cbz	r3, 8007cf8 <_free_r+0x4c>
 8007cf4:	42a3      	cmp	r3, r4
 8007cf6:	d9fa      	bls.n	8007cee <_free_r+0x42>
 8007cf8:	6811      	ldr	r1, [r2, #0]
 8007cfa:	1850      	adds	r0, r2, r1
 8007cfc:	42a0      	cmp	r0, r4
 8007cfe:	d10b      	bne.n	8007d18 <_free_r+0x6c>
 8007d00:	6820      	ldr	r0, [r4, #0]
 8007d02:	4401      	add	r1, r0
 8007d04:	1850      	adds	r0, r2, r1
 8007d06:	4283      	cmp	r3, r0
 8007d08:	6011      	str	r1, [r2, #0]
 8007d0a:	d1e0      	bne.n	8007cce <_free_r+0x22>
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	6053      	str	r3, [r2, #4]
 8007d12:	4408      	add	r0, r1
 8007d14:	6010      	str	r0, [r2, #0]
 8007d16:	e7da      	b.n	8007cce <_free_r+0x22>
 8007d18:	d902      	bls.n	8007d20 <_free_r+0x74>
 8007d1a:	230c      	movs	r3, #12
 8007d1c:	602b      	str	r3, [r5, #0]
 8007d1e:	e7d6      	b.n	8007cce <_free_r+0x22>
 8007d20:	6820      	ldr	r0, [r4, #0]
 8007d22:	1821      	adds	r1, r4, r0
 8007d24:	428b      	cmp	r3, r1
 8007d26:	bf04      	itt	eq
 8007d28:	6819      	ldreq	r1, [r3, #0]
 8007d2a:	685b      	ldreq	r3, [r3, #4]
 8007d2c:	6063      	str	r3, [r4, #4]
 8007d2e:	bf04      	itt	eq
 8007d30:	1809      	addeq	r1, r1, r0
 8007d32:	6021      	streq	r1, [r4, #0]
 8007d34:	6054      	str	r4, [r2, #4]
 8007d36:	e7ca      	b.n	8007cce <_free_r+0x22>
 8007d38:	bd38      	pop	{r3, r4, r5, pc}
 8007d3a:	bf00      	nop
 8007d3c:	20001d44 	.word	0x20001d44

08007d40 <__malloc_lock>:
 8007d40:	4801      	ldr	r0, [pc, #4]	@ (8007d48 <__malloc_lock+0x8>)
 8007d42:	f7ff bfa3 	b.w	8007c8c <__retarget_lock_acquire_recursive>
 8007d46:	bf00      	nop
 8007d48:	20001d40 	.word	0x20001d40

08007d4c <__malloc_unlock>:
 8007d4c:	4801      	ldr	r0, [pc, #4]	@ (8007d54 <__malloc_unlock+0x8>)
 8007d4e:	f7ff bf9e 	b.w	8007c8e <__retarget_lock_release_recursive>
 8007d52:	bf00      	nop
 8007d54:	20001d40 	.word	0x20001d40

08007d58 <_init>:
 8007d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d5a:	bf00      	nop
 8007d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d5e:	bc08      	pop	{r3}
 8007d60:	469e      	mov	lr, r3
 8007d62:	4770      	bx	lr

08007d64 <_fini>:
 8007d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d66:	bf00      	nop
 8007d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d6a:	bc08      	pop	{r3}
 8007d6c:	469e      	mov	lr, r3
 8007d6e:	4770      	bx	lr
