INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:35:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clk rise@5.180ns - clk rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.169ns (24.100%)  route 3.682ns (75.900%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.663 - 5.180 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X16Y163        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/stq_addr_7_q_reg[3]/Q
                         net (fo=9, routed)           0.497     1.259    lsq3/handshake_lsq_lsq3_core/stq_addr_7_q[3]
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.043     1.302 f  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_13/O
                         net (fo=1, routed)           0.352     1.653    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_13_n_0
    SLICE_X20Y161        LUT6 (Prop_lut6_I1_O)        0.043     1.696 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_8__0/O
                         net (fo=4, routed)           0.527     2.223    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_8__0_n_0
    SLICE_X6Y160         LUT4 (Prop_lut4_I1_O)        0.043     2.266 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[12]_i_6/O
                         net (fo=5, routed)           0.383     2.649    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_5_7
    SLICE_X7Y158         LUT4 (Prop_lut4_I0_O)        0.043     2.692 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_15__0/O
                         net (fo=1, routed)           0.000     2.692    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_15__0_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.943 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.943    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_9_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.992 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.992    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_6_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.041 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.041    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_10_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.186 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[30]_i_7__0/O[3]
                         net (fo=1, routed)           0.264     3.450    lsq3/handshake_lsq_lsq3_core/TEMP_49_double_out1[15]
    SLICE_X4Y158         LUT3 (Prop_lut3_I2_O)        0.120     3.570 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[28]_i_4__0/O
                         net (fo=33, routed)          0.444     4.014    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[28]_i_4__0_n_0
    SLICE_X9Y158         LUT6 (Prop_lut6_I0_O)        0.043     4.057 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_5__0/O
                         net (fo=1, routed)           0.228     4.285    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_5__0_n_0
    SLICE_X10Y158        LUT6 (Prop_lut6_I5_O)        0.043     4.328 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_2__0/O
                         net (fo=2, routed)           0.273     4.601    lsq3/handshake_lsq_lsq3_core/ldq_issue_5_q_i_2__0_n_0
    SLICE_X10Y157        LUT5 (Prop_lut5_I0_O)        0.043     4.644 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_1__0/O
                         net (fo=33, routed)          0.715     5.359    lsq3/handshake_lsq_lsq3_core/p_25_in
    SLICE_X2Y149         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.180     5.180 r  
                                                      0.000     5.180 r  clk (IN)
                         net (fo=1981, unset)         0.483     5.663    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X2Y149         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[17]/C
                         clock pessimism              0.000     5.663    
                         clock uncertainty           -0.035     5.627    
    SLICE_X2Y149         FDRE (Setup_fdre_C_CE)      -0.169     5.458    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[17]
  -------------------------------------------------------------------
                         required time                          5.458    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  0.100    




