
---------- Begin Simulation Statistics ----------
final_tick                               15023575977408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133101                       # Simulator instruction rate (inst/s)
host_mem_usage                               17423528                       # Number of bytes of host memory used
host_op_rate                                   193128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7496.76                       # Real time elapsed on the host
host_tick_rate                                9754855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   997824633                       # Number of instructions simulated
sim_ops                                    1447834689                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073130                       # Number of seconds simulated
sim_ticks                                 73129795668                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       226858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       454071                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          324                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                         10                       # Number of load instructions
system.cpu0.num_mem_refs                           16                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         11                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       226973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       454199                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          330                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                         10                       # Number of load instructions
system.cpu1.num_mem_refs                           16                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       226516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       453409                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          355                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                         10                       # Number of load instructions
system.cpu2.num_mem_refs                           16                       # number of memory refs
system.cpu2.num_store_insts                         6                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       453097                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          274                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       423245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         856771                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        745730                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        213995438                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       252659613                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            362744499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.878436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878436                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          6381858                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         6357400                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  48058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3375399                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        39344797                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.246892                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            85828972                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          26460226                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       41439192                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69490418                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         7668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     37375105                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    622600692                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     59368746                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6097256                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    493437559                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        135916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       668145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3297054                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       785951                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19586                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1331962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2043437                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        720092058                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            488673909                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.543086                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        391072121                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.225200                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             492907748                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       794341703                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      426904426                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.138387                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138387                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3143121      0.63%      0.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    398575585     79.79%     80.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      9295987      1.86%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54129919     10.84%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21572027      4.32%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6422385      1.29%     98.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6395793      1.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     499534817                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       15587808                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads     28411509                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     12719462                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     24758708                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            7851265                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015717                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3189005     40.62%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        338336      4.31%     44.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1554294     19.80%     64.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1936000     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       833630     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     488655153                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1198287407                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    475954447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    857717398                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         622587565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        499534817                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        13127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    259856142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       217112                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12529                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    409586942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    219560907                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.275154                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.224694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     77814280     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21308180      9.70%     45.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     24459043     11.14%     56.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     29256351     13.32%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27132539     12.36%     81.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     17345990      7.90%     89.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     12232055      5.57%     95.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7212690      3.29%     98.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2799779      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    219560907                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.274656                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     10396222                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       629707                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69490418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     37375105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      175956253                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               219608965                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        213799156                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       252431396                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249768958                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            362410645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.879248                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879248                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          6381567                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         6356228                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  49310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3372236                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39308100                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.244889                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            85761336                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          26442994                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       41445766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69433369                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7670                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     37348247                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    622038538                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     59318342                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6090327                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    492997716                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        135866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       664760                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3294249                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       782521                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        19633                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1330745                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2041491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        719426366                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            488233797                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543087                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        390711012                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.223196                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             492466556                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       793632540                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      426509387                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.137335                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137335                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3143207      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    398208721     79.79%     80.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      9287129      1.86%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54077699     10.84%     93.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21552764      4.32%     97.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      6423046      1.29%     98.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6395477      1.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     499088043                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       15588415                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     28412687                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     12718026                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     24758550                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            7848780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015726                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3186825     40.60%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        338258      4.31%     44.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1553805     19.80%     64.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1936237     24.67%     89.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       833655     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     488205201                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1197388928                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    475515771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    856927197                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         622025412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        499088043                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    259627889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       217094                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    409205682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    219559655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.273132                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.224780                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     77939225     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21289744      9.70%     45.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     24439152     11.13%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29231802     13.31%     69.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27105130     12.35%     81.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17329639      7.89%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     12219722      5.57%     95.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7204386      3.28%     98.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2800855      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219559655                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.272621                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     10393710                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       632286                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69433369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     37348247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      175803995                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               219608965                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        213169141                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       251697645                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249029563                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            361342351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.881859                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.881859                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          6379713                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         6346880                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  48103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3361561                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39190360                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.238321                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            85522005                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26382113                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       41310328                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69247085                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     37259398                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    620196114                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     59139892                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6063845                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491555314                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        135314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       663454                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3284595                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       780585                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        19456                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1326642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2034919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        717261030                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            486785915                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.543076                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        389527600                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.216603                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             491013959                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       791305574                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      425216327                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.133968                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.133968                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3143179      0.63%      0.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    397022117     79.78%     80.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      9258659      1.86%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53892716     10.83%     93.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21482907      4.32%     97.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      6425956      1.29%     98.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6393625      1.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     497619159                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       15590524                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     28416922                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12706815                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     24756538                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7847392                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015770                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3183697     40.57%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     40.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338265      4.31%     44.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1554487     19.81%     64.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1937065     24.68%     89.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       833878     10.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     486732848                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1194447008                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    474079100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    854312475                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         620182988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        497619159                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    258853742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       217358                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    407971873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    219560862                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.266429                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.225017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78348740     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21230421      9.67%     45.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     24377122     11.10%     56.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     29165131     13.28%     69.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27008533     12.30%     82.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17273934      7.87%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     12175284      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7169981      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2811716      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    219560862                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.265933                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     10415027                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       627081                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69247085                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     37259398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      175290971                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               219608965                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        213165210                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       251692841                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249026067                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            361337102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.881871                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.881871                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6378987                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6346340                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  48289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3361315                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39189317                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.238356                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85536732                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26383845                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       41317509                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69245262                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7669                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37257668                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    620188276                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59152887                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6066626                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491563103                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        135409                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       668032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3284332                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       785304                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19423                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1326516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2034799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        717260662                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            486793513                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543088                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        389535446                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.216638                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             491021494                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       791326967                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      425224085                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.133952                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.133952                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3142691      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    397015917     79.78%     80.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9258559      1.86%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     53906437     10.83%     93.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21488106      4.32%     97.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6425150      1.29%     98.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6392869      1.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     497629729                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15588563                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28413377                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12705579                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24753402                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7842735                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015760                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3180124     40.55%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        338137      4.31%     44.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1553930     19.81%     64.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1936810     24.70%     89.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       833734     10.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     486741210                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1194466955                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    474087934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    854305045                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         620175157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        497629729                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    258851066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       217463                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    407925326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    219560676                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.266479                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224980                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78348124     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21230743      9.67%     45.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24374966     11.10%     56.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29156063     13.28%     69.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27016305     12.30%     82.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17275334      7.87%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12179207      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7175739      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2804195      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    219560676                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.265981                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10388960                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       631691                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69245262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37257668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175303781                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               219608965                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     66425636                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66425645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67908026                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67908035                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       341930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        341933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       424352                       # number of overall misses
system.cpu0.dcache.overall_misses::total       424357                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  19920566159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19920566159                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  19920566159                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19920566159                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66767566                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66767578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     68332378                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68332392                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005121                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005121                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006210                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006210                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 58259.193867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58258.682721                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 46943.495398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46942.942284                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247369                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            487                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   507.944559                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226363                       # number of writebacks
system.cpu0.dcache.writebacks::total           226363                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       134472                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134472                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       134472                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134472                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       207458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       227365                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227365                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9467138051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9467138051                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  10500527627                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10500527627                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003327                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003327                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 45633.998453                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45633.998453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 46183.571029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46183.571029                       # average overall mshr miss latency
system.cpu0.dcache.replacements                226363                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            6                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     50509227                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50509233                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       252023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       252025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14608293417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14608293417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     50761250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50761258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.004965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57964.127945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57963.667958                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       134375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       117648                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       117648                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4189293180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4189293180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35608.707160                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35608.707160                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     15916409                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15916412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89907                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5312272742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5312272742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     16006316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16006320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005617                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 59086.308541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59085.651355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           97                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5277844871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5277844871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 58766.784000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58766.784000                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      1482390                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1482390                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            2                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        82422                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        82424                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1564812                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1564814                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.052672                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.052673                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        19907                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        19907                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1033389576                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1033389576                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 51910.864319                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 51910.864319                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.062132                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68135506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           226875                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           300.321790                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.019536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.042596                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000038                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998130                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998168                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546886011                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546886011                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     68172672                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68172689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     68172672                       # number of overall hits
system.cpu0.icache.overall_hits::total       68172689                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           479                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          477                       # number of overall misses
system.cpu0.icache.overall_misses::total          479                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     37947348                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37947348                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     37947348                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37947348                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     68173149                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68173168                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     68173149                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68173168                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 79554.188679                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79222.020877                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 79554.188679                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79222.020877                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          141                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     29125845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29125845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     29125845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29125845                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86684.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86684.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86684.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86684.062500                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     68172672                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68172689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     37947348                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37947348                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     68173149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68173168                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 79554.188679                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79222.020877                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     29125845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29125845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 86684.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86684.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          332.144724                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68173027                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         201695.346154                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   330.144724                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.644814                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.648720                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545385682                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545385682                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         137897                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       197061                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       135640                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          495                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          495                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89316                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89316                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       137897                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          676                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       681103                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             681779                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29007232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            29028864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       106338                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                6805632                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        334046                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001278                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.035730                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              333619     99.87%     99.87% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 427      0.13%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          334046                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       301961070                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         335664                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      226807965                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       118602                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         118602                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       118602                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        118602                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       108268                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       108611                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       108268                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       108611                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     28898739                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9901707048                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9930605787                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     28898739                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9901707048                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9930605787                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       226870                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       227213                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       226870                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       227213                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.477225                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.478014                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.477225                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.478014                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 86008.151786                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 91455.527469                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 91432.781090                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 86008.151786                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 91455.527469                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 91432.781090                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       106338                       # number of writebacks
system.cpu0.l2cache.writebacks::total          106338                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       108268                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       108604                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       108268                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       108604                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     28786851                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9865653804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9894440655                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     28786851                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9865653804                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9894440655                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.477225                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.477983                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.477225                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.477983                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85675.151786                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91122.527469                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91105.674331                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85675.151786                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91122.527469                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91105.674331                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               106338                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       136097                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       136097                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       136097                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       136097                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks        90163                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        90163                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        90163                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        90163                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          495                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          495                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          495                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          495                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        32296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        32296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        57019                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        57020                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   5097239658                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   5097239658                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89315                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89316                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.638403                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.638407                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 89395.458672                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 89393.890880                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        57019                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        57019                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5078252331                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   5078252331                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.638403                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.638396                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 89062.458672                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 89062.458672                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        86306                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        86306                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        51249                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        51591                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     28898739                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4804467390                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4833366129                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       137555                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       137897                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.372571                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.374127                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86008.151786                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93747.534391                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 93686.226842                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        51249                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        51585                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     28786851                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4787401473                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4816188324                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.372571                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374084                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85675.151786                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 93414.534391                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93364.123757                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2411.481118                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            453968                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          108766                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.173804                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    15.136375                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.031191                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.015591                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   190.622558                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2201.675403                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.003695                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000980                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.046539                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.537518                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.588741                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2428                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1328                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.592773                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         7372254                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        7372254                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  73129785345                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-12562.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-12562.numOps                     0                       # Number of Ops committed
system.cpu0.thread-12562.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            9                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     66365820                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        66365829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            9                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67847313                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67847322                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       342769                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        342772                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       426120                       # number of overall misses
system.cpu1.dcache.overall_misses::total       426125                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  20041080524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20041080524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  20041080524                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20041080524                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           12                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     66708589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     66708601                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           14                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     68273433                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68273447                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.357143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006241                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 58468.182724                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58467.671000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47031.541641                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47030.989789                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       256339                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            526                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   487.336502                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226374                       # number of writebacks
system.cpu1.dcache.writebacks::total           226374                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       135199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       135199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       135199                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       135199                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       207570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       207570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       227480                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227480                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9514844963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9514844963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  10565889200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10565889200                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45839.210690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45839.210690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 46447.552312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46447.552312                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226374                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            6                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     50464029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       50464035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       252778                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       252780                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14692962996                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14692962996                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     50716807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50716815                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 58125.956357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58125.496463                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       135104                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       135104                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4200305490                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4200305490                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35694.422642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35694.422642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     15901791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15901794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        89991                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        89992                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5348117528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5348117528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     15991782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15991786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005627                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005627                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 59429.471036                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59428.810650                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        89896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5314539473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5314539473                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 59118.753593                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59118.753593                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1481493                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1481493                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        83351                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        83353                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1564844                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1564846                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.053265                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.053266                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19910                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1051044237                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1051044237                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 52789.765796                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 52789.765796                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.059881                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68074908                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226886                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           300.040144                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.019537                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.040344                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998164                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        546414462                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       546414462                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     68110203                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68110220                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     68110203                       # number of overall hits
system.cpu1.icache.overall_hits::total       68110220                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          480                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           482                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          480                       # number of overall misses
system.cpu1.icache.overall_misses::total          482                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     39594699                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39594699                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     39594699                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39594699                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     68110683                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68110702                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     68110683                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68110702                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.105263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.105263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 82488.956250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82146.678423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 82488.956250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82146.678423                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          142                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          338                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     30007296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30007296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     30007296                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30007296                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88778.982249                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88778.982249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88778.982249                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88778.982249                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     68110203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68110220                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          480                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     39594699                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39594699                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     68110683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68110702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 82488.956250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82146.678423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     30007296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30007296                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88778.982249                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88778.982249                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          334.253001                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           68110560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         200325.176471                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   332.253001                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.648932                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.652838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        544885956                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       544885956                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         137928                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       196852                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       135731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          599                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          599                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         89298                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        89298                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       137928                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          679                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       681344                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             682023                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     29008640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            29030336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       106210                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                6797440                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        334034                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001856                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043043                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              333414     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 620      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          334034                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       302011020                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      226853586                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       118726                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         118726                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       118726                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        118726                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       108155                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       108499                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       108155                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       108499                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     29777859                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9966023334                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9995801193                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     29777859                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9966023334                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9995801193                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       226881                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       227225                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       226881                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       227225                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.476704                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.477496                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.476704                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.477496                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88361.599407                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 92145.747621                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 92128.049042                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88361.599407                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 92145.747621                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 92128.049042                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       106209                       # number of writebacks
system.cpu1.l2cache.writebacks::total          106209                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       108155                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       108492                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       108155                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       108492                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     29665638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   9930007719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   9959673357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     29665638                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   9930007719                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   9959673357                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.476704                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.477465                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.476704                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.477465                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88028.599407                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91812.747621                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 91800.993225                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88028.599407                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91812.747621                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 91800.993225                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               106209                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       135951                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       135951                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       135951                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       135951                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        90310                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        90310                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        90310                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        90310                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          599                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          599                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          599                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          599                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32496                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32496                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        56801                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        56802                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   5132739456                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   5132739456                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        89297                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        89298                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.636091                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.636095                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 90363.540360                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 90361.949509                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        56801                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        56801                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5113824723                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   5113824723                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.636091                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636084                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 90030.540360                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 90030.540360                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        86230                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        86230                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        51354                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        51697                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     29777859                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4833283878                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   4863061737                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       137584                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       137927                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.373256                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.374814                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88361.599407                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94116.989485                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 94068.548214                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        51354                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        51691                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     29665638                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4816182996                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4845848634                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.373256                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374771                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88028.599407                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 93783.989485                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93746.467161                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2397.255219                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            454085                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          108623                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.180376                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    26.399707                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.035035                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.106191                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   133.370776                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2235.343510                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.006445                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000514                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.032561                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.545738                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.585267                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2414                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1320                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.589355                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         7373983                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        7373983                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  73129785345                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31930.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31930.numOps                      0                       # Number of Ops committed
system.cpu1.thread31930.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     66150164                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66150173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67625017                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67625026                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       347703                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        347706                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       437662                       # number of overall misses
system.cpu2.dcache.overall_misses::total       437667                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  21006005301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21006005301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  21006005301                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21006005301                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           12                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     66497867                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     66497879                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     68062679                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68062693                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006430                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006430                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60413.644119                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60413.122871                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47995.954186                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47995.405870                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       366165                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            743                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   492.819650                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       226039                       # number of writebacks
system.cpu2.dcache.writebacks::total           226039                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       140587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       140587                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       140587                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       140587                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       207116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       227025                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       227025                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9682067574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9682067574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  10882295811                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10882295811                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003115                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003336                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003336                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46747.076875                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46747.076875                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47934.350010                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47934.350010                       # average overall mshr miss latency
system.cpu2.dcache.replacements                226039                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            6                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     50294567                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       50294573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       257910                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       257912                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15462889299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15462889299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     50552477                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50552485                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.005102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 59954.593847                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59954.128924                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       140481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       140481                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       117429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       117429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4173006483                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4173006483                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002323                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 35536.421863                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35536.421863                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     15855597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15855600                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        89793                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        89794                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5543116002                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5543116002                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     15945390                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15945394                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.005631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005631                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61732.161772                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61731.474286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          106                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        89687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        89687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5509061091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5509061091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.005625                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61425.413839                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61425.413839                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      1474853                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1474853                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        89959                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        89961                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      1564812                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1564814                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.057489                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.057490                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        19909                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        19909                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1200228237                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1200228237                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.012723                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 60285.711839                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 60285.711839                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.054739                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67852155                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           226551                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           299.500576                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.019676                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.035063                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000038                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998115                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998154                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        544728095                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       544728095                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     67907082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        67907099                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     67907082                       # number of overall hits
system.cpu2.icache.overall_hits::total       67907099                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          481                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           483                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          481                       # number of overall misses
system.cpu2.icache.overall_misses::total          483                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     40205754                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40205754                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     40205754                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40205754                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     67907563                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     67907582                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     67907563                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     67907582                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 83587.846154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83241.726708                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 83587.846154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83241.726708                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          143                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          143                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          338                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          338                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     30665304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30665304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     30665304                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30665304                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90725.751479                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90725.751479                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90725.751479                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90725.751479                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     67907082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       67907099                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          483                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     40205754                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40205754                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     67907563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     67907582                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 83587.846154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83241.726708                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          143                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          338                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     30665304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30665304                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90725.751479                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90725.751479                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          333.510569                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           67907439                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         199727.761765                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   331.510569                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.647482                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.651388                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        543260996                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       543260996                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         137681                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       196510                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       135313                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          478                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          478                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         89210                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        89210                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       137682                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       680098                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             680776                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     28965760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            28987392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       105786                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                6770304                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        333154                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001942                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.044026                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              332507     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 647      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          333154                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       301524840                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      226478628                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       118817                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         118817                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       118817                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        118817                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       107730                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       108073                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       107730                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       108073                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     30434535                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10282883490                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10313318025                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     30434535                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10282883490                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10313318025                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       226547                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       226890                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       226547                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       226890                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.475530                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.476323                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.475530                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.476323                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90578.973214                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 95450.510443                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 95429.182358                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90578.973214                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 95450.510443                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 95429.182358                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       105784                       # number of writebacks
system.cpu2.l2cache.writebacks::total          105784                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       107730                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       108066                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       107730                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       108066                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     30322647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10247009400                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10277332047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     30322647                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10247009400                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10277332047                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.475530                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.476292                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.475530                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.476292                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90245.973214                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95117.510443                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 95102.363805                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90245.973214                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95117.510443                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 95102.363805                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               105784                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       135936                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       135936                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       135936                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       135936                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks        89990                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        89990                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        89990                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        89990                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          478                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          478                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          478                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          478                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32405                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32405                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        56804                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        56805                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5328178488                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5328178488                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        89209                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        89210                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.636752                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.636756                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93799.353707                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93797.702456                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        56804                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        56804                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5309262756                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5309262756                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.636752                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.636745                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93466.353707                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93466.353707                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        86412                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        86412                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        50926                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        51268                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     30434535                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4954705002                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4985139537                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       137338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       137680                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.370808                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.372371                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90578.973214                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97292.247614                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97236.863872                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        50926                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        51262                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     30322647                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4937746644                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4968069291                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.370808                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.372327                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90245.973214                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96959.247614                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96915.245035                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2419.104284                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            453294                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          108220                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.188634                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    20.840538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.031270                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.218597                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   132.622506                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2263.391373                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005088                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000542                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.032379                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.552586                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.590602                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2436                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1195                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         7360924                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        7360924                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  73129785345                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31930.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31930.numOps                      0                       # Number of Ops committed
system.cpu2.thread31930.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66163083                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66163092                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67638083                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67638092                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       347794                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        347797                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       437410                       # number of overall misses
system.cpu3.dcache.overall_misses::total       437415                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  21018030596                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21018030596                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  21018030596                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21018030596                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66510877                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66510889                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68075493                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68075507                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005229                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006425                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006425                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60432.412854                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60431.891580                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48051.097588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48050.548326                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       366355                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            740                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   495.074324                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       225826                       # number of writebacks
system.cpu3.dcache.writebacks::total           225826                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       140765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       140765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140765                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207029                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207029                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       226934                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       226934                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9691159472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9691159472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  10892398031                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10892398031                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003334                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003334                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46810.637505                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46810.637505                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47998.087686                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47998.087686                       # average overall mshr miss latency
system.cpu3.dcache.replacements                225826                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50308004                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50308010                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       257895                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       257897                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  15474801708                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15474801708                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50565899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50565907                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.005100                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005100                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 60004.271925                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60003.806589                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       140659                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       140659                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       117236                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       117236                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4182118029                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4182118029                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35672.643463                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35672.643463                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15855079                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15855082                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        89899                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        89900                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5543228888                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5543228888                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15944978                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15944982                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005638                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 61660.629017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61659.943137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          106                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        89793                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89793                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5509041443                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5509041443                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005631                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005631                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 61352.682759                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61352.682759                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1475000                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1475000                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        89616                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        89618                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1564616                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1564618                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.057277                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.057278                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19905                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19905                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1201238559                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1201238559                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 60348.583723                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 60348.583723                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.054751                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67865130                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           226338                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           299.839753                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.019673                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.035078                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000038                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998115                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        544830394                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       544830394                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     67905932                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        67905949                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     67905932                       # number of overall hits
system.cpu3.icache.overall_hits::total       67905949                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           469                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.cpu3.icache.overall_misses::total          469                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     38529432                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38529432                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     38529432                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38529432                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     67906399                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     67906418                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     67906399                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     67906418                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.105263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.105263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 82504.137045                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82152.307036                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 82504.137045                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82152.307036                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          137                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     29463174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29463174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     29463174                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29463174                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89282.345455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 89282.345455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89282.345455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 89282.345455                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     67905932                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       67905949                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          467                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          469                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     38529432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38529432                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     67906399                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     67906418                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 82504.137045                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82152.307036                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     29463174                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29463174                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 89282.345455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 89282.345455                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          328.650237                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           67906281                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              332                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         204536.990964                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   326.650237                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.637989                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.641895                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          332                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        543251676                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       543251676                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         137477                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       196534                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       135388                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          601                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          601                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         89193                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        89193                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       137477                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          664                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       679704                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             680368                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     28938496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            28959744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       106096                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6790144                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        333367                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001065                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.032615                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              333012     99.89%     99.89% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 355      0.11%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          333367                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       301279086                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         329670                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      226306800                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       118232                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         118232                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       118232                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        118232                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       108101                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       108438                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       108101                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       108438                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     29240730                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10294991703                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10324232433                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     29240730                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10294991703                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10324232433                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       226333                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       226670                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       226333                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       226670                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.477619                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.478396                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.477619                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.478396                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88608.272727                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 95234.934950                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 95208.620899                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88608.272727                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 95234.934950                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 95208.620899                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       106096                       # number of writebacks
system.cpu3.l2cache.writebacks::total          106096                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       108101                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       108431                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       108101                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       108431                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     29130840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10258994070                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10288124910                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     29130840                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10258994070                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10288124910                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.477619                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.478365                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.477619                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.478365                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88275.272727                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94901.934950                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 94881.767299                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88275.272727                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94901.934950                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 94881.767299                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               106096                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       135662                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       135662                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       135662                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       135662                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        90083                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        90083                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        90083                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        90083                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          601                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          601                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          601                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          601                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32489                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        56703                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        56704                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5327356311                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5327356311                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        89192                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        89193                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.635741                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.635745                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93951.930427                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 93950.273543                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        56703                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        56703                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5308474212                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5308474212                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.635741                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.635734                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93618.930427                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 93618.930427                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        85743                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        85743                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        51398                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        51734                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29240730                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4967635392                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   4996876122                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       137141                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       137477                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.374782                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.376310                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88608.272727                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96650.363672                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 96587.855608                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        51398                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        51728                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     29130840                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4950519858                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   4979650698                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.374782                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376267                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88275.272727                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96317.363672                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96266.058962                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2385.327993                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            453016                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          108496                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.175417                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    14.687623                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.031270                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.015629                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   187.122646                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2179.470824                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.003586                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.045684                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.532097                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.582355                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2400                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          650                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7356752                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7356752                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  73129785345                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              206290                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        428524                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        179832                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            149757                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             227331                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            227331                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         206290                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       323236                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       322877                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       321575                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       322697                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1290385                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13736000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13720192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13664128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13712576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 54832896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            334970                       # Total snoops (count)
system.l3bus.snoopTraffic                    11853632                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             768592                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   768592    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               768592                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            426204362                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            72333252                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            72258992                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            71974612                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            72217038                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         5777                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         5740                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         5515                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         5829                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               22861                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         5777                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         5740                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         5515                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         5829                       # number of overall hits
system.l3cache.overall_hits::total              22861                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       102491                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       102415                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       102215                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          330                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       102272                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            410760                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       102491                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       102415                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       102215                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          330                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       102272                       # number of overall misses
system.l3cache.overall_misses::total           410760                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     27442863                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9351716922                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     28317654                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9417052520                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     28979325                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   9738758160                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     27811494                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9744882363                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  38364961301                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     27442863                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9351716922                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     28317654                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9417052520                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     28979325                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   9738758160                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     27811494                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9744882363                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  38364961301                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       108268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       108155                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       107730                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       108101                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          433621                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       108268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       108155                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       107730                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       108101                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         433621                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.946642                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.946928                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.948807                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946078                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.947279                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.946642                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.946928                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.948807                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946078                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.947279                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81675.187500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 91244.274346                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 84028.646884                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 91949.934287                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86247.991071                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 95277.191802                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84277.254545                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95283.971791                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 93399.944739                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81675.187500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 91244.274346                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 84028.646884                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 91949.934287                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86247.991071                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 95277.191802                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84277.254545                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95283.971791                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 93399.944739                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         185213                       # number of writebacks
system.l3cache.writebacks::total               185213                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       102491                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       102415                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       102215                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          330                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       102272                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       410732                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       102491                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       102415                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       102215                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          330                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       102272                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       410732                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     25205103                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   8669126862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     26073234                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   8734968620                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     26741565                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   9058006260                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     25613694                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9063750843                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  35629486181                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     25205103                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   8669126862                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     26073234                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   8734968620                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     26741565                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   9058006260                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     25613694                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9063750843                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  35629486181                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.946642                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.946928                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.948807                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946078                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.947214                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.946642                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.946928                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.948807                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946078                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.947214                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75015.187500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84584.274346                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77368.646884                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 85289.934287                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79587.991071                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 88617.191802                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77617.254545                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88623.971791                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 86746.311904                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75015.187500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84584.274346                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77368.646884                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 85289.934287                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79587.991071                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 88617.191802                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77617.254545                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88623.971791                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 86746.311904                       # average overall mshr miss latency
system.l3cache.replacements                    334970                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       243311                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       243311                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       243311                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       243311                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       179832                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       179832                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       179832                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       179832                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          114                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              381                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        56802                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        56776                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        56690                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        56678                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         226950                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   4847265882                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4886395713                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5080512402                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5081396517                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  19895570514                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        57019                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        56801                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        56804                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        56703                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       227331                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996194                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997993                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999559                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998324                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 85336.183268                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 86064.458803                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 89619.199189                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89653.772487                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87664.994554                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        56802                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        56776                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        56690                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        56678                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       226946                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4468964562                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4508267553                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4702957002                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4703921037                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18384110154                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996194                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997993                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999559                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998306                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 78676.183268                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79404.458803                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82959.199189                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82993.772487                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81006.539679                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         5560                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         5715                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5401                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         5804                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22480                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45689                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        45639                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        45525                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        45594                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       183810                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     27442863                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4504451040                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     28317654                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4530656807                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28979325                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4658245758                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     27811494                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4663485846                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  18469390787                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        51249                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        51354                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        50926                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        51398                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       206290                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.891510                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.888714                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.893944                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.887077                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.891027                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81675.187500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98589.398761                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84028.646884                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99271.605579                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86247.991071                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102322.806326                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84277.254545                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 102282.884722                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 100480.881274                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45689                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          337                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45639                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        45525                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45594                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       183786                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     25205103                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4200162300                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     26073234                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4226701067                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     26741565                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4355049258                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     25613694                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4359829806                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  17245376027                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.891510                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.888714                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.893944                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.887077                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.890911                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75015.187500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91929.398761                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 77368.646884                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92611.605579                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79587.991071                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95662.806326                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77617.254545                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95622.884722                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 93834.002737                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59108.596101                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 446004                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               423143                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.054027                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951122101477                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59108.596101                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.901926                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.901926                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65312                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5205                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        49378                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         9894                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             14131367                       # Number of tag accesses
system.l3cache.tags.data_accesses            14131367                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    185213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    102491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    102415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    102215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    102271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003753283976                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              993340                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             175339                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      410732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185213                       # Number of write requests accepted
system.mem_ctrls.readBursts                    410732                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185213                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                410732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  241477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.446389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.451620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    569.871059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        10967     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.880926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.837499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.240060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6897     62.88%     62.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              187      1.70%     64.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2619     23.88%     88.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              922      8.41%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              260      2.37%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      0.63%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26286848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11853632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73129665465                       # Total gap between requests
system.mem_ctrls.avgGap                     122712.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6559424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6554560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6541760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6545344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11849600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 294052.510383393266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89695642.386024892330                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 294927.666664296237                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89629130.508676260710                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 294052.510383393266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 89454099.252495676279                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 288801.572697975556                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 89503108.004226237535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 162035185.409182339907                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       102491                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       102415                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       102215                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       102272                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185213                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     12610094                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4824124228                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     13440401                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4892849543                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     14148398                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5222801250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     13243357                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5226515467                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3589612884198                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37530.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     47068.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39882.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     47774.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42108.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     51096.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40131.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     51104.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19380998.55                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6559424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6554560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6541760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6545408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26288640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11853632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11853632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       102491                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       102415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       102215                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       102272                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         410760                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185213                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185213                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       294053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89695642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       294928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89629131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       294053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     89454099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       288802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     89503983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359479194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       294053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       294928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       294053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       288802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1178836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    162090320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       162090320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    162090320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       294053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89695642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       294928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89629131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       294053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     89454099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       288802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     89503983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       521569514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               410731                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              185150                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        12892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5756                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13035226086                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1368555692                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20219732738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31736.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49228.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              267814                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              23301                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           12.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       304756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   125.134284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.871001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   159.477083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       192353     63.12%     63.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        79327     26.03%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        22254      7.30%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          877      0.29%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          807      0.26%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1054      0.35%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          927      0.30%     97.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          525      0.17%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6632      2.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       304756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26286784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11849600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.453814                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              162.035185                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    950489572.032050                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1263622236.844783                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1727664705.580844                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  695885534.399936                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26071421566.279114                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58876395841.669640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2500718224.435530                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  92086197681.239639                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1259.215848                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3297056091                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6586650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63246079254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             183810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185213                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149757                       # Transaction distribution
system.membus.trans_dist::ReadExReq            226950                       # Transaction distribution
system.membus.trans_dist::ReadExResp           226950                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         183810                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1156490                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1156490                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1156490                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     38142272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     38142272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                38142272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            410760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  410760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              410760                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495022483                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          765481522                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       59514299                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     48485075                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3017175                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     40885099                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       40803176                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.799626                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         187515                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       180461                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       164234                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16227                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          738                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    253438788                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3015132                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    186363111                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.946439                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.498528                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73451031     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     43648060     23.42%     62.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      9687153      5.20%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     24788908     13.30%     81.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8368042      4.49%     85.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4537125      2.43%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2058411      1.10%     89.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1747898      0.94%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     18076483      9.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    186363111                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     362744499                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           52985733                       # Number of memory references committed
system.switch_cpus0.commit.loads             36998723                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          29678280                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1294826                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          362743103                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    300786245     82.92%     82.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     36351317     10.02%     95.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    362744499                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     18076483                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18846245                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    104923712                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         62113083                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30380809                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3297054                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     37044696                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2068                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     668770785                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         5114                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           59386738                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           26481706                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                37018                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2986060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             509816761                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           59514299                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41154925                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            213275687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6598206                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         68173149                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    219560907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.424125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.356261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        82724038     37.68%     37.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12440483      5.67%     43.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        14801157      6.74%     50.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        11140264      5.07%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11837554      5.39%     60.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        14190292      6.46%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8392331      3.82%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4593572      2.09%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        59441216     27.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    219560907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.271001                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.321475                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           68173160                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   30                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7056617                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       32491692                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7085                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19586                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      21388093                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           487                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  73129795668                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3297054                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        30888653                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48236962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         79906133                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57232101                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     650184008                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        42589                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      40974755                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         43484                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      10900441                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    932668097                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1668294051                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1130703866                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          6601226                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    534433689                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       398234300                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        124022472                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               781030037                       # The number of ROB reads
system.switch_cpus0.rob.writes             1265576060                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          362744499                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       59458001                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48439686                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3014258                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     40846921                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       40765111                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.799716                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         187321                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       180230                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       164077                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        16153                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          751                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    253214131                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3012296                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    186391168                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.944355                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.497957                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73583790     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     43603409     23.39%     62.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      9681570      5.19%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     24767022     13.29%     81.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8358420      4.48%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4532824      2.43%     88.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2060861      1.11%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1746112      0.94%     90.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     18057160      9.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    186391168                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249768958                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     362410645                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           52938757                       # Number of memory references committed
system.switch_cpus1.commit.loads             36966255                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29650353                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1294626                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          362409249                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        66775                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    300507921     82.92%     82.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      8963299      2.47%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     36318949     10.02%     95.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     15325182      4.23%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       647306      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       647320      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    362410645                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     18057160                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18830336                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    105025239                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         62055350                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     30354477                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3294249                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     37009925                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2067                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     668162701                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           59335425                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           26464443                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                37001                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2983429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             509348587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           59458001                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41116509                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            213279246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6592596                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         68110683                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    219559655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.421077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        82846064     37.73%     37.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12428703      5.66%     43.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        14788273      6.74%     50.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        11130536      5.07%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11826343      5.39%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        14176467      6.46%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8385274      3.82%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4589673      2.09%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        59388322     27.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    219559655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270745                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.319343                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           68110792                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  130                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            7049478                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       32467114                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         7092                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        19633                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      21375745                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           526                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  73129795668                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3294249                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        30861569                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       48269319                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         79833749                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     57300765                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     649594620                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        42075                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40940281                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         40005                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      11012861                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    931806554                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1666782638                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1129675766                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          6601102                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    533942850                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       397863699                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        123913964                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               780518906                       # The number of ROB reads
system.switch_cpus1.rob.writes             1264429771                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249768958                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          362410645                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       59275314                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     48291665                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3004736                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40722399                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40640755                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.799511                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         186837                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       179680                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       163610                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16070                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          757                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    252439574                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3002777                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    186494013                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.937555                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.495939                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     74031501     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     43434864     23.29%     62.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      9677038      5.19%     68.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     24700107     13.24%     81.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8318007      4.46%     85.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4519312      2.42%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2090063      1.12%     89.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1740844      0.93%     90.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     17982277      9.64%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    186494013                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249029563                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     361342351                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52788359                       # Number of memory references committed
system.switch_cpus2.commit.loads             36862212                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29561108                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1293938                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          361340958                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        66589                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          665      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    299617470     82.92%     82.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      8935857      2.47%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36215250     10.02%     95.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     15279171      4.23%     99.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       646962      0.18%     99.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       646976      0.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    361342351                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     17982277                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18773529                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    105369410                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         61868792                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30264532                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3284595                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     36896232                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2063                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     666171790                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         5103                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           59152526                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26403520                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                36884                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1760                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2974610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             507820593                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           59275314                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     40991202                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            213298929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6573282                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          611                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         67907563                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    219560862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.411056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.356555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83248490     37.92%     37.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12392820      5.64%     43.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        14745442      6.72%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        11099849      5.06%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11786039      5.37%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        14132101      6.44%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8362701      3.81%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4577142      2.08%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        59216278     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    219560862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269913                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.312386                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           67907672                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  129                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            7029870                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       32384872                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         7046                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        19456                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      21333249                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           743                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  73129795668                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3284595                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        30770790                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       48078007                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         79593343                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     57834123                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     647648204                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        40098                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      40829089                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         41709                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11675950                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    928969307                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1661784875                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1126280861                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          6600447                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    532372469                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       396596789                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123585734                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               778853783                       # The number of ROB reads
system.switch_cpus2.rob.writes             1260642303                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249029563                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          361342351                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59274684                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48291417                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3004627                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40721864                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40640079                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.799162                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         186892                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       179489                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       163463                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16026                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          751                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    252441387                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          597                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3002588                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    186493651                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.937530                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.496059                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74024998     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43455277     23.30%     62.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9666281      5.18%     68.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24696477     13.24%     81.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8325249      4.46%     85.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4519099      2.42%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2072997      1.11%     89.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1740825      0.93%     90.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17992448      9.65%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    186493651                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249026067                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     361337102                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52787321                       # Number of memory references committed
system.switch_cpus3.commit.loads             36861586                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29560684                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1293758                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          361335711                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        66582                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          664      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    299613377     82.92%     82.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8935740      2.47%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36214708     10.02%     95.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15278855      4.23%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       646878      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       646880      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    361337102                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17992448                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18773435                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    105371014                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         61867075                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30264816                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3284332                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     36895618                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2063                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     666164507                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         5094                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59165585                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26405250                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36854                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1759                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2974341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             507814882                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59274684                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     40990434                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            213299901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6572754                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         67906399                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    219560676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.410995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.356550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83251528     37.92%     37.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12391134      5.64%     43.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14745305      6.72%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11098716      5.05%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11788093      5.37%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14132378      6.44%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8361684      3.81%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4576686      2.08%     73.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59215152     26.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    219560676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269910                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.312360                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           67906410                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   29                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023575977408                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7029727                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32383646                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         7042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19423                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21331900                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           740                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  73129795668                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3284332                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30770099                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       48078780                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         79591895                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     57835566                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     647645904                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        40394                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40826663                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         41999                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11677237                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    928966736                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1661780426                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1126273385                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6599523                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    532365278                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       396601374                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        123581257                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               778840343                       # The number of ROB reads
system.switch_cpus3.rob.writes             1260635634                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249026067                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          361337102                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
