-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia_ClefiaKeySet128 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    rk_ce0 : OUT STD_LOGIC;
    rk_we0 : OUT STD_LOGIC;
    rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    rk_ce1 : OUT STD_LOGIC;
    rk_we1 : OUT STD_LOGIC;
    rk_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of clefia_ClefiaKeySet128 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal con128_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal con128_ce0 : STD_LOGIC;
    signal con128_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fin_ce0 : STD_LOGIC;
    signal fin_we0 : STD_LOGIC;
    signal fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_ce1 : STD_LOGIC;
    signal fin_we1 : STD_LOGIC;
    signal fin_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fout_ce0 : STD_LOGIC;
    signal fout_we0 : STD_LOGIC;
    signal fout_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_ce1 : STD_LOGIC;
    signal fout_we1 : STD_LOGIC;
    signal fout_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lk_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal lk_ce0 : STD_LOGIC;
    signal lk_we0 : STD_LOGIC;
    signal lk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lk_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lk_ce1 : STD_LOGIC;
    signal lk_we1 : STD_LOGIC;
    signal lk_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we1 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_idle : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_we0 : STD_LOGIC;
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : STD_LOGIC := '0';
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce1 : OUT STD_LOGIC;
        fin_we1 : OUT STD_LOGIC;
        fin_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        fout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce0 : OUT STD_LOGIC;
        fout_we0 : OUT STD_LOGIC;
        fout_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fout_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce1 : OUT STD_LOGIC;
        fout_we1 : OUT STD_LOGIC;
        fout_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fout_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        con128_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        con128_ce0 : OUT STD_LOGIC;
        con128_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce0 : OUT STD_LOGIC;
        fout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        lk_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        lk_ce0 : OUT STD_LOGIC;
        lk_we0 : OUT STD_LOGIC;
        lk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lk_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        lk_ce0 : OUT STD_LOGIC;
        lk_we0 : OUT STD_LOGIC;
        lk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        lk_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        lk_ce1 : OUT STD_LOGIC;
        lk_we1 : OUT STD_LOGIC;
        lk_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_we1 : OUT STD_LOGIC;
        rk_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        con128_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        con128_ce0 : OUT STD_LOGIC;
        con128_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_we0 : OUT STD_LOGIC;
        rk_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_con128_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    con128_U : component clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => con128_address0,
        ce0 => con128_ce0,
        q0 => con128_q0);

    fin_U : component clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fin_address0,
        ce0 => fin_ce0,
        we0 => fin_we0,
        d0 => fin_d0,
        q0 => fin_q0,
        address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1,
        ce1 => fin_ce1,
        we1 => fin_we1,
        d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d1,
        q1 => fin_q1);

    fout_U : component clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fout_address0,
        ce0 => fout_ce0,
        we0 => fout_we0,
        d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0,
        q0 => fout_q0,
        address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1,
        ce1 => fout_ce1,
        we1 => fout_we1,
        d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1,
        q1 => fout_q1);

    lk_U : component clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lk_address0,
        ce0 => lk_ce0,
        we0 => lk_we0,
        d0 => lk_d0,
        q0 => lk_q0,
        address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address1,
        ce1 => lk_ce1,
        we1 => lk_we1,
        d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1,
        q1 => lk_q1);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_ready,
        fin_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0,
        fin_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_ce0,
        fin_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_we0,
        fin_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_d0);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_ready,
        fin_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address0,
        fin_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce0,
        fin_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we0,
        fin_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d0,
        fin_q0 => fin_q0,
        fin_address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1,
        fin_ce1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1,
        fin_we1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1,
        fin_d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d1,
        fin_q1 => fin_q1,
        fout_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address0,
        fout_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce0,
        fout_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we0,
        fout_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0,
        fout_q0 => fout_q0,
        fout_address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1,
        fout_ce1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce1,
        fout_we1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we1,
        fout_d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1,
        fout_q1 => fout_q1,
        con128_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0,
        con128_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_ce0,
        con128_q0 => con128_q0);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
        rk_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_address0,
        rk_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_ce0,
        rk_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_we0,
        rk_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_d0);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_ready,
        fout_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0,
        fout_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_ce0,
        fout_q0 => fout_q0,
        lk_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0,
        lk_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_ce0,
        lk_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_we0,
        lk_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_d0);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready,
        lk_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address0,
        lk_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce0,
        lk_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we0,
        lk_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d0,
        lk_q0 => lk_q0,
        lk_address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address1,
        lk_ce1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce1,
        lk_we1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1,
        lk_d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1,
        lk_q1 => lk_q1,
        rk_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address0,
        rk_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce0,
        rk_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0,
        rk_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0,
        rk_address1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address1,
        rk_ce1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1,
        rk_we1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we1,
        rk_d1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d1,
        con128_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
        con128_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
        con128_q0 => con128_q0);

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79 : component clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start,
        ap_done => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done,
        ap_idle => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_idle,
        ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
        rk_address0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_address0,
        rk_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_ce0,
        rk_we0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_we0,
        rk_d0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_block_state4_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done)
    begin
        if ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done)
    begin
        if ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done)
    begin
        if ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done)
    begin
        if ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state4_on_subcall_done_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_done, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_done = ap_const_logic_0) or (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    con128_address0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            con128_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            con128_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0;
        else 
            con128_address0 <= "XXXXXXXX";
        end if; 
    end process;


    con128_ce0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            con128_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            con128_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_ce0;
        else 
            con128_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_address0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fin_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0;
        else 
            fin_address0 <= "XXXX";
        end if; 
    end process;


    fin_ce0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fin_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_ce0;
        else 
            fin_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_ce1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_ce1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1;
        else 
            fin_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fin_d0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_d0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fin_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_d0;
        else 
            fin_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fin_we0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_we0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fin_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_we0;
        else 
            fin_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_we1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fin_we1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1;
        else 
            fin_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_address0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fout_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fout_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address0;
        else 
            fout_address0 <= "XXXX";
        end if; 
    end process;


    fout_ce0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fout_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fout_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce0;
        else 
            fout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_ce1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fout_ce1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_ce1;
        else 
            fout_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_we0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fout_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we0;
        else 
            fout_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_we1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fout_we1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_we1;
        else 
            fout_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;

    lk_address0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0;
        else 
            lk_address0 <= "XXXX";
        end if; 
    end process;


    lk_ce0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_ce0;
        else 
            lk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lk_ce1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_ce1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_ce1;
        else 
            lk_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lk_d0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_d0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_d0;
        else 
            lk_d0 <= "XXXXXXXX";
        end if; 
    end process;


    lk_we0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_we0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            lk_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_we0;
        else 
            lk_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lk_we1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            lk_we1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1;
        else 
            lk_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rk_address0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_address0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_address0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_address0;
        else 
            rk_address0 <= "XXXXXXXX";
        end if; 
    end process;

    rk_address1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_address1;

    rk_ce0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_ce0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_ce0;
        else 
            rk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_ce1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_ce1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1;
        else 
            rk_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rk_d0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_d0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_d0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_d0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_d0;
        else 
            rk_d0 <= "XXXXXXXX";
        end if; 
    end process;

    rk_d1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d1;

    rk_we0_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_we0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0, grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_we0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rk_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_rk_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_we0 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_rk_we0;
        else 
            rk_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_we1_assign_proc : process(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rk_we1 <= grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we1;
        else 
            rk_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
