TimeQuest Timing Analyzer report for RV32I_System
Sat Nov 26 20:39:44 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Slow Corner Signal Integrity Metrics
 82. Fast Corner Signal Integrity Metrics
 83. Setup Transfers
 84. Hold Transfers
 85. Recovery Transfers
 86. Removal Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RV32I_System                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 23.58 MHz ; 23.58 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.212 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 42.093 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 43.586 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.359  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.259 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.514 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.185 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.494 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.735 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.754 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.212 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.990      ;
; 22.300 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.892      ;
; 22.447 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.755      ;
; 22.483 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.718      ;
; 22.579 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.614      ;
; 22.587 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.616      ;
; 22.592 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.610      ;
; 22.613 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.577      ;
; 22.794 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.405      ;
; 22.796 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.403      ;
; 22.805 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.388      ;
; 22.824 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.379      ;
; 22.829 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.372      ;
; 22.847 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 2.342      ;
; 22.849 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.341      ;
; 22.851 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 2.349      ;
; 22.851 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.352      ;
; 22.853 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.349      ;
; 22.856 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.337      ;
; 22.886 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.306      ;
; 22.903 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 2.287      ;
; 22.939 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.260      ;
; 22.967 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.235      ;
; 22.974 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.225      ;
; 23.033 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.160      ;
; 23.042 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.150      ;
; 23.042 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.150      ;
; 23.054 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 2.138      ;
; 23.078 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 2.122      ;
; 23.081 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.121      ;
; 23.099 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.104      ;
; 23.143 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 2.051      ;
; 23.157 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.036      ;
; 23.160 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 2.042      ;
; 23.173 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.030      ;
; 23.174 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.029      ;
; 23.180 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 2.020      ;
; 23.202 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.001      ;
; 23.243 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.959      ;
; 23.252 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.951      ;
; 23.259 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.934      ;
; 23.263 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.930      ;
; 23.266 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.927      ;
; 23.268 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.925      ;
; 23.273 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.921      ;
; 23.284 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.910      ;
; 23.296 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.894      ;
; 23.301 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.899      ;
; 23.306 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.896      ;
; 23.307 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.882      ;
; 23.345 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.855      ;
; 23.359 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.830      ;
; 23.372 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.831      ;
; 23.380 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.822      ;
; 23.391 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.811      ;
; 23.392 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.808      ;
; 23.413 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.776      ;
; 23.420 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.770      ;
; 23.421 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.781      ;
; 23.425 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.172      ; 1.775      ;
; 23.447 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.756      ;
; 23.486 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.717      ;
; 23.538 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.664      ;
; 23.572 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 1.629      ;
; 23.574 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.628      ;
; 23.575 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.619      ;
; 23.576 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.614      ;
; 23.579 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.614      ;
; 23.584 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.609      ;
; 23.588 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.605      ;
; 23.592 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.162      ; 1.598      ;
; 23.612 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.581      ;
; 23.624 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.569      ;
; 23.653 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.539      ;
; 23.663 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.529      ;
; 23.671 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.522      ;
; 23.676 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 1.525      ;
; 23.689 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.503      ;
; 23.700 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.493      ;
; 23.839 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.354      ;
; 23.843 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.351      ;
; 23.849 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.354      ;
; 23.856 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.337      ;
; 23.865 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.329      ;
; 23.865 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 1.329      ;
; 23.871 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.332      ;
; 23.906 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.174      ; 1.296      ;
; 23.907 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.296      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 42.093 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 8.066      ;
; 42.094 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 8.060      ;
; 42.094 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 8.060      ;
; 42.464 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 7.687      ;
; 42.464 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 7.687      ;
; 42.465 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.128      ; 7.691      ;
; 42.507 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 7.653      ;
; 42.508 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.647      ;
; 42.508 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.647      ;
; 42.598 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 7.561      ;
; 42.599 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 7.555      ;
; 42.599 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 7.555      ;
; 42.784 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 7.375      ;
; 42.785 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 7.369      ;
; 42.785 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 7.369      ;
; 42.796 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 7.364      ;
; 42.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.358      ;
; 42.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.358      ;
; 42.900 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 7.252      ;
; 42.900 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 7.252      ;
; 42.901 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.129      ; 7.256      ;
; 43.012 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 7.148      ;
; 43.013 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.142      ;
; 43.013 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 7.142      ;
; 43.148 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.140      ; 7.020      ;
; 43.149 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.135      ; 7.014      ;
; 43.149 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.135      ; 7.014      ;
; 43.188 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 6.963      ;
; 43.188 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 6.963      ;
; 43.189 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.128      ; 6.967      ;
; 43.212 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.129      ; 6.945      ;
; 43.213 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.939      ;
; 43.213 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.939      ;
; 43.218 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.942      ;
; 43.219 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.936      ;
; 43.219 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.936      ;
; 43.270 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.890      ;
; 43.271 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.884      ;
; 43.271 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.884      ;
; 43.289 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.870      ;
; 43.290 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.864      ;
; 43.290 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.864      ;
; 43.301 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.859      ;
; 43.302 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.853      ;
; 43.302 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.853      ;
; 43.385 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.774      ;
; 43.386 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.768      ;
; 43.386 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.768      ;
; 43.546 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.614      ;
; 43.546 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.614      ;
; 43.547 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.137      ; 6.618      ;
; 43.589 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 6.553      ;
; 43.589 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 6.553      ;
; 43.590 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.119      ; 6.557      ;
; 43.600 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.560      ;
; 43.601 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.554      ;
; 43.601 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.554      ;
; 43.625 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.135      ; 6.538      ;
; 43.626 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.130      ; 6.532      ;
; 43.626 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.130      ; 6.532      ;
; 43.634 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.129      ; 6.523      ;
; 43.635 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.517      ;
; 43.635 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.517      ;
; 43.640 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.122      ; 6.510      ;
; 43.641 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.504      ;
; 43.641 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.504      ;
; 43.644 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.122      ; 6.506      ;
; 43.645 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.500      ;
; 43.645 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.500      ;
; 43.646 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.506      ;
; 43.646 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.506      ;
; 43.647 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.129      ; 6.510      ;
; 43.653 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.140      ; 6.515      ;
; 43.654 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.135      ; 6.509      ;
; 43.654 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.135      ; 6.509      ;
; 43.698 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.136      ; 6.466      ;
; 43.699 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.460      ;
; 43.699 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.460      ;
; 43.723 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.437      ;
; 43.724 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.431      ;
; 43.724 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.431      ;
; 43.775 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.385      ;
; 43.776 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.379      ;
; 43.776 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.379      ;
; 43.795 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 6.356      ;
; 43.795 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.123      ; 6.356      ;
; 43.796 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.128      ; 6.360      ;
; 43.831 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.136      ; 6.333      ;
; 43.832 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.327      ;
; 43.832 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.327      ;
; 43.890 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.131      ; 6.269      ;
; 43.891 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.263      ;
; 43.891 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.126      ; 6.263      ;
; 43.892 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.268      ;
; 43.893 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.262      ;
; 43.893 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.262      ;
; 43.968 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.132      ; 6.192      ;
; 43.969 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.186      ;
; 43.969 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.127      ; 6.186      ;
; 44.002 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.124      ; 6.150      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 43.586 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[2]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 6.006      ;
; 43.857 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.410     ; 5.728      ;
; 44.345 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[1]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 5.247      ;
; 44.616 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.414     ; 4.965      ;
; 44.770 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 4.808      ;
; 44.795 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[23]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.417     ; 4.783      ;
; 44.956 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 4.627      ;
; 45.017 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.412     ; 4.566      ;
; 45.105 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.403     ; 4.487      ;
; 45.113 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.400     ; 4.482      ;
; 45.288 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[8]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 4.303      ;
; 45.347 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[21]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 4.235      ;
; 45.357 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[20]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 4.225      ;
; 45.398 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[9]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.404     ; 4.193      ;
; 45.443 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[10]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.400     ; 4.152      ;
; 45.496 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[25]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.407     ; 4.092      ;
; 45.520 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[24]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.407     ; 4.068      ;
; 45.575 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.414     ; 4.006      ;
; 45.581 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[13]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 4.001      ;
; 45.594 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.414     ; 3.987      ;
; 45.607 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[19]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.414     ; 3.974      ;
; 45.612 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[14]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 3.970      ;
; 45.617 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[12]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 3.965      ;
; 45.634 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[16]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.414     ; 3.947      ;
; 45.660 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[15]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.413     ; 3.922      ;
; 45.780 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[28]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.807      ;
; 45.788 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[26]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.799      ;
; 45.824 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.763      ;
; 45.836 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[30]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.751      ;
; 45.847 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[31]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.740      ;
; 45.857 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[29]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.408     ; 3.730      ;
; 45.966 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.405     ; 3.624      ;
; 57.583 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 42.353     ;
; 58.200 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 41.741     ;
; 58.211 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 41.726     ;
; 58.302 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 41.622     ;
; 58.354 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 41.583     ;
; 58.378 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 41.563     ;
; 58.414 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 41.516     ;
; 58.422 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 41.514     ;
; 58.432 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 41.495     ;
; 58.488 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 41.434     ;
; 58.511 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 41.408     ;
; 58.518 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 41.419     ;
; 58.548 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 41.371     ;
; 58.551 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 41.368     ;
; 58.630 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 41.301     ;
; 58.736 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[16]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 41.201     ;
; 58.751 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 41.172     ;
; 58.837 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[0]                                                                   ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 41.085     ;
; 58.842 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[2]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 41.092     ;
; 58.859 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 41.078     ;
; 58.865 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[24]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 41.064     ;
; 58.895 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[20]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 41.036     ;
; 58.903 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 41.019     ;
; 58.919 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 41.010     ;
; 58.925 ; rv32i_cpu:icpu|datapath:i_datapath|jalr_wb                                                                        ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 40.997     ;
; 58.930 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 40.995     ;
; 58.937 ; rv32i_cpu:icpu|datapath:i_datapath|jal_wb                                                                         ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 40.985     ;
; 58.971 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 40.971     ;
; 58.982 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 40.956     ;
; 59.003 ; rv32i_cpu:icpu|datapath:i_datapath|rd_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 40.927     ;
; 59.008 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 40.928     ;
; 59.031 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 40.904     ;
; 59.036 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 40.892     ;
; 59.039 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 40.880     ;
; 59.042 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 40.889     ;
; 59.081 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 40.857     ;
; 59.094 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[3]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 40.840     ;
; 59.097 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 40.832     ;
; 59.105 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 40.822     ;
; 59.116 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 40.807     ;
; 59.127 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[17]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 40.803     ;
; 59.135 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 40.807     ;
; 59.141 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 40.783     ;
; 59.146 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 40.792     ;
; 59.149 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 40.793     ;
; 59.151 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 40.764     ;
; 59.171 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 40.756     ;
; 59.193 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 40.744     ;
; 59.203 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 40.725     ;
; 59.209 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 40.708     ;
; 59.209 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 40.726     ;
; 59.212 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 40.724     ;
; 59.226 ; rv32i_cpu:icpu|datapath:i_datapath|regwrite_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 40.703     ;
; 59.230 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 40.677     ;
; 59.231 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 40.703     ;
; 59.234 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 40.706     ;
; 59.247 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 40.689     ;
; 59.253 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 40.677     ;
; 59.258 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 40.674     ;
; 59.263 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 40.658     ;
; 59.267 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 40.640     ;
; 59.267 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 40.638     ;
; 59.270 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 40.637     ;
; 59.282 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 40.640     ;
; 59.283 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 40.644     ;
; 59.304 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 40.601     ;
; 59.305 ; rv32i_cpu:icpu|datapath:i_datapath|rd_wb[4]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 40.624     ;
; 59.307 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 40.598     ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.359 ; GPIO:iGPIO|SW_StatusR[0]                        ; GPIO:iGPIO|SW_StatusR[0]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[4]                        ; GPIO:iGPIO|SW_StatusR[4]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; TimerCounter:iTimer|StatusR[0]                  ; TimerCounter:iTimer|StatusR[0]                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[3]                        ; GPIO:iGPIO|SW_StatusR[3]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[2]                        ; GPIO:iGPIO|SW_StatusR[2]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[9]                        ; GPIO:iGPIO|SW_StatusR[9]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[7]                        ; GPIO:iGPIO|SW_StatusR[7]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[6]                        ; GPIO:iGPIO|SW_StatusR[6]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[5]                        ; GPIO:iGPIO|SW_StatusR[5]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[8]                        ; GPIO:iGPIO|SW_StatusR[8]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|BUTTON_StatusR[1]                    ; GPIO:iGPIO|BUTTON_StatusR[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|SW_StatusR[1]                        ; GPIO:iGPIO|SW_StatusR[1]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:iGPIO|BUTTON_StatusR[2]                    ; GPIO:iGPIO|BUTTON_StatusR[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.370 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; GPIO:iGPIO|pulse_gen:button2|c_state.S0         ; GPIO:iGPIO|pulse_gen:button2|c_state.S1               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[29] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[31] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:iGPIO|pulse_gen:button2|c_state.S8         ; GPIO:iGPIO|pulse_gen:button2|c_state.S9               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:button2|c_state.S11        ; GPIO:iGPIO|pulse_gen:button2|c_state.S12              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:iGPIO|pulse_gen:button2|c_state.S10        ; GPIO:iGPIO|pulse_gen:button2|c_state.S11              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7         ; GPIO:iGPIO|pulse_gen:button1|c_state.S8               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1         ; GPIO:iGPIO|pulse_gen:button1|c_state.S2               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button1|c_state.S0         ; GPIO:iGPIO|pulse_gen:button1|c_state.S1               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button2|c_state.S13        ; GPIO:iGPIO|pulse_gen:button2|c_state.S14              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button2|c_state.S6         ; GPIO:iGPIO|pulse_gen:button2|c_state.S7               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button2|c_state.S2         ; GPIO:iGPIO|pulse_gen:button2|c_state.S3               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:iGPIO|pulse_gen:button2|c_state.S1         ; GPIO:iGPIO|pulse_gen:button2|c_state.S2               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[11]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[11]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[10]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[10]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[6]    ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[6]          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[12]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[12]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[28] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.259 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 0.881      ;
; 50.269 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 0.886      ;
; 50.286 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 0.905      ;
; 50.295 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 0.914      ;
; 50.516 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 1.149      ;
; 50.522 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.154      ;
; 50.528 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.403      ; 1.138      ;
; 50.534 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 1.151      ;
; 50.535 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.426      ; 1.168      ;
; 50.536 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.168      ;
; 50.541 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.150      ;
; 50.545 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.166      ;
; 50.545 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.176      ;
; 50.547 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[15] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.435      ; 1.189      ;
; 50.547 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.178      ;
; 50.551 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.169      ;
; 50.552 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.180      ;
; 50.556 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.174      ;
; 50.557 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.189      ;
; 50.557 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 1.172      ;
; 50.560 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.169      ;
; 50.568 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.199      ;
; 50.572 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.200      ;
; 50.572 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.204      ;
; 50.590 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.221      ;
; 50.592 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 1.204      ;
; 50.737 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 1.360      ;
; 50.746 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.377      ;
; 50.750 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.359      ;
; 50.753 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 1.388      ;
; 50.762 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.427      ; 1.396      ;
; 50.766 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.398      ;
; 50.772 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 1.394      ;
; 50.774 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.395      ;
; 50.784 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.415      ;
; 50.791 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 1.406      ;
; 50.795 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.404      ;
; 50.804 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.427      ; 1.438      ;
; 50.806 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 1.419      ;
; 50.814 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.446      ;
; 50.825 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 1.438      ;
; 50.844 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.462      ;
; 50.853 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 1.467      ;
; 50.907 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 1.542      ;
; 50.914 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.538      ;
; 50.982 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.614      ;
; 50.990 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.621      ;
; 51.004 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 1.627      ;
; 51.004 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 1.618      ;
; 51.018 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.649      ;
; 51.028 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.659      ;
; 51.029 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 1.654      ;
; 51.031 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.663      ;
; 51.038 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.656      ;
; 51.047 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.675      ;
; 51.050 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 1.676      ;
; 51.063 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.687      ;
; 51.067 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.699      ;
; 51.068 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.689      ;
; 51.073 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 1.708      ;
; 51.073 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.429      ; 1.709      ;
; 51.073 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.694      ;
; 51.089 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.720      ;
; 51.099 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 1.721      ;
; 51.114 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.732      ;
; 51.115 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.739      ;
; 51.118 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.742      ;
; 51.128 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.756      ;
; 51.135 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.407      ; 1.749      ;
; 51.138 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.406      ; 1.751      ;
; 51.209 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.841      ;
; 51.229 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.860      ;
; 51.242 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.873      ;
; 51.254 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 1.882      ;
; 51.267 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.888      ;
; 51.286 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.904      ;
; 51.288 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.429      ; 1.924      ;
; 51.299 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 1.917      ;
; 51.304 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 1.927      ;
; 51.311 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 1.940      ;
; 51.313 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.944      ;
; 51.317 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 1.940      ;
; 51.318 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 1.933      ;
; 51.322 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 1.944      ;
; 51.331 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.955      ;
; 51.351 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 1.970      ;
; 51.373 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 2.001      ;
; 51.377 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 2.000      ;
; 51.378 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.009      ;
; 51.392 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.013      ;
; 51.396 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.027      ;
; 51.406 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.037      ;
; 51.408 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 2.039      ;
; 51.410 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 2.042      ;
; 51.411 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.033      ;
; 51.418 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.411      ; 2.036      ;
; 51.437 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.421      ; 2.065      ;
; 51.438 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.065      ;
; 51.460 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 2.083      ;
; 51.462 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.415      ; 2.084      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.514 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.197      ;
; 75.514 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.197      ;
; 75.520 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.195      ;
; 75.521 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.205      ;
; 75.526 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.209      ;
; 75.527 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.202      ;
; 75.528 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.201      ;
; 75.530 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.205      ;
; 75.544 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.218      ;
; 75.690 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.365      ;
; 75.696 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.370      ;
; 75.715 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.390      ;
; 75.719 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.392      ;
; 75.724 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.398      ;
; 75.725 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.407      ;
; 75.766 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.439      ;
; 75.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.442      ;
; 75.777 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.451      ;
; 75.781 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.455      ;
; 75.782 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.457      ;
; 75.787 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.461      ;
; 75.789 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.462      ;
; 75.796 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.466      ;
; 75.821 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.504      ;
; 75.822 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.505      ;
; 75.840 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.524      ;
; 75.906 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.576      ;
; 75.924 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.607      ;
; 75.935 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.619      ;
; 75.964 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.644      ;
; 75.964 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.634      ;
; 75.966 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.649      ;
; 75.992 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.672      ;
; 75.993 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.676      ;
; 76.001 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.683      ;
; 76.009 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.679      ;
; 76.009 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.693      ;
; 76.023 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.703      ;
; 76.040 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.709      ;
; 76.047 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.717      ;
; 76.054 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.737      ;
; 76.060 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.735      ;
; 76.066 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.746      ;
; 76.072 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.746      ;
; 76.086 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.759      ;
; 76.092 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.766      ;
; 76.094 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.777      ;
; 76.096 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.771      ;
; 76.116 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.789      ;
; 76.120 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.804      ;
; 76.135 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 1.817      ;
; 76.188 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.871      ;
; 76.205 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.885      ;
; 76.213 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.888      ;
; 76.217 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.901      ;
; 76.231 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.914      ;
; 76.235 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.909      ;
; 76.261 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.944      ;
; 76.286 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.958      ;
; 76.287 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 1.961      ;
; 76.293 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.966      ;
; 76.296 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.969      ;
; 76.296 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.979      ;
; 76.300 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.980      ;
; 76.394 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 2.073      ;
; 76.402 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.085      ;
; 76.409 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.089      ;
; 76.450 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 2.120      ;
; 76.467 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 2.137      ;
; 76.472 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 2.156      ;
; 76.481 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 2.153      ;
; 76.483 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.163      ;
; 76.495 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.467      ; 2.169      ;
; 76.507 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.190      ;
; 76.512 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.192      ;
; 76.513 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.186      ;
; 76.513 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 2.182      ;
; 76.524 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.207      ;
; 76.535 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 2.217      ;
; 76.565 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 2.244      ;
; 76.716 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 2.386      ;
; 76.743 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.426      ;
; 76.770 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.443      ;
; 76.777 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 2.461      ;
; 76.821 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.504      ;
; 76.827 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 2.511      ;
; 77.041 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.714      ;
; 77.075 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.758      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.185 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.731      ;
; 96.359 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.557      ;
; 96.359 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.557      ;
; 96.382 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.534      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.402 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.514      ;
; 96.404 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.513      ;
; 96.404 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.513      ;
; 96.404 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.513      ;
; 96.404 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.513      ;
; 96.404 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.513      ;
; 96.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.309      ;
; 96.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.309      ;
; 96.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.309      ;
; 96.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.309      ;
; 96.608 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.309      ;
; 96.694 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.222      ;
; 96.694 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.222      ;
; 96.694 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.222      ;
; 96.694 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.222      ;
; 96.694 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.222      ;
; 96.713 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.203      ;
; 96.713 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.203      ;
; 96.713 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.203      ;
; 96.713 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.203      ;
; 96.713 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 3.203      ;
; 96.894 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 3.015      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.494 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.716      ;
; 2.674 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.904      ;
; 2.674 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.904      ;
; 2.674 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.904      ;
; 2.674 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.904      ;
; 2.674 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.904      ;
; 2.686 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.916      ;
; 2.686 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.916      ;
; 2.686 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.916      ;
; 2.686 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.916      ;
; 2.686 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.916      ;
; 2.746 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.977      ;
; 2.746 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.977      ;
; 2.746 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.977      ;
; 2.746 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.977      ;
; 2.746 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.977      ;
; 2.959 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.190      ;
; 2.959 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.190      ;
; 2.959 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.190      ;
; 2.959 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.190      ;
; 2.959 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.190      ;
; 2.960 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.190      ;
; 2.960 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.190      ;
; 2.960 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.190      ;
; 2.964 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.195      ;
; 2.964 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.195      ;
; 2.964 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.195      ;
; 2.964 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.195      ;
; 2.989 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.219      ;
; 3.012 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.242      ;
; 3.012 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.242      ;
; 3.192 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.422      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------------+
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[0]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[1]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[2]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[3]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[4]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[5]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[6]                              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S0               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9               ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[1]                   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[4]                   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[5]                   ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_ff                                          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[0]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[1]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[2]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[3]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[4]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[5]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[6]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[0]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[1]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[2]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[3]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[4]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[5]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[6]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[0]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[1]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[2]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[3]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[4]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[5]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[6]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[0]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[1]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[2]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[3]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[4]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[5]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[6]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[7]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[9]                              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S8               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S14              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S3               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S8               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[18]                  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[29]                  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[1] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[2] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[3] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[4] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[0]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[0]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[1]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[2]   ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[3]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.327 ; 4.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.165 ; 4.707 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.319 ; 4.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.327 ; 4.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.704 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.383 ; 4.966 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.433 ; 5.002 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.552 ; 5.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.270 ; 4.844 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.704 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.255 ; 4.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.221 ; 4.783 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.407 ; 4.983 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.323 ; 4.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.445 ; 5.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.348 ; -3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.474 ; -3.992 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.452 ; -3.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.348 ; -3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.312 ; -3.809 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.450 ; -3.957 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.605 ; -4.152 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.613 ; -4.179 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.344 ; -3.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.744 ; -4.268 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.312 ; -3.809 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.398 ; -3.928 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.458 ; -3.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.526 ; -4.043 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.492 ; -4.021 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.542 ; 3.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.027 ; 2.938 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.047 ; 2.962 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.536 ; 3.437 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.510 ; 3.409 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.542 ; 3.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.475 ; 3.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.494 ; 3.397 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.489 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.070 ; 2.984 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.045 ; 2.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.289 ; 3.184 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.040 ; 2.953 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.019 ; 2.931 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.489 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.298 ; 3.211 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.981 ; 3.888 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.759 ; 3.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.814 ; 3.705 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.769 ; 3.657 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.673 ; 3.658 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.760 ; 3.643 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.776 ; 3.681 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.981 ; 3.888 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.171 ; 4.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.739 ; 3.638 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 4.171 ; 4.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.721 ; 3.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.618 ; 3.545 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.757 ; 3.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.939 ; 3.819 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.921 ; 3.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.710 ; 6.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.545 ; 4.469 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.472 ; 4.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.710 ; 6.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.429 ; 4.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.138 ; 4.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.111 ; 4.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.646 ; 3.585 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.653 ; 3.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.037 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.111 ; 4.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.604 ; 2.513 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.604 ; 2.513 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.624 ; 2.537 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.093 ; 2.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.068 ; 2.966 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.099 ; 3.006 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.035 ; 2.936 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.052 ; 2.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.597 ; 2.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.646 ; 2.559 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.622 ; 2.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.856 ; 2.751 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.617 ; 2.529 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.597 ; 2.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.048 ; 2.957 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.865 ; 2.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.225 ; 3.192 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.307 ; 3.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.361 ; 3.251 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.318 ; 3.205 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.225 ; 3.206 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.310 ; 3.192 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.326 ; 3.230 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.521 ; 3.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.174 ; 3.099 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.290 ; 3.188 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.703 ; 3.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.272 ; 3.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.174 ; 3.099 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.306 ; 3.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.482 ; 3.362 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.463 ; 3.350 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.211 ; 3.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.073 ; 3.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.002 ; 3.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.226 ; 5.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.962 ; 3.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.683 ; 3.596 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.657 ; 3.564 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.211 ; 3.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.218 ; 3.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.587 ; 3.489 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.658 ; 3.562 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 26.37 MHz ; 26.37 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.447 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 42.797 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 44.242 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.263 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.484 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.588 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.278 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.742 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.749 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.749 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.447 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.724      ;
; 22.546 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 2.615      ;
; 22.667 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 2.505      ;
; 22.694 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 2.474      ;
; 22.797 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.363      ;
; 22.816 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.355      ;
; 22.832 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.335      ;
; 22.845 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.314      ;
; 22.962 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.203      ;
; 22.980 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.187      ;
; 22.992 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.174      ;
; 23.010 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.149      ;
; 23.012 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 2.158      ;
; 23.034 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.125      ;
; 23.049 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 2.114      ;
; 23.050 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.136      ; 2.106      ;
; 23.052 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 2.118      ;
; 23.072 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.099      ;
; 23.076 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.082      ;
; 23.094 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.072      ;
; 23.109 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 2.049      ;
; 23.126 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.041      ;
; 23.140 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.025      ;
; 23.143 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 2.027      ;
; 23.222 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.938      ;
; 23.235 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.931      ;
; 23.237 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.930      ;
; 23.240 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.921      ;
; 23.240 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.921      ;
; 23.261 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.897      ;
; 23.275 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.895      ;
; 23.313 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.854      ;
; 23.322 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.839      ;
; 23.329 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.834      ;
; 23.333 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.833      ;
; 23.344 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.827      ;
; 23.349 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.821      ;
; 23.361 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.812      ;
; 23.394 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.778      ;
; 23.401 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.768      ;
; 23.411 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.750      ;
; 23.413 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.751      ;
; 23.422 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.739      ;
; 23.432 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.730      ;
; 23.432 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.732      ;
; 23.449 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.719      ;
; 23.450 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.714      ;
; 23.453 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.704      ;
; 23.470 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.699      ;
; 23.481 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.136      ; 1.675      ;
; 23.499 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.668      ;
; 23.514 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.644      ;
; 23.520 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.652      ;
; 23.529 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.639      ;
; 23.534 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.635      ;
; 23.539 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.629      ;
; 23.556 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.138      ; 1.602      ;
; 23.560 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.606      ;
; 23.567 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.604      ;
; 23.572 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.585      ;
; 23.579 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.588      ;
; 23.582 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.588      ;
; 23.696 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.476      ;
; 23.700 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.459      ;
; 23.702 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.466      ;
; 23.707 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.455      ;
; 23.707 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.464      ;
; 23.711 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.446      ;
; 23.723 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.439      ;
; 23.726 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.436      ;
; 23.732 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.425      ;
; 23.736 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.428      ;
; 23.742 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.417      ;
; 23.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.391      ;
; 23.781 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.379      ;
; 23.787 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.376      ;
; 23.789 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 1.377      ;
; 23.806 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.357      ;
; 23.809 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.143      ; 1.354      ;
; 23.943 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.219      ;
; 23.950 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.212      ;
; 23.953 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.206      ;
; 23.957 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.205      ;
; 23.962 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.200      ;
; 23.973 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.198      ;
; 23.981 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.192      ;
; 23.987 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.182      ;
; 23.991 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.181      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 42.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 7.330      ;
; 42.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 7.335      ;
; 42.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 7.330      ;
; 43.148 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.982      ;
; 43.148 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 6.987      ;
; 43.148 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.982      ;
; 43.178 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.103      ; 6.945      ;
; 43.178 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.108      ; 6.950      ;
; 43.178 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.103      ; 6.945      ;
; 43.256 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.104      ; 6.868      ;
; 43.256 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.109      ; 6.873      ;
; 43.256 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.104      ; 6.868      ;
; 43.422 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.109      ; 6.707      ;
; 43.422 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 6.712      ;
; 43.422 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.109      ; 6.707      ;
; 43.433 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.697      ;
; 43.433 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 6.702      ;
; 43.433 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.697      ;
; 43.529 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.597      ;
; 43.529 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.111      ; 6.602      ;
; 43.529 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.597      ;
; 43.607 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.520      ;
; 43.607 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 6.525      ;
; 43.607 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.520      ;
; 43.763 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.374      ;
; 43.763 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.122      ; 6.379      ;
; 43.763 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 6.374      ;
; 43.803 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.105      ; 6.322      ;
; 43.803 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.327      ;
; 43.803 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.105      ; 6.322      ;
; 43.814 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.312      ;
; 43.814 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.111      ; 6.317      ;
; 43.814 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.312      ;
; 43.840 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.290      ;
; 43.840 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 6.295      ;
; 43.840 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.290      ;
; 43.874 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.256      ;
; 43.874 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 6.261      ;
; 43.874 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 6.256      ;
; 43.881 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.245      ;
; 43.881 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.111      ; 6.250      ;
; 43.881 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 6.245      ;
; 43.892 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.235      ;
; 43.892 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 6.240      ;
; 43.892 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.235      ;
; 43.950 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.177      ;
; 43.950 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 6.182      ;
; 43.950 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 6.177      ;
; 44.144 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.989      ;
; 44.144 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.118      ; 5.994      ;
; 44.144 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.989      ;
; 44.155 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.975      ;
; 44.155 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 5.980      ;
; 44.155 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.975      ;
; 44.188 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.094      ; 5.926      ;
; 44.188 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.099      ; 5.931      ;
; 44.188 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.094      ; 5.926      ;
; 44.196 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 5.936      ;
; 44.196 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.117      ; 5.941      ;
; 44.196 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 5.936      ;
; 44.217 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.096      ; 5.899      ;
; 44.217 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.101      ; 5.904      ;
; 44.217 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.096      ; 5.899      ;
; 44.221 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 5.905      ;
; 44.221 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.111      ; 5.910      ;
; 44.221 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 5.905      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.098      ; 5.896      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.103      ; 5.901      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.098      ; 5.896      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 5.912      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.119      ; 5.917      ;
; 44.222 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 5.912      ;
; 44.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 5.871      ;
; 44.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.111      ; 5.876      ;
; 44.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.106      ; 5.871      ;
; 44.260 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.873      ;
; 44.260 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.118      ; 5.878      ;
; 44.260 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.873      ;
; 44.299 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 5.828      ;
; 44.299 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 5.833      ;
; 44.299 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 5.828      ;
; 44.331 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.103      ; 5.792      ;
; 44.331 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.108      ; 5.797      ;
; 44.331 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.103      ; 5.792      ;
; 44.333 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 5.794      ;
; 44.333 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.112      ; 5.799      ;
; 44.333 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.107      ; 5.794      ;
; 44.407 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.726      ;
; 44.407 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.118      ; 5.731      ;
; 44.407 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.113      ; 5.726      ;
; 44.409 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.104      ; 5.715      ;
; 44.409 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.109      ; 5.720      ;
; 44.409 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.104      ; 5.715      ;
; 44.413 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.717      ;
; 44.413 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 5.722      ;
; 44.413 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.717      ;
; 44.501 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.629      ;
; 44.501 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 5.634      ;
; 44.501 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 5.629      ;
; 44.515 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[15] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.109      ; 5.614      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 44.242 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[2]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.356     ; 5.397      ;
; 44.501 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 5.130      ;
; 44.947 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[1]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.356     ; 4.692      ;
; 45.170 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.367     ; 4.458      ;
; 45.293 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 4.338      ;
; 45.302 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[23]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 4.329      ;
; 45.482 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 4.148      ;
; 45.483 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.365     ; 4.147      ;
; 45.614 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.351     ; 4.030      ;
; 45.620 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.356     ; 4.019      ;
; 45.769 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[8]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.868      ;
; 45.797 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[21]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 3.838      ;
; 45.805 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[20]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.360     ; 3.830      ;
; 45.873 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[9]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.764      ;
; 45.879 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[10]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.351     ; 3.765      ;
; 45.954 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[25]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 3.684      ;
; 45.974 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[24]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.357     ; 3.664      ;
; 46.024 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.607      ;
; 46.028 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[19]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.603      ;
; 46.034 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[13]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.597      ;
; 46.040 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[12]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.591      ;
; 46.040 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.591      ;
; 46.052 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[16]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.579      ;
; 46.058 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[14]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.573      ;
; 46.070 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[15]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.364     ; 3.561      ;
; 46.204 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[28]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.433      ;
; 46.217 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[26]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.420      ;
; 46.249 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.388      ;
; 46.258 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[30]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.379      ;
; 46.265 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[31]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.372      ;
; 46.275 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[29]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.362      ;
; 46.385 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg  ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.358     ; 3.252      ;
; 62.082 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 37.864     ;
; 62.474 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 37.473     ;
; 62.582 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 37.370     ;
; 62.734 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 37.213     ;
; 62.739 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 37.199     ;
; 62.743 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 37.208     ;
; 62.752 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 37.184     ;
; 62.793 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.050     ; 37.152     ;
; 62.837 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 37.104     ;
; 62.838 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 37.090     ;
; 62.846 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 37.088     ;
; 62.893 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 37.035     ;
; 62.913 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 37.016     ;
; 62.956 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.050     ; 36.989     ;
; 63.043 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 36.898     ;
; 63.054 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 36.878     ;
; 63.105 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 36.842     ;
; 63.128 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[16]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.818     ;
; 63.144 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 36.793     ;
; 63.185 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.761     ;
; 63.199 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 36.732     ;
; 63.204 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[0]                                                                   ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 36.730     ;
; 63.229 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.713     ;
; 63.238 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 36.697     ;
; 63.240 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[24]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 36.695     ;
; 63.248 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 36.699     ;
; 63.252 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.690     ;
; 63.255 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[20]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 36.686     ;
; 63.293 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 36.658     ;
; 63.295 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 36.644     ;
; 63.297 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[2]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.645     ;
; 63.323 ; rv32i_cpu:icpu|datapath:i_datapath|jalr_wb                                                                        ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 36.611     ;
; 63.336 ; rv32i_cpu:icpu|datapath:i_datapath|jal_wb                                                                         ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 36.598     ;
; 63.337 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 36.610     ;
; 63.346 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 36.594     ;
; 63.348 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.598     ;
; 63.378 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 36.560     ;
; 63.397 ; rv32i_cpu:icpu|datapath:i_datapath|rd_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 36.544     ;
; 63.399 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 36.549     ;
; 63.401 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 36.527     ;
; 63.404 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 36.533     ;
; 63.409 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 36.519     ;
; 63.413 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 36.528     ;
; 63.435 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.507     ;
; 63.445 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.501     ;
; 63.447 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 36.479     ;
; 63.450 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 36.487     ;
; 63.454 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 36.496     ;
; 63.456 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 36.495     ;
; 63.460 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 36.480     ;
; 63.489 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.453     ;
; 63.494 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 36.439     ;
; 63.498 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 36.437     ;
; 63.498 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.448     ;
; 63.503 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 36.423     ;
; 63.507 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                    ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 36.432     ;
; 63.508 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 36.410     ;
; 63.509 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 36.430     ;
; 63.514 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[3]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 36.428     ;
; 63.520 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[16]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 36.427     ;
; 63.521 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[17]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 36.420     ;
; 63.526 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 36.420     ;
; 63.536 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 36.378     ;
; 63.543 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.048     ; 36.404     ;
; 63.551 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 36.399     ;
; 63.563 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 36.355     ;
; 63.580 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 36.330     ;
; 63.583 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 36.336     ;
+--------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; GPIO:iGPIO|SW_StatusR[0]                        ; GPIO:iGPIO|SW_StatusR[0]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[4]                        ; GPIO:iGPIO|SW_StatusR[4]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TimerCounter:iTimer|StatusR[0]                  ; TimerCounter:iTimer|StatusR[0]                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[3]                        ; GPIO:iGPIO|SW_StatusR[3]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[2]                        ; GPIO:iGPIO|SW_StatusR[2]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[9]                        ; GPIO:iGPIO|SW_StatusR[9]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[7]                        ; GPIO:iGPIO|SW_StatusR[7]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[6]                        ; GPIO:iGPIO|SW_StatusR[6]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[5]                        ; GPIO:iGPIO|SW_StatusR[5]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[8]                        ; GPIO:iGPIO|SW_StatusR[8]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|BUTTON_StatusR[1]                    ; GPIO:iGPIO|BUTTON_StatusR[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|SW_StatusR[1]                        ; GPIO:iGPIO|SW_StatusR[1]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:iGPIO|BUTTON_StatusR[2]                    ; GPIO:iGPIO|BUTTON_StatusR[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:iGPIO|pulse_gen:button2|c_state.S0         ; GPIO:iGPIO|pulse_gen:button2|c_state.S1               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:button1|c_state.S0         ; GPIO:iGPIO|pulse_gen:button1|c_state.S1               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.333 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S0             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S1                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.531      ;
; 0.337 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[31] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[29] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7         ; GPIO:iGPIO|pulse_gen:button1|c_state.S8               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:button2|c_state.S11        ; GPIO:iGPIO|pulse_gen:button2|c_state.S12              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:button2|c_state.S10        ; GPIO:iGPIO|pulse_gen:button2|c_state.S11              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:iGPIO|pulse_gen:button2|c_state.S8         ; GPIO:iGPIO|pulse_gen:button2|c_state.S9               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1         ; GPIO:iGPIO|pulse_gen:button1|c_state.S2               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:iGPIO|pulse_gen:button2|c_state.S2         ; GPIO:iGPIO|pulse_gen:button2|c_state.S3               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[10]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[10]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[12]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[12]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[28] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S13        ; GPIO:iGPIO|pulse_gen:button1|c_state.S14              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S12        ; GPIO:iGPIO|pulse_gen:button1|c_state.S13              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S10        ; GPIO:iGPIO|pulse_gen:button1|c_state.S11              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S6         ; GPIO:iGPIO|pulse_gen:button1|c_state.S7               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S5         ; GPIO:iGPIO|pulse_gen:button1|c_state.S6               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:button1|c_state.S4         ; GPIO:iGPIO|pulse_gen:button1|c_state.S5               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.263 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 0.817      ;
; 50.268 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 0.818      ;
; 50.285 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 0.838      ;
; 50.291 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.362      ; 0.842      ;
; 50.504 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.375      ; 1.068      ;
; 50.505 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.071      ;
; 50.507 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.060      ;
; 50.508 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.074      ;
; 50.508 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 1.050      ;
; 50.511 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 1.078      ;
; 50.517 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.082      ;
; 50.522 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[15] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.386      ; 1.097      ;
; 50.522 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.084      ;
; 50.524 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.077      ;
; 50.525 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.086      ;
; 50.527 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 1.081      ;
; 50.527 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.068      ;
; 50.532 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.098      ;
; 50.533 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.078      ;
; 50.533 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 1.080      ;
; 50.534 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 1.080      ;
; 50.546 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.108      ;
; 50.547 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.088      ;
; 50.547 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 1.110      ;
; 50.548 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.109      ;
; 50.564 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.129      ;
; 50.709 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.274      ;
; 50.712 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.269      ;
; 50.717 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.262      ;
; 50.720 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.380      ; 1.289      ;
; 50.723 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.264      ;
; 50.732 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.297      ;
; 50.738 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 1.298      ;
; 50.746 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.302      ;
; 50.748 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.375      ; 1.312      ;
; 50.750 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.303      ;
; 50.751 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.296      ;
; 50.763 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 1.306      ;
; 50.764 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.379      ; 1.332      ;
; 50.768 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.334      ;
; 50.778 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 1.324      ;
; 50.791 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 1.345      ;
; 50.802 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 1.349      ;
; 50.863 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.379      ; 1.431      ;
; 50.868 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.425      ;
; 50.927 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.493      ;
; 50.935 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.500      ;
; 50.949 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.505      ;
; 50.964 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.526      ;
; 50.969 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 1.515      ;
; 50.969 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 1.532      ;
; 50.978 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 1.537      ;
; 50.978 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 1.537      ;
; 50.989 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.541      ;
; 50.990 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.551      ;
; 50.995 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 1.555      ;
; 51.003 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.569      ;
; 51.010 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.380      ; 1.579      ;
; 51.013 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.569      ;
; 51.015 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 1.570      ;
; 51.023 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.589      ;
; 51.024 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.586      ;
; 51.028 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.581      ;
; 51.037 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 1.586      ;
; 51.041 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 1.591      ;
; 51.047 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.359      ; 1.595      ;
; 51.047 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.603      ;
; 51.057 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 1.612      ;
; 51.059 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.620      ;
; 51.066 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.623      ;
; 51.136 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.702      ;
; 51.160 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.722      ;
; 51.169 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.734      ;
; 51.182 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.743      ;
; 51.196 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.749      ;
; 51.213 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.779      ;
; 51.216 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.768      ;
; 51.225 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.777      ;
; 51.228 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.785      ;
; 51.229 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.375      ; 1.793      ;
; 51.231 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.788      ;
; 51.233 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.795      ;
; 51.238 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 1.792      ;
; 51.244 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 1.802      ;
; 51.250 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.358      ; 1.797      ;
; 51.264 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.817      ;
; 51.286 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.847      ;
; 51.294 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.856      ;
; 51.299 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.856      ;
; 51.303 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.868      ;
; 51.308 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.377      ; 1.874      ;
; 51.313 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 1.875      ;
; 51.317 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.364      ; 1.870      ;
; 51.318 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.376      ; 1.883      ;
; 51.331 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.887      ;
; 51.339 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.891      ;
; 51.341 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.902      ;
; 51.346 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 1.900      ;
; 51.360 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 1.919      ;
; 51.371 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 1.927      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.484 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.100      ;
; 75.487 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.100      ;
; 75.489 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 1.106      ;
; 75.500 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.116      ;
; 75.501 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.107      ;
; 75.508 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.114      ;
; 75.509 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.115      ;
; 75.510 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.112      ;
; 75.525 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.130      ;
; 75.664 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.272      ;
; 75.671 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.278      ;
; 75.688 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.296      ;
; 75.692 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.302      ;
; 75.695 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.299      ;
; 75.695 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.302      ;
; 75.723 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.324      ;
; 75.728 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.330      ;
; 75.728 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.333      ;
; 75.734 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.340      ;
; 75.741 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.348      ;
; 75.745 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.350      ;
; 75.749 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.351      ;
; 75.755 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.356      ;
; 75.773 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.389      ;
; 75.777 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.390      ;
; 75.791 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 1.408      ;
; 75.858 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.459      ;
; 75.868 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.482      ;
; 75.878 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.493      ;
; 75.907 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.518      ;
; 75.909 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.519      ;
; 75.916 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.519      ;
; 75.923 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.535      ;
; 75.929 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.542      ;
; 75.937 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.550      ;
; 75.940 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 1.557      ;
; 75.955 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.567      ;
; 75.958 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.561      ;
; 75.985 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 1.585      ;
; 75.986 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.599      ;
; 75.991 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.592      ;
; 75.996 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.608      ;
; 76.011 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.619      ;
; 76.023 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.630      ;
; 76.026 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.642      ;
; 76.027 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.632      ;
; 76.028 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.636      ;
; 76.036 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.640      ;
; 76.050 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 1.667      ;
; 76.051 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.655      ;
; 76.061 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.674      ;
; 76.109 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.723      ;
; 76.128 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.738      ;
; 76.132 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.747      ;
; 76.145 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.753      ;
; 76.150 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.761      ;
; 76.166 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.771      ;
; 76.179 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.793      ;
; 76.209 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.814      ;
; 76.210 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.811      ;
; 76.214 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.818      ;
; 76.215 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.826      ;
; 76.217 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.827      ;
; 76.228 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.832      ;
; 76.306 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.920      ;
; 76.308 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.917      ;
; 76.315 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.927      ;
; 76.359 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.962      ;
; 76.379 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.994      ;
; 76.383 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.993      ;
; 76.386 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.989      ;
; 76.395 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.996      ;
; 76.402 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 2.009      ;
; 76.415 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.017      ;
; 76.415 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 2.027      ;
; 76.415 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 2.029      ;
; 76.419 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 2.033      ;
; 76.423 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 2.023      ;
; 76.433 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.043      ;
; 76.459 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 2.068      ;
; 76.605 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 2.208      ;
; 76.632 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 2.243      ;
; 76.643 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 2.258      ;
; 76.655 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 2.259      ;
; 76.700 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.313      ;
; 76.704 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 2.321      ;
; 76.910 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 2.514      ;
; 76.937 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 2.553      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.588 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.339      ;
; 96.737 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.190      ;
; 96.737 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.190      ;
; 96.759 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.168      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 3.125      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 3.125      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 3.125      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.122      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.122      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 3.125      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.065     ; 3.125      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.122      ;
; 96.805 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.122      ;
; 96.809 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.118      ;
; 96.809 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.118      ;
; 96.809 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.118      ;
; 96.988 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.941      ;
; 96.988 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.941      ;
; 96.988 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.941      ;
; 96.988 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.941      ;
; 96.988 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.941      ;
; 97.043 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.885      ;
; 97.043 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.885      ;
; 97.043 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.885      ;
; 97.043 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.885      ;
; 97.043 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 2.885      ;
; 97.074 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.855      ;
; 97.074 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.855      ;
; 97.074 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.855      ;
; 97.074 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.855      ;
; 97.074 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 2.855      ;
; 97.215 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 2.705      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.278 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.481      ;
; 2.444 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.656      ;
; 2.444 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.656      ;
; 2.444 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.656      ;
; 2.444 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.656      ;
; 2.444 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.656      ;
; 2.458 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.670      ;
; 2.458 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.670      ;
; 2.458 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.670      ;
; 2.458 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.670      ;
; 2.458 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.670      ;
; 2.510 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.723      ;
; 2.510 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.723      ;
; 2.510 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.723      ;
; 2.510 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.723      ;
; 2.510 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.723      ;
; 2.707 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.920      ;
; 2.707 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.920      ;
; 2.707 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.920      ;
; 2.707 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.920      ;
; 2.707 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.920      ;
; 2.712 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.922      ;
; 2.712 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.922      ;
; 2.712 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.922      ;
; 2.714 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.925      ;
; 2.714 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.925      ;
; 2.714 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.925      ;
; 2.714 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.925      ;
; 2.738 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.949      ;
; 2.758 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.968      ;
; 2.758 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.968      ;
; 2.923 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.133      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[0]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[1]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[2]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[3]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[4]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[5]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX0_R[6]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[0]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[1]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[2]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[3]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[4]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[5]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX1_R[6]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[0]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[1]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[2]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[3]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[4]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[5]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX3_R[6]                                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S0                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S1                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[1]                              ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[4]                              ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[5]                              ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[14] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[15] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[18] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[19] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[20] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[21] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[22] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x18[23] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[14] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[15] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[18] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[19] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[20] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[21] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[22] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x26[23] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[25]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x2[27]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x3[25]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[22]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[26]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[28]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x4[30]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[22]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[23]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[24]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[26]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x6[30]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|regfile:i_regfile|x7[23]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[0]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[1]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[2]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[3]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[4]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[5]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|HEX2_R[6]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[0]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[1]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[2]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[3]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[4]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[5]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[6]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[7]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|LEDG_R[9]                                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 3.722 ; 4.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 3.593 ; 4.051 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 3.684 ; 4.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 3.722 ; 4.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.059 ; 4.569 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 3.775 ; 4.295 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 3.802 ; 4.307 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.930 ; 4.503 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.682 ; 4.169 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.059 ; 4.569 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 3.662 ; 4.130 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 3.616 ; 4.095 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 3.792 ; 4.272 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.706 ; 4.170 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.838 ; 4.317 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.859 ; -3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.983 ; -3.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.922 ; -3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.859 ; -3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.834 ; -3.253 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.952 ; -3.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.076 ; -3.565 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.106 ; -3.598 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.859 ; -3.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.211 ; -3.662 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.834 ; -3.253 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.892 ; -3.349 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.949 ; -3.396 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.006 ; -3.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.991 ; -3.436 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.539 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.057 ; 2.960 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.079 ; 2.983 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.531 ; 3.385 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.507 ; 3.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.539 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.474 ; 3.344 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.489 ; 3.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.493 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.104 ; 3.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.075 ; 2.979 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.300 ; 3.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.075 ; 2.979 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.057 ; 2.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.493 ; 3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.315 ; 3.204 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.941 ; 3.802 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.738 ; 3.633 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.791 ; 3.656 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.744 ; 3.596 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.659 ; 3.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.740 ; 3.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.757 ; 3.643 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.941 ; 3.802 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.123 ; 3.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.726 ; 3.593 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 4.123 ; 3.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.713 ; 3.579 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.606 ; 3.503 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.743 ; 3.614 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.910 ; 3.756 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.894 ; 3.746 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.636 ; 6.296 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.503 ; 4.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.435 ; 4.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.636 ; 6.296 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.377 ; 4.254 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.112 ; 3.980 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.088 ; 3.940 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.658 ; 3.552 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.667 ; 3.553 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.033 ; 3.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.089 ; 3.933 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.684 ; 2.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.684 ; 2.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.705 ; 2.608 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.139 ; 2.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.117 ; 2.970 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.147 ; 3.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.084 ; 2.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.099 ; 2.970 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.685 ; 2.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.730 ; 2.634 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.702 ; 2.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.918 ; 2.789 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.703 ; 2.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.685 ; 2.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.103 ; 2.977 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.932 ; 2.821 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.262 ; 3.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.339 ; 3.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.391 ; 3.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.345 ; 3.198 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.262 ; 3.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.342 ; 3.207 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.358 ; 3.244 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.534 ; 3.396 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.213 ; 3.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.328 ; 3.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.708 ; 3.554 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.315 ; 3.182 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.213 ; 3.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.343 ; 3.215 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.503 ; 3.351 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.487 ; 3.341 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.273 ; 3.166 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.084 ; 3.915 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.018 ; 3.867 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.206 ; 5.867 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.963 ; 3.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.709 ; 3.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.686 ; 3.539 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.273 ; 3.166 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.282 ; 3.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.634 ; 3.500 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.688 ; 3.533 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 23.202 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 45.344 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 46.473 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.109 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.248 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.657 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.436 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.785 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 23.202 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.896      ;
; 23.300 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.791      ;
; 23.357 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.742      ;
; 23.375 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.722      ;
; 23.481 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.610      ;
; 23.482 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.609      ;
; 23.499 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.598      ;
; 23.503 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.596      ;
; 23.586 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.510      ;
; 23.598 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.497      ;
; 23.606 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.485      ;
; 23.611 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.480      ;
; 23.620 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.476      ;
; 23.642 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.456      ;
; 23.648 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.450      ;
; 23.651 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.441      ;
; 23.653 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.436      ;
; 23.663 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.436      ;
; 23.674 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.416      ;
; 23.675 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.421      ;
; 23.697 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.398      ;
; 23.699 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.391      ;
; 23.701 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.397      ;
; 23.717 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.379      ;
; 23.768 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.323      ;
; 23.771 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.320      ;
; 23.772 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.320      ;
; 23.784 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.306      ;
; 23.793 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.303      ;
; 23.795 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.302      ;
; 23.818 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.280      ;
; 23.845 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.248      ;
; 23.849 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.248      ;
; 23.850 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.242      ;
; 23.861 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.235      ;
; 23.871 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 1.229      ;
; 23.872 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.226      ;
; 23.874 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.225      ;
; 23.879 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.218      ;
; 23.887 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.206      ;
; 23.889 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.203      ;
; 23.896 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.196      ;
; 23.896 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.203      ;
; 23.904 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.190      ;
; 23.911 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.181      ;
; 23.916 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.178      ;
; 23.930 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.160      ;
; 23.932 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.165      ;
; 23.938 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.160      ;
; 23.941 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.148      ;
; 23.976 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.114      ;
; 23.981 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.115      ;
; 24.000 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.090      ;
; 24.000 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.097      ;
; 24.002 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.095      ;
; 24.004 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.095      ;
; 24.006 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.090      ;
; 24.009 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.081      ;
; 24.012 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.085      ;
; 24.021 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.076      ;
; 24.038 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.061      ;
; 24.047 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.051      ;
; 24.104 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.987      ;
; 24.112 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.978      ;
; 24.115 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.978      ;
; 24.118 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.981      ;
; 24.121 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.971      ;
; 24.125 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.972      ;
; 24.126 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.966      ;
; 24.127 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 0.971      ;
; 24.131 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.959      ;
; 24.133 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.958      ;
; 24.143 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.950      ;
; 24.163 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.929      ;
; 24.169 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.922      ;
; 24.175 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.918      ;
; 24.183 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 0.913      ;
; 24.185 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.907      ;
; 24.192 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.901      ;
; 24.274 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.817      ;
; 24.276 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.816      ;
; 24.287 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.806      ;
; 24.288 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.805      ;
; 24.293 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.800      ;
; 24.298 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 0.800      ;
; 24.319 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 0.781      ;
; 24.322 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 0.776      ;
; 24.324 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.775      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 45.344 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 4.730      ;
; 45.344 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 4.730      ;
; 45.346 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.068      ; 4.731      ;
; 45.571 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.062      ; 4.500      ;
; 45.571 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.062      ; 4.500      ;
; 45.572 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.504      ;
; 45.572 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.504      ;
; 45.573 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 4.501      ;
; 45.574 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 4.505      ;
; 45.642 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.431      ;
; 45.642 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.431      ;
; 45.644 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.432      ;
; 45.729 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.346      ;
; 45.729 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.346      ;
; 45.731 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 4.347      ;
; 45.752 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.324      ;
; 45.752 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.324      ;
; 45.754 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 4.325      ;
; 45.799 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.274      ;
; 45.799 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.274      ;
; 45.801 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.275      ;
; 45.870 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.205      ;
; 45.870 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.205      ;
; 45.872 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 4.206      ;
; 45.956 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.063      ; 4.116      ;
; 45.956 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.063      ; 4.116      ;
; 45.958 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.117      ;
; 45.979 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.094      ;
; 45.979 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 4.094      ;
; 45.981 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.095      ;
; 45.992 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.071      ; 4.088      ;
; 45.992 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.071      ; 4.088      ;
; 45.994 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.074      ; 4.089      ;
; 46.027 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 4.047      ;
; 46.027 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 4.047      ;
; 46.028 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.048      ;
; 46.028 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.048      ;
; 46.029 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.068      ; 4.048      ;
; 46.030 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 4.049      ;
; 46.050 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.025      ;
; 46.050 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 4.025      ;
; 46.052 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 4.026      ;
; 46.058 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.018      ;
; 46.058 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 4.018      ;
; 46.060 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 4.019      ;
; 46.113 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 3.961      ;
; 46.113 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 3.961      ;
; 46.115 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.068      ; 3.962      ;
; 46.219 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.068      ; 3.858      ;
; 46.219 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.068      ; 3.858      ;
; 46.221 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.071      ; 3.859      ;
; 46.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.057      ; 3.811      ;
; 46.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.057      ; 3.811      ;
; 46.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.818      ;
; 46.255 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.818      ;
; 46.257 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.060      ; 3.812      ;
; 46.257 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.819      ;
; 46.258 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.818      ;
; 46.258 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.818      ;
; 46.258 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 3.820      ;
; 46.258 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 3.820      ;
; 46.260 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.819      ;
; 46.260 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.072      ; 3.821      ;
; 46.285 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.788      ;
; 46.285 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.788      ;
; 46.286 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.058      ; 3.781      ;
; 46.286 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.058      ; 3.781      ;
; 46.287 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.789      ;
; 46.288 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.061      ; 3.782      ;
; 46.290 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.789      ;
; 46.290 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.789      ;
; 46.292 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.059      ; 3.776      ;
; 46.292 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.059      ; 3.776      ;
; 46.292 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.073      ; 3.790      ;
; 46.294 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.062      ; 3.777      ;
; 46.305 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.774      ;
; 46.305 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.774      ;
; 46.307 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.073      ; 3.775      ;
; 46.326 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 3.749      ;
; 46.326 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 3.749      ;
; 46.328 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 3.750      ;
; 46.340 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.062      ; 3.731      ;
; 46.340 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.062      ; 3.731      ;
; 46.342 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.065      ; 3.732      ;
; 46.356 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 3.719      ;
; 46.356 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.066      ; 3.719      ;
; 46.358 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.069      ; 3.720      ;
; 46.400 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.676      ;
; 46.400 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.676      ;
; 46.402 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.677      ;
; 46.409 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.670      ;
; 46.409 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.670      ;
; 46.411 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.073      ; 3.671      ;
; 46.411 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.662      ;
; 46.411 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.064      ; 3.662      ;
; 46.413 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.663      ;
; 46.472 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.604      ;
; 46.472 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.067      ; 3.604      ;
; 46.474 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.070      ; 3.605      ;
; 46.483 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.059      ; 3.585      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 46.473 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[2]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 3.279      ;
; 46.653 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[3]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 3.094      ;
; 46.978 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[1]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 2.774      ;
; 47.110 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[5]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.243     ; 2.634      ;
; 47.190 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[22]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 2.555      ;
; 47.208 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[23]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.242     ; 2.537      ;
; 47.334 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[7]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 2.412      ;
; 47.363 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[6]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.241     ; 2.383      ;
; 47.410 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[11]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.231     ; 2.346      ;
; 47.430 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[4]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.235     ; 2.322      ;
; 47.538 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[20]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 2.211      ;
; 47.540 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[8]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 2.210      ;
; 47.548 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[21]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.238     ; 2.201      ;
; 47.595 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[9]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 2.155      ;
; 47.608 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[10]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.231     ; 2.148      ;
; 47.640 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[25]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 2.111      ;
; 47.644 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[24]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 2.107      ;
; 47.704 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[13]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.043      ;
; 47.707 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[18]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.040      ;
; 47.714 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[19]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.033      ;
; 47.716 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[17]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.031      ;
; 47.723 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[12]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.024      ;
; 47.730 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[14]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.017      ;
; 47.737 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[16]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.010      ;
; 47.747 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[15]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.240     ; 2.000      ;
; 47.815 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[28]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 1.936      ;
; 47.822 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[26]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 1.928      ;
; 47.848 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[27]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.237     ; 1.902      ;
; 47.858 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[30]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 1.893      ;
; 47.860 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[31]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 1.891      ;
; 47.870 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[29]  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 1.881      ;
; 47.910 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]   ; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.236     ; 1.841      ;
; 72.228 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[24]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.261     ; 2.498      ;
; 72.277 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[2]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.259     ; 2.451      ;
; 72.335 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[17]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.274     ; 2.378      ;
; 72.356 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[1]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.276     ; 2.355      ;
; 72.393 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[20]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.272     ; 2.322      ;
; 72.410 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[7]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.281     ; 2.296      ;
; 72.441 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[0]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.276     ; 2.270      ;
; 72.539 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[8]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.275     ; 2.173      ;
; 72.621 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[25]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.099      ;
; 72.627 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[11]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 2.096      ;
; 72.642 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[4]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.265     ; 2.080      ;
; 72.647 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[12]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.073      ;
; 72.649 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[10]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 2.074      ;
; 72.653 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[27]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.067      ;
; 72.658 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[26]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.062      ;
; 72.703 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[9]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 2.020      ;
; 72.707 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[29]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.013      ;
; 72.712 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[30]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.266     ; 2.009      ;
; 72.714 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[31]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 2.006      ;
; 72.741 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[5]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 1.982      ;
; 72.744 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[3]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 1.979      ;
; 72.746 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[22]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.266     ; 1.975      ;
; 72.769 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[15]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 1.951      ;
; 72.772 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[21]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.266     ; 1.949      ;
; 72.820 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[23]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.266     ; 1.901      ;
; 72.838 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[18]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.268     ; 1.881      ;
; 72.853 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[6]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.264     ; 1.870      ;
; 72.856 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[13]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 1.864      ;
; 72.868 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[14]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 1.852      ;
; 72.911 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[28]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.267     ; 1.809      ;
; 73.116 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[19]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.268     ; 1.603      ;
; 73.124 ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[16]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 75.000       ; -0.268     ; 1.595      ;
; 75.187 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 24.767     ;
; 75.559 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.028     ; 24.400     ;
; 75.580 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.032     ; 24.375     ;
; 75.717 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 24.232     ;
; 75.718 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.029     ; 24.240     ;
; 75.720 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 24.234     ;
; 75.766 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 24.186     ;
; 75.769 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 24.178     ;
; 75.773 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 24.171     ;
; 75.805 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 24.139     ;
; 75.812 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 24.135     ;
; 75.816 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 24.140     ;
; 75.868 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 24.076     ;
; 75.881 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.032     ; 24.074     ;
; 75.899 ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_wb                                                                          ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 24.046     ;
; 75.918 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[16]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 24.036     ;
; 75.945 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 24.002     ;
; 75.948 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[23]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 24.008     ;
; 76.012 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[21]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 23.940     ;
; 76.051 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[2]                                                                             ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 23.899     ;
; 76.079 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[24]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 23.869     ;
; 76.082 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 23.861     ;
; 76.095 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[0]                                                                         ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 23.850     ;
; 76.120 ; rv32i_cpu:icpu|datapath:i_datapath|pc_wb[3]                                                                             ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 23.830     ;
; 76.134 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 23.820     ;
; 76.138 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.030     ; 23.819     ;
; 76.141 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 23.811     ;
; 76.148 ; rv32i_cpu:icpu|datapath:i_datapath|jalr_wb                                                                              ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 23.797     ;
; 76.158 ; rv32i_cpu:icpu|datapath:i_datapath|jal_wb                                                                               ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 23.787     ;
; 76.159 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[18]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 23.794     ;
; 76.162 ; rv32i_cpu:icpu|datapath:i_datapath|MemRdata_wb[0]                                                                       ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 23.786     ;
; 76.176 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[20]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 23.776     ;
; 76.177 ; rv32i_cpu:icpu|datapath:i_datapath|rd_wb[0]                                                                             ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 23.775     ;
; 76.188 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 23.761     ;
; 76.188 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[22]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_exe[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.026     ; 23.773     ;
; 76.192 ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15]                                                                ; rv32i_cpu:icpu|datapath:i_datapath|rs1_data_exe[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 23.757     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.188 ; GPIO:iGPIO|SW_StatusR[0]                        ; GPIO:iGPIO|SW_StatusR[0]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[4]                        ; GPIO:iGPIO|SW_StatusR[4]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; TimerCounter:iTimer|StatusR[0]                  ; TimerCounter:iTimer|StatusR[0]                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[3]                        ; GPIO:iGPIO|SW_StatusR[3]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[2]                        ; GPIO:iGPIO|SW_StatusR[2]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[9]                        ; GPIO:iGPIO|SW_StatusR[9]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[7]                        ; GPIO:iGPIO|SW_StatusR[7]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[6]                        ; GPIO:iGPIO|SW_StatusR[6]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[5]                        ; GPIO:iGPIO|SW_StatusR[5]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[8]                        ; GPIO:iGPIO|SW_StatusR[8]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|BUTTON_StatusR[1]                    ; GPIO:iGPIO|BUTTON_StatusR[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|SW_StatusR[1]                        ; GPIO:iGPIO|SW_StatusR[1]                              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:iGPIO|BUTTON_StatusR[2]                    ; GPIO:iGPIO|BUTTON_StatusR[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; GPIO:iGPIO|pulse_gen:button2|c_state.S8         ; GPIO:iGPIO|pulse_gen:button2|c_state.S9               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[29] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[31] ; rv32i_cpu:icpu|datapath:i_datapath|se_jal_imm_exe[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw7|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:button1|c_state.S13        ; GPIO:iGPIO|pulse_gen:button1|c_state.S14              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:button1|c_state.S7         ; GPIO:iGPIO|pulse_gen:button1|c_state.S8               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:button2|c_state.S11        ; GPIO:iGPIO|pulse_gen:button2|c_state.S12              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:iGPIO|pulse_gen:button2|c_state.S10        ; GPIO:iGPIO|pulse_gen:button2|c_state.S11              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw0|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw3|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S10            ; GPIO:iGPIO|pulse_gen:sw2|c_state.S11                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw8|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S12        ; GPIO:iGPIO|pulse_gen:button1|c_state.S13              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S5         ; GPIO:iGPIO|pulse_gen:button1|c_state.S6               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S4         ; GPIO:iGPIO|pulse_gen:button1|c_state.S5               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button1|c_state.S1         ; GPIO:iGPIO|pulse_gen:button1|c_state.S2               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button2|c_state.S13        ; GPIO:iGPIO|pulse_gen:button2|c_state.S14              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button2|c_state.S2         ; GPIO:iGPIO|pulse_gen:button2|c_state.S3               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:iGPIO|pulse_gen:button2|c_state.S1         ; GPIO:iGPIO|pulse_gen:button2|c_state.S2               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[11]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[11]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[10]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[10]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[9]    ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[9]          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw0|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw0|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw4|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw4|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw4|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw3|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw3|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw2|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw2|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw9|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S8                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw9|c_state.S1             ; GPIO:iGPIO|pulse_gen:sw9|c_state.S2                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw7|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw7|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12            ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11            ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw5|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw5|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw5|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S8             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S9                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw8|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw8|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button1|c_state.S10        ; GPIO:iGPIO|pulse_gen:button1|c_state.S11              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13            ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2             ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button2|c_state.S6         ; GPIO:iGPIO|pulse_gen:button2|c_state.S7               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:iGPIO|pulse_gen:button2|c_state.S4         ; GPIO:iGPIO|pulse_gen:button2|c_state.S5               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[6]    ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[6]          ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[15]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[15]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[12]   ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[12]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.109 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[16] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 0.475      ;
; 50.117 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[20] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 0.480      ;
; 50.119 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.484      ;
; 50.131 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.493      ;
; 50.244 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[19] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.616      ;
; 50.254 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[14] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 0.617      ;
; 50.268 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.640      ;
; 50.272 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[13] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.637      ;
; 50.275 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[23] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.636      ;
; 50.276 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.647      ;
; 50.276 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 0.632      ;
; 50.279 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[31] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 0.634      ;
; 50.280 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[15] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.254      ; 0.658      ;
; 50.282 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.654      ;
; 50.287 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[17] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.651      ;
; 50.289 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.659      ;
; 50.291 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 0.664      ;
; 50.291 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[4]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.659      ;
; 50.291 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.662      ;
; 50.292 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[30] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 0.647      ;
; 50.294 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.665      ;
; 50.298 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.656      ;
; 50.316 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.686      ;
; 50.316 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 0.685      ;
; 50.319 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.243      ; 0.686      ;
; 50.320 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 0.680      ;
; 50.382 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.251      ; 0.757      ;
; 50.382 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[25] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 0.738      ;
; 50.385 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.750      ;
; 50.392 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.763      ;
; 50.394 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[21] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.764      ;
; 50.403 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 0.776      ;
; 50.404 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.769      ;
; 50.406 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 0.769      ;
; 50.410 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.781      ;
; 50.411 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.250      ; 0.785      ;
; 50.414 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.772      ;
; 50.423 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.795      ;
; 50.430 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[18] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.795      ;
; 50.444 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 0.803      ;
; 50.459 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.817      ;
; 50.464 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 0.824      ;
; 50.467 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[2]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.235      ; 0.826      ;
; 50.497 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[24] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.869      ;
; 50.507 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.871      ;
; 50.536 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.908      ;
; 50.536 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[26] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 0.896      ;
; 50.550 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.921      ;
; 50.553 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.915      ;
; 50.565 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 0.936      ;
; 50.567 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[22] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.937      ;
; 50.573 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.937      ;
; 50.573 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.943      ;
; 50.578 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.950      ;
; 50.585 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.955      ;
; 50.585 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.947      ;
; 50.588 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.956      ;
; 50.589 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.953      ;
; 50.603 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[28] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.968      ;
; 50.603 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.971      ;
; 50.603 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[1]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 0.975      ;
; 50.605 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.251      ; 0.980      ;
; 50.606 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[12]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.974      ;
; 50.607 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.975      ;
; 50.616 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.977      ;
; 50.617 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.981      ;
; 50.628 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.990      ;
; 50.628 ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_mem     ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 0.990      ;
; 50.628 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 0.994      ;
; 50.630 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[3]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.995      ;
; 50.631 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.003      ;
; 50.648 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.018      ;
; 50.652 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.023      ;
; 50.661 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.029      ;
; 50.690 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.051      ;
; 50.694 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.058      ;
; 50.701 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[0]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.073      ;
; 50.703 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.066      ;
; 50.706 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[29] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.066      ;
; 50.722 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[11]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.093      ;
; 50.726 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]   ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.088      ;
; 50.726 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.092      ;
; 50.727 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.096      ;
; 50.729 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.095      ;
; 50.740 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.104      ;
; 50.747 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.118      ;
; 50.749 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.121      ;
; 50.751 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.116      ;
; 50.754 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[6]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.117      ;
; 50.755 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.125      ;
; 50.767 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.135      ;
; 50.770 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 1.138      ;
; 50.776 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 1.146      ;
; 50.777 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.142      ;
; 50.777 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.140      ;
; 50.778 ; rv32i_cpu:icpu|datapath:i_datapath|rs2_data_mem[27] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.143      ;
; 50.782 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 1.147      ;
; 50.789 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.152      ;
; 50.790 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.152      ;
; 50.797 ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]    ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.168      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.248 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.651      ;
; 75.250 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.652      ;
; 75.251 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.655      ;
; 75.273 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.669      ;
; 75.277 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.673      ;
; 75.277 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.673      ;
; 75.280 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.674      ;
; 75.283 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.686      ;
; 75.295 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.691      ;
; 75.372 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.769      ;
; 75.383 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.780      ;
; 75.385 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.782      ;
; 75.387 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.787      ;
; 75.395 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.792      ;
; 75.397 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.792      ;
; 75.399 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.796      ;
; 75.414 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.807      ;
; 75.415 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.811      ;
; 75.416 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.812      ;
; 75.418 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.812      ;
; 75.425 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.828      ;
; 75.427 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.829      ;
; 75.427 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.831      ;
; 75.428 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.824      ;
; 75.432 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.825      ;
; 75.437 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.831      ;
; 75.502 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.904      ;
; 75.507 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.910      ;
; 75.511 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.911      ;
; 75.517 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.910      ;
; 75.522 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.923      ;
; 75.522 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.923      ;
; 75.531 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 0.930      ;
; 75.531 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.935      ;
; 75.538 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.932      ;
; 75.540 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.942      ;
; 75.555 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.955      ;
; 75.557 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 0.951      ;
; 75.565 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 0.957      ;
; 75.580 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 0.982      ;
; 75.581 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.974      ;
; 75.587 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.983      ;
; 75.588 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.988      ;
; 75.588 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.985      ;
; 75.596 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 0.993      ;
; 75.604 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.999      ;
; 75.609 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.006      ;
; 75.612 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.015      ;
; 75.619 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.014      ;
; 75.619 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.020      ;
; 75.631 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 1.035      ;
; 75.632 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.034      ;
; 75.638 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.041      ;
; 75.644 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.043      ;
; 75.652 ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.053      ;
; 75.658 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.053      ;
; 75.668 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.065      ;
; 75.681 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.083      ;
; 75.701 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.102      ;
; 75.704 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.103      ;
; 75.708 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.101      ;
; 75.719 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.114      ;
; 75.724 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.119      ;
; 75.726 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.121      ;
; 75.774 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.176      ;
; 75.778 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.176      ;
; 75.782 ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.182      ;
; 75.796 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 1.190      ;
; 75.806 ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.205      ;
; 75.809 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.202      ;
; 75.816 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.219      ;
; 75.825 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.273      ; 1.222      ;
; 75.830 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 1.224      ;
; 75.832 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.268      ; 1.224      ;
; 75.836 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.238      ;
; 75.839 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.241      ;
; 75.847 ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 1.241      ;
; 75.859 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.259      ;
; 75.873 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 1.273      ;
; 75.874 ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.272      ;
; 75.945 ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.270      ; 1.339      ;
; 75.950 ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.353      ;
; 75.970 ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.371      ;
; 75.978 ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.373      ;
; 76.047 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.278      ; 1.449      ;
; 76.066 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 1.470      ;
; 76.124 ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.519      ;
; 76.195 ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.598      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.657 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.285      ;
; 97.748 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.194      ;
; 97.748 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.194      ;
; 97.768 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.174      ;
; 97.779 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.163      ;
; 97.779 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.163      ;
; 97.779 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.163      ;
; 97.788 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.154      ;
; 97.788 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.154      ;
; 97.788 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.154      ;
; 97.788 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.154      ;
; 97.802 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.802 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.802 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.802 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.802 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 2.142      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.034      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.034      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.034      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.034      ;
; 97.909 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.034      ;
; 97.966 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.977      ;
; 97.966 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.977      ;
; 97.966 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.977      ;
; 97.966 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.977      ;
; 97.966 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.977      ;
; 97.987 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.956      ;
; 97.987 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.956      ;
; 97.987 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.956      ;
; 97.987 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.956      ;
; 97.987 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 1.956      ;
; 98.092 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 1.846      ;
+--------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.436 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.561      ;
; 1.536 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.666      ;
; 1.536 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.666      ;
; 1.536 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.666      ;
; 1.536 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.666      ;
; 1.536 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.666      ;
; 1.549 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.679      ;
; 1.549 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.679      ;
; 1.549 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.679      ;
; 1.549 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.679      ;
; 1.549 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[1]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.679      ;
; 1.583 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.714      ;
; 1.583 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.714      ;
; 1.583 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.714      ;
; 1.583 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.714      ;
; 1.583 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.714      ;
; 1.689 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.820      ;
; 1.689 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.820      ;
; 1.689 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.820      ;
; 1.689 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.820      ;
; 1.689 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.820      ;
; 1.710 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.839      ;
; 1.710 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.839      ;
; 1.710 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.839      ;
; 1.711 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.841      ;
; 1.711 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.841      ;
; 1.711 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.841      ;
; 1.711 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.841      ;
; 1.724 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.854      ;
; 1.732 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.861      ;
; 1.732 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.861      ;
; 1.835 ; reset_ff  ; rv32i_cpu:icpu|datapath:i_datapath|pc[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.964      ;
+-------+-----------+-------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                  ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                    ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                  ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                    ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a16|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a20|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a24|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; iMem|altsyncram_component|auto_generated|ram_block1a3|clk1                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a16~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a20~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a24~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a3~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:iMem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------+
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S0                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S1                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S10                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S11                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S12                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S13                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S14                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S2                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S3                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S4                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S5                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S6                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S7                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S8                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw1|c_state.S9                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S0                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S1                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S10                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S11                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S12                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S13                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S14                     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S2                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S3                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S4                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S5                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S6                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S7                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S8                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:iGPIO|pulse_gen:sw6|c_state.S9                      ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[0]                          ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[18]                         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[22]                         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[29]                         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[2]                          ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:iTimer|CompareR[3]                          ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reset_ff                                                 ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|alucontrol_exe[4]     ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[10]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[14]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[16]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[18]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[20]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[22]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[24]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[26]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[30]        ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[5]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[7]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[8]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_mem[9]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|aluout_wb[10]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|alusrc_exe            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[15] ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|auipc_lui_imm_exe[16] ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|branch_exe            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[0]           ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[1]           ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[7]           ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|inst_dec[8]           ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|jal_exe               ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|jalr_exe              ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|lui_exe               ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|memtoreg_exe          ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|memwrite_exe          ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[0]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[1]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[2]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[3]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[4]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[5]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|opcode_exe[6]         ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[10]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[18]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[22]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[24]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[26]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc[30]                ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[10]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[15]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[18]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[22]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[24]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[26]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[30]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[3]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[4]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_dec[6]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[0]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[10]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[15]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[3]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[4]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_exe[6]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[0]             ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[10]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[15]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[17]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[19]            ;
; 49.785 ; 50.001       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rv32i_cpu:icpu|datapath:i_datapath|pc_mem[22]            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.485 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.413 ; 3.200 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.470 ; 3.236 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.485 ; 3.246 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.688 ; 3.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.519 ; 3.331 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.549 ; 3.371 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.642 ; 3.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.443 ; 3.236 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.688 ; 3.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.423 ; 3.208 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.417 ; 3.216 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.521 ; 3.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.469 ; 3.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.566 ; 3.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.920 ; -2.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.010 ; -2.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.958 ; -2.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.920 ; -2.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.885 ; -2.634 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.982 ; -2.749 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.061 ; -2.859 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.098 ; -2.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -1.908 ; -2.660 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.140 ; -2.933 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -1.885 ; -2.634 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -1.928 ; -2.704 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -1.977 ; -2.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.011 ; -2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.020 ; -2.790 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.130 ; 2.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.848 ; 1.821 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.860 ; 1.837 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.130 ; 2.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.117 ; 2.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.127 ; 2.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.097 ; 2.087 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.107 ; 2.098 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.106 ; 2.098 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.881 ; 1.860 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.866 ; 1.840 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.983 ; 1.963 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.866 ; 1.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.852 ; 1.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.106 ; 2.098 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.011 ; 1.998 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.385 ; 2.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.271 ; 2.287 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.304 ; 2.319 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.268 ; 2.276 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.243 ; 2.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.272 ; 2.270 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.294 ; 2.307 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.385 ; 2.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.495 ; 2.535 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.262 ; 2.272 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.495 ; 2.535 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.253 ; 2.260 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.193 ; 2.195 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.267 ; 2.279 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.363 ; 2.389 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.349 ; 2.359 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 4.346 ; 4.266 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.717 ; 2.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.685 ; 2.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.346 ; 4.266 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.638 ; 2.706 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.472 ; 2.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.467 ; 2.503 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.215 ; 2.220 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.224 ; 2.232 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.437 ; 2.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.459 ; 2.495 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.596 ; 1.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.596 ; 1.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.607 ; 1.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.867 ; 1.856 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.854 ; 1.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.864 ; 1.858 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.834 ; 1.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.845 ; 1.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.601 ; 1.568 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.628 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.614 ; 1.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.725 ; 1.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.613 ; 1.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.601 ; 1.568 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.844 ; 1.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.753 ; 1.737 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.975 ; 1.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.002 ; 2.013 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.034 ; 2.045 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.999 ; 2.004 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.975 ; 1.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.004 ; 1.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.026 ; 2.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.112 ; 2.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.929 ; 1.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.995 ; 2.001 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.217 ; 2.251 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.986 ; 1.989 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.929 ; 1.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.999 ; 2.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.091 ; 2.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.076 ; 2.083 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.955 ; 1.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.436 ; 2.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.405 ; 2.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.058 ; 3.971 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.360 ; 2.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.201 ; 2.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.197 ; 2.228 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 1.955 ; 1.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 1.964 ; 1.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.170 ; 2.189 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.190 ; 2.221 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; 22.212 ; 0.188  ; 96.185   ; 1.436   ; 9.425               ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 9.425               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 43.586 ; 0.188  ; 96.185   ; 1.436   ; 49.749              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.212 ; 75.248 ; N/A      ; N/A     ; 49.735              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 42.093 ; 50.109 ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                   ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.327 ; 4.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.165 ; 4.707 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.319 ; 4.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.327 ; 4.834 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.704 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.383 ; 4.966 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.433 ; 5.002 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.552 ; 5.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.270 ; 4.844 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.704 ; 5.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.255 ; 4.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.221 ; 4.783 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.407 ; 4.983 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.323 ; 4.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.445 ; 5.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.920 ; -2.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.010 ; -2.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.958 ; -2.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.920 ; -2.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.885 ; -2.634 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -1.982 ; -2.749 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.061 ; -2.859 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.098 ; -2.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -1.908 ; -2.660 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.140 ; -2.933 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -1.885 ; -2.634 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -1.928 ; -2.704 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -1.977 ; -2.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.011 ; -2.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.020 ; -2.790 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.542 ; 3.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.057 ; 2.960 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.079 ; 2.983 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.536 ; 3.437 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.510 ; 3.409 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.542 ; 3.450 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.475 ; 3.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.494 ; 3.397 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.493 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.104 ; 3.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.075 ; 2.979 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.300 ; 3.184 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.075 ; 2.979 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.057 ; 2.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.493 ; 3.400 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.315 ; 3.211 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.981 ; 3.888 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.759 ; 3.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.814 ; 3.705 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.769 ; 3.657 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.673 ; 3.658 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.760 ; 3.643 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.776 ; 3.681 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.981 ; 3.888 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.171 ; 4.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.739 ; 3.638 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 4.171 ; 4.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.721 ; 3.623 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.618 ; 3.545 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.757 ; 3.672 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.939 ; 3.819 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.921 ; 3.808 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.710 ; 6.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.545 ; 4.469 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.472 ; 4.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.710 ; 6.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.429 ; 4.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.138 ; 4.053 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.111 ; 4.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.658 ; 3.585 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.667 ; 3.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.037 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.111 ; 4.018 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.596 ; 1.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.596 ; 1.567 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.607 ; 1.582 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.867 ; 1.856 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.854 ; 1.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.864 ; 1.858 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.834 ; 1.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.845 ; 1.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.601 ; 1.568 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.628 ; 1.604 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.614 ; 1.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.725 ; 1.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.613 ; 1.584 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.601 ; 1.568 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.844 ; 1.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.753 ; 1.737 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.975 ; 1.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.002 ; 2.013 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.034 ; 2.045 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.999 ; 2.004 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.975 ; 1.995 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.004 ; 1.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.026 ; 2.034 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.112 ; 2.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.929 ; 1.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.995 ; 2.001 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.217 ; 2.251 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.986 ; 1.989 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.929 ; 1.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.999 ; 2.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.091 ; 2.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.076 ; 2.083 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.955 ; 1.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.436 ; 2.498 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.405 ; 2.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.058 ; 3.971 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.360 ; 2.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.201 ; 2.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.197 ; 2.228 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 1.955 ; 1.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 1.964 ; 1.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.170 ; 2.189 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.190 ; 2.221 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 224005420 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                   ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 224005420 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 26 20:39:39 2022
Info: Command: quartus_sta RV32I_System -c RV32I_System
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV32I_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 22.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.212               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    42.093               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    43.586               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.259               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.514               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.185               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.494               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.735               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.754               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.447               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    42.797               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    44.242               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.263               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.484               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.588               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.278               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.742               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 23.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    23.202               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    45.344               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.473               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.109               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.248               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.657               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.436               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.785               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Sat Nov 26 20:39:44 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


