// Seed: 2120857872
module module_0;
  assign id_1 = 1;
  wire id_2, id_3, id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output logic id_2,
    input  logic id_3
);
  initial id_2 <= id_3;
  wire id_5 = -1;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  timeunit 1ps;
  module_0 modCall_1 ();
endmodule
