ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB310:
  26              		.file 1 "Core/Src/stm32g0xx_hal_msp.c"
   1:Core/Src/stm32g0xx_hal_msp.c **** 
   2:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32g0xx_hal_msp.c **** /**
   4:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32g0xx_hal_msp.c ****   * @file         stm32g0xx_hal_msp.c
   6:Core/Src/stm32g0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32g0xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32g0xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32g0xx_hal_msp.c ****   *
  11:Core/Src/stm32g0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32g0xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32g0xx_hal_msp.c ****   *
  14:Core/Src/stm32g0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32g0xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32g0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32g0xx_hal_msp.c ****   *
  18:Core/Src/stm32g0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32g0xx_hal_msp.c ****   */
  20:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32g0xx_hal_msp.c **** 
  22:Core/Src/stm32g0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32g0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32g0xx_hal_msp.c **** 
  26:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32g0xx_hal_msp.c **** 
  28:Core/Src/stm32g0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32g0xx_hal_msp.c **** 
  31:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 2


  33:Core/Src/stm32g0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32g0xx_hal_msp.c **** 
  36:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32g0xx_hal_msp.c **** 
  38:Core/Src/stm32g0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32g0xx_hal_msp.c **** 
  41:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32g0xx_hal_msp.c **** 
  43:Core/Src/stm32g0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32g0xx_hal_msp.c **** 
  46:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32g0xx_hal_msp.c **** 
  48:Core/Src/stm32g0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32g0xx_hal_msp.c **** 
  51:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32g0xx_hal_msp.c **** 
  53:Core/Src/stm32g0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32g0xx_hal_msp.c **** 
  56:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32g0xx_hal_msp.c **** 
  58:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32g0xx_hal_msp.c **** 
  60:Core/Src/stm32g0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32g0xx_hal_msp.c **** /**
  62:Core/Src/stm32g0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32g0xx_hal_msp.c ****   */
  64:Core/Src/stm32g0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32g0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32g0xx_hal_msp.c **** 
  67:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32g0xx_hal_msp.c **** 
  69:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32g0xx_hal_msp.c **** 
  71:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 71 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 71 3 view .LVU2
  38              		.loc 1 71 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 3


  45 000c 196C     		ldr	r1, [r3, #64]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32g0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0014 DA6B     		ldr	r2, [r3, #60]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA63     		str	r2, [r3, #60]
  61              		.loc 1 72 3 view .LVU10
  62 001e DB6B     		ldr	r3, [r3, #60]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 72 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32g0xx_hal_msp.c **** 
  74:Core/Src/stm32g0xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32g0xx_hal_msp.c **** 
  76:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32g0xx_hal_msp.c **** 
  78:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32g0xx_hal_msp.c **** }
  69              		.loc 1 79 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE310:
  80              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_SPI_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_SPI_MspInit:
  88              	.LVL0:
  89              	.LFB311:
  80:Core/Src/stm32g0xx_hal_msp.c **** 
  81:Core/Src/stm32g0xx_hal_msp.c **** /**
  82:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP Initialization
  83:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
  85:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 4


  86:Core/Src/stm32g0xx_hal_msp.c **** */
  87:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  88:Core/Src/stm32g0xx_hal_msp.c **** {
  90              		.loc 1 88 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 32
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 88 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 88B0     		sub	sp, sp, #32
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 40
 103 0004 0400     		movs	r4, r0
  89:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 03A8     		add	r0, sp, #12
 109              	.LVL1:
 110              		.loc 1 89 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  90:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 113              		.loc 1 90 3 is_stmt 1 view .LVU19
 114              		.loc 1 90 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 90 5 view .LVU21
 117 0012 104B     		ldr	r3, .L7
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L6
 120              	.L4:
  91:Core/Src/stm32g0xx_hal_msp.c ****   {
  92:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  93:Core/Src/stm32g0xx_hal_msp.c **** 
  94:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  95:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  97:Core/Src/stm32g0xx_hal_msp.c **** 
  98:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 100:Core/Src/stm32g0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 101:Core/Src/stm32g0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 102:Core/Src/stm32g0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 103:Core/Src/stm32g0xx_hal_msp.c ****     */
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 109:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32g0xx_hal_msp.c **** 
 111:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 5


 112:Core/Src/stm32g0xx_hal_msp.c **** 
 113:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 114:Core/Src/stm32g0xx_hal_msp.c **** 
 115:Core/Src/stm32g0xx_hal_msp.c ****   }
 116:Core/Src/stm32g0xx_hal_msp.c **** 
 117:Core/Src/stm32g0xx_hal_msp.c **** }
 121              		.loc 1 117 1 view .LVU22
 122 0018 08B0     		add	sp, sp, #32
 123              		@ sp needed
 124              	.LVL3:
 125              		.loc 1 117 1 view .LVU23
 126 001a 10BD     		pop	{r4, pc}
 127              	.LVL4:
 128              	.L6:
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 129              		.loc 1 96 5 is_stmt 1 view .LVU24
 130              	.LBB4:
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 131              		.loc 1 96 5 view .LVU25
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 132              		.loc 1 96 5 view .LVU26
 133 001c 0E4B     		ldr	r3, .L7+4
 134 001e 196C     		ldr	r1, [r3, #64]
 135 0020 8020     		movs	r0, #128
 136 0022 4001     		lsls	r0, r0, #5
 137 0024 0143     		orrs	r1, r0
 138 0026 1964     		str	r1, [r3, #64]
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 139              		.loc 1 96 5 view .LVU27
 140 0028 1A6C     		ldr	r2, [r3, #64]
 141 002a 0240     		ands	r2, r0
 142 002c 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 143              		.loc 1 96 5 view .LVU28
 144 002e 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  96:Core/Src/stm32g0xx_hal_msp.c **** 
 146              		.loc 1 96 5 view .LVU29
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 147              		.loc 1 98 5 view .LVU30
 148              	.LBB5:
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 149              		.loc 1 98 5 view .LVU31
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 150              		.loc 1 98 5 view .LVU32
 151 0030 596B     		ldr	r1, [r3, #52]
 152 0032 0122     		movs	r2, #1
 153 0034 1143     		orrs	r1, r2
 154 0036 5963     		str	r1, [r3, #52]
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 155              		.loc 1 98 5 view .LVU33
 156 0038 5B6B     		ldr	r3, [r3, #52]
 157 003a 1A40     		ands	r2, r3
 158 003c 0292     		str	r2, [sp, #8]
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 159              		.loc 1 98 5 view .LVU34
 160 003e 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 6


 161              	.LBE5:
  98:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 162              		.loc 1 98 5 view .LVU35
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 104 5 view .LVU36
 104:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 104 25 is_stmt 0 view .LVU37
 165 0040 E023     		movs	r3, #224
 166 0042 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 105 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 105 26 is_stmt 0 view .LVU39
 169 0044 DE3B     		subs	r3, r3, #222
 170 0046 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 106 5 is_stmt 1 view .LVU40
 107:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 172              		.loc 1 107 5 view .LVU41
 108:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 108 5 view .LVU42
 109:Core/Src/stm32g0xx_hal_msp.c **** 
 174              		.loc 1 109 5 view .LVU43
 175 0048 A020     		movs	r0, #160
 176 004a 03A9     		add	r1, sp, #12
 177 004c C005     		lsls	r0, r0, #23
 178 004e FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL5:
 180              		.loc 1 117 1 is_stmt 0 view .LVU44
 181 0052 E1E7     		b	.L4
 182              	.L8:
 183              		.align	2
 184              	.L7:
 185 0054 00300140 		.word	1073819648
 186 0058 00100240 		.word	1073876992
 187              		.cfi_endproc
 188              	.LFE311:
 190              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 191              		.align	1
 192              		.global	HAL_SPI_MspDeInit
 193              		.syntax unified
 194              		.code	16
 195              		.thumb_func
 197              	HAL_SPI_MspDeInit:
 198              	.LVL6:
 199              	.LFB312:
 118:Core/Src/stm32g0xx_hal_msp.c **** 
 119:Core/Src/stm32g0xx_hal_msp.c **** /**
 120:Core/Src/stm32g0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 121:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32g0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 123:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32g0xx_hal_msp.c **** */
 125:Core/Src/stm32g0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 126:Core/Src/stm32g0xx_hal_msp.c **** {
 200              		.loc 1 126 1 is_stmt 1 view -0
 201              		.cfi_startproc
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 7


 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		.loc 1 126 1 is_stmt 0 view .LVU46
 205 0000 10B5     		push	{r4, lr}
 206              	.LCFI3:
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 4, -8
 209              		.cfi_offset 14, -4
 127:Core/Src/stm32g0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 210              		.loc 1 127 3 is_stmt 1 view .LVU47
 211              		.loc 1 127 10 is_stmt 0 view .LVU48
 212 0002 0268     		ldr	r2, [r0]
 213              		.loc 1 127 5 view .LVU49
 214 0004 074B     		ldr	r3, .L12
 215 0006 9A42     		cmp	r2, r3
 216 0008 00D0     		beq	.L11
 217              	.LVL7:
 218              	.L9:
 128:Core/Src/stm32g0xx_hal_msp.c ****   {
 129:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 130:Core/Src/stm32g0xx_hal_msp.c **** 
 131:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 132:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 134:Core/Src/stm32g0xx_hal_msp.c **** 
 135:Core/Src/stm32g0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 136:Core/Src/stm32g0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 137:Core/Src/stm32g0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 138:Core/Src/stm32g0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 139:Core/Src/stm32g0xx_hal_msp.c ****     */
 140:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 141:Core/Src/stm32g0xx_hal_msp.c **** 
 142:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:Core/Src/stm32g0xx_hal_msp.c **** 
 144:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:Core/Src/stm32g0xx_hal_msp.c ****   }
 146:Core/Src/stm32g0xx_hal_msp.c **** 
 147:Core/Src/stm32g0xx_hal_msp.c **** }
 219              		.loc 1 147 1 view .LVU50
 220              		@ sp needed
 221 000a 10BD     		pop	{r4, pc}
 222              	.LVL8:
 223              	.L11:
 133:Core/Src/stm32g0xx_hal_msp.c **** 
 224              		.loc 1 133 5 is_stmt 1 view .LVU51
 225 000c 064A     		ldr	r2, .L12+4
 226 000e 136C     		ldr	r3, [r2, #64]
 227 0010 0649     		ldr	r1, .L12+8
 228 0012 0B40     		ands	r3, r1
 229 0014 1364     		str	r3, [r2, #64]
 140:Core/Src/stm32g0xx_hal_msp.c **** 
 230              		.loc 1 140 5 view .LVU52
 231 0016 A020     		movs	r0, #160
 232              	.LVL9:
 140:Core/Src/stm32g0xx_hal_msp.c **** 
 233              		.loc 1 140 5 is_stmt 0 view .LVU53
 234 0018 E021     		movs	r1, #224
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 8


 235 001a C005     		lsls	r0, r0, #23
 236 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 237              	.LVL10:
 238              		.loc 1 147 1 view .LVU54
 239 0020 F3E7     		b	.L9
 240              	.L13:
 241 0022 C046     		.align	2
 242              	.L12:
 243 0024 00300140 		.word	1073819648
 244 0028 00100240 		.word	1073876992
 245 002c FFEFFFFF 		.word	-4097
 246              		.cfi_endproc
 247              	.LFE312:
 249              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_UART_MspInit
 252              		.syntax unified
 253              		.code	16
 254              		.thumb_func
 256              	HAL_UART_MspInit:
 257              	.LVL11:
 258              	.LFB313:
 148:Core/Src/stm32g0xx_hal_msp.c **** 
 149:Core/Src/stm32g0xx_hal_msp.c **** /**
 150:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP Initialization
 151:Core/Src/stm32g0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 153:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32g0xx_hal_msp.c **** */
 155:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 156:Core/Src/stm32g0xx_hal_msp.c **** {
 259              		.loc 1 156 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 56
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		.loc 1 156 1 is_stmt 0 view .LVU56
 264 0000 10B5     		push	{r4, lr}
 265              	.LCFI4:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 4, -8
 268              		.cfi_offset 14, -4
 269 0002 8EB0     		sub	sp, sp, #56
 270              	.LCFI5:
 271              		.cfi_def_cfa_offset 64
 272 0004 0400     		movs	r4, r0
 157:Core/Src/stm32g0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 273              		.loc 1 157 3 is_stmt 1 view .LVU57
 274              		.loc 1 157 20 is_stmt 0 view .LVU58
 275 0006 1422     		movs	r2, #20
 276 0008 0021     		movs	r1, #0
 277 000a 09A8     		add	r0, sp, #36
 278              	.LVL12:
 279              		.loc 1 157 20 view .LVU59
 280 000c FFF7FEFF 		bl	memset
 281              	.LVL13:
 158:Core/Src/stm32g0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 282              		.loc 1 158 3 is_stmt 1 view .LVU60
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 9


 283              		.loc 1 158 28 is_stmt 0 view .LVU61
 284 0010 1C22     		movs	r2, #28
 285 0012 0021     		movs	r1, #0
 286 0014 02A8     		add	r0, sp, #8
 287 0016 FFF7FEFF 		bl	memset
 288              	.LVL14:
 159:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 289              		.loc 1 159 3 is_stmt 1 view .LVU62
 290              		.loc 1 159 11 is_stmt 0 view .LVU63
 291 001a 2268     		ldr	r2, [r4]
 292              		.loc 1 159 5 view .LVU64
 293 001c 174B     		ldr	r3, .L19
 294 001e 9A42     		cmp	r2, r3
 295 0020 01D0     		beq	.L17
 296              	.L14:
 160:Core/Src/stm32g0xx_hal_msp.c ****   {
 161:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 162:Core/Src/stm32g0xx_hal_msp.c **** 
 163:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 164:Core/Src/stm32g0xx_hal_msp.c **** 
 165:Core/Src/stm32g0xx_hal_msp.c ****   /** Initializes the peripherals clocks
 166:Core/Src/stm32g0xx_hal_msp.c ****   */
 167:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 168:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 169:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 170:Core/Src/stm32g0xx_hal_msp.c ****     {
 171:Core/Src/stm32g0xx_hal_msp.c ****       Error_Handler();
 172:Core/Src/stm32g0xx_hal_msp.c ****     }
 173:Core/Src/stm32g0xx_hal_msp.c **** 
 174:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 176:Core/Src/stm32g0xx_hal_msp.c **** 
 177:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 179:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 180:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 181:Core/Src/stm32g0xx_hal_msp.c ****     */
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 183:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 185:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 187:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188:Core/Src/stm32g0xx_hal_msp.c **** 
 189:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 190:Core/Src/stm32g0xx_hal_msp.c **** 
 191:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 192:Core/Src/stm32g0xx_hal_msp.c **** 
 193:Core/Src/stm32g0xx_hal_msp.c ****   }
 194:Core/Src/stm32g0xx_hal_msp.c **** 
 195:Core/Src/stm32g0xx_hal_msp.c **** }
 297              		.loc 1 195 1 view .LVU65
 298 0022 0EB0     		add	sp, sp, #56
 299              		@ sp needed
 300              	.LVL15:
 301              		.loc 1 195 1 view .LVU66
 302 0024 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 10


 303              	.LVL16:
 304              	.L17:
 167:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 305              		.loc 1 167 5 is_stmt 1 view .LVU67
 167:Core/Src/stm32g0xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 306              		.loc 1 167 40 is_stmt 0 view .LVU68
 307 0026 0223     		movs	r3, #2
 308 0028 0293     		str	r3, [sp, #8]
 168:Core/Src/stm32g0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 309              		.loc 1 168 5 is_stmt 1 view .LVU69
 169:Core/Src/stm32g0xx_hal_msp.c ****     {
 310              		.loc 1 169 5 view .LVU70
 169:Core/Src/stm32g0xx_hal_msp.c ****     {
 311              		.loc 1 169 9 is_stmt 0 view .LVU71
 312 002a 02A8     		add	r0, sp, #8
 313 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 314              	.LVL17:
 169:Core/Src/stm32g0xx_hal_msp.c ****     {
 315              		.loc 1 169 8 view .LVU72
 316 0030 0028     		cmp	r0, #0
 317 0032 1FD1     		bne	.L18
 318              	.L16:
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 319              		.loc 1 175 5 is_stmt 1 view .LVU73
 320              	.LBB6:
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 321              		.loc 1 175 5 view .LVU74
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 322              		.loc 1 175 5 view .LVU75
 323 0034 124B     		ldr	r3, .L19+4
 324 0036 D96B     		ldr	r1, [r3, #60]
 325 0038 8020     		movs	r0, #128
 326 003a 8002     		lsls	r0, r0, #10
 327 003c 0143     		orrs	r1, r0
 328 003e D963     		str	r1, [r3, #60]
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 329              		.loc 1 175 5 view .LVU76
 330 0040 DA6B     		ldr	r2, [r3, #60]
 331 0042 0240     		ands	r2, r0
 332 0044 0092     		str	r2, [sp]
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 333              		.loc 1 175 5 view .LVU77
 334 0046 009A     		ldr	r2, [sp]
 335              	.LBE6:
 175:Core/Src/stm32g0xx_hal_msp.c **** 
 336              		.loc 1 175 5 view .LVU78
 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 337              		.loc 1 177 5 view .LVU79
 338              	.LBB7:
 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 339              		.loc 1 177 5 view .LVU80
 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 340              		.loc 1 177 5 view .LVU81
 341 0048 596B     		ldr	r1, [r3, #52]
 342 004a 0122     		movs	r2, #1
 343 004c 1143     		orrs	r1, r2
 344 004e 5963     		str	r1, [r3, #52]
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 11


 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 345              		.loc 1 177 5 view .LVU82
 346 0050 5B6B     		ldr	r3, [r3, #52]
 347 0052 1340     		ands	r3, r2
 348 0054 0193     		str	r3, [sp, #4]
 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 349              		.loc 1 177 5 view .LVU83
 350 0056 019B     		ldr	r3, [sp, #4]
 351              	.LBE7:
 177:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 352              		.loc 1 177 5 view .LVU84
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 182 5 view .LVU85
 182:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 182 25 is_stmt 0 view .LVU86
 355 0058 0C23     		movs	r3, #12
 356 005a 0993     		str	r3, [sp, #36]
 183:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 357              		.loc 1 183 5 is_stmt 1 view .LVU87
 183:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 358              		.loc 1 183 26 is_stmt 0 view .LVU88
 359 005c 0A3B     		subs	r3, r3, #10
 360 005e 0A93     		str	r3, [sp, #40]
 184:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 361              		.loc 1 184 5 is_stmt 1 view .LVU89
 184:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362              		.loc 1 184 26 is_stmt 0 view .LVU90
 363 0060 0B92     		str	r2, [sp, #44]
 185:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 364              		.loc 1 185 5 is_stmt 1 view .LVU91
 185:Core/Src/stm32g0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 365              		.loc 1 185 27 is_stmt 0 view .LVU92
 366 0062 0023     		movs	r3, #0
 367 0064 0C93     		str	r3, [sp, #48]
 186:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368              		.loc 1 186 5 is_stmt 1 view .LVU93
 186:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 369              		.loc 1 186 31 is_stmt 0 view .LVU94
 370 0066 0D92     		str	r2, [sp, #52]
 187:Core/Src/stm32g0xx_hal_msp.c **** 
 371              		.loc 1 187 5 is_stmt 1 view .LVU95
 372 0068 A020     		movs	r0, #160
 373 006a 09A9     		add	r1, sp, #36
 374 006c C005     		lsls	r0, r0, #23
 375 006e FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL18:
 377              		.loc 1 195 1 is_stmt 0 view .LVU96
 378 0072 D6E7     		b	.L14
 379              	.L18:
 171:Core/Src/stm32g0xx_hal_msp.c ****     }
 380              		.loc 1 171 7 is_stmt 1 view .LVU97
 381 0074 FFF7FEFF 		bl	Error_Handler
 382              	.LVL19:
 383 0078 DCE7     		b	.L16
 384              	.L20:
 385 007a C046     		.align	2
 386              	.L19:
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 12


 387 007c 00440040 		.word	1073759232
 388 0080 00100240 		.word	1073876992
 389              		.cfi_endproc
 390              	.LFE313:
 392              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 393              		.align	1
 394              		.global	HAL_UART_MspDeInit
 395              		.syntax unified
 396              		.code	16
 397              		.thumb_func
 399              	HAL_UART_MspDeInit:
 400              	.LVL20:
 401              	.LFB314:
 196:Core/Src/stm32g0xx_hal_msp.c **** 
 197:Core/Src/stm32g0xx_hal_msp.c **** /**
 198:Core/Src/stm32g0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 199:Core/Src/stm32g0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 200:Core/Src/stm32g0xx_hal_msp.c **** * @param huart: UART handle pointer
 201:Core/Src/stm32g0xx_hal_msp.c **** * @retval None
 202:Core/Src/stm32g0xx_hal_msp.c **** */
 203:Core/Src/stm32g0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 204:Core/Src/stm32g0xx_hal_msp.c **** {
 402              		.loc 1 204 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 204 1 is_stmt 0 view .LVU99
 407 0000 10B5     		push	{r4, lr}
 408              	.LCFI6:
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 4, -8
 411              		.cfi_offset 14, -4
 205:Core/Src/stm32g0xx_hal_msp.c ****   if(huart->Instance==USART2)
 412              		.loc 1 205 3 is_stmt 1 view .LVU100
 413              		.loc 1 205 11 is_stmt 0 view .LVU101
 414 0002 0268     		ldr	r2, [r0]
 415              		.loc 1 205 5 view .LVU102
 416 0004 074B     		ldr	r3, .L24
 417 0006 9A42     		cmp	r2, r3
 418 0008 00D0     		beq	.L23
 419              	.LVL21:
 420              	.L21:
 206:Core/Src/stm32g0xx_hal_msp.c ****   {
 207:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 208:Core/Src/stm32g0xx_hal_msp.c **** 
 209:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 210:Core/Src/stm32g0xx_hal_msp.c ****     /* Peripheral clock disable */
 211:Core/Src/stm32g0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 212:Core/Src/stm32g0xx_hal_msp.c **** 
 213:Core/Src/stm32g0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 214:Core/Src/stm32g0xx_hal_msp.c ****     PA2     ------> USART2_TX
 215:Core/Src/stm32g0xx_hal_msp.c ****     PA3     ------> USART2_RX
 216:Core/Src/stm32g0xx_hal_msp.c ****     */
 217:Core/Src/stm32g0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 218:Core/Src/stm32g0xx_hal_msp.c **** 
 219:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 220:Core/Src/stm32g0xx_hal_msp.c **** 
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 13


 221:Core/Src/stm32g0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 222:Core/Src/stm32g0xx_hal_msp.c ****   }
 223:Core/Src/stm32g0xx_hal_msp.c **** 
 224:Core/Src/stm32g0xx_hal_msp.c **** }
 421              		.loc 1 224 1 view .LVU103
 422              		@ sp needed
 423 000a 10BD     		pop	{r4, pc}
 424              	.LVL22:
 425              	.L23:
 211:Core/Src/stm32g0xx_hal_msp.c **** 
 426              		.loc 1 211 5 is_stmt 1 view .LVU104
 427 000c 064A     		ldr	r2, .L24+4
 428 000e D36B     		ldr	r3, [r2, #60]
 429 0010 0649     		ldr	r1, .L24+8
 430 0012 0B40     		ands	r3, r1
 431 0014 D363     		str	r3, [r2, #60]
 217:Core/Src/stm32g0xx_hal_msp.c **** 
 432              		.loc 1 217 5 view .LVU105
 433 0016 A020     		movs	r0, #160
 434              	.LVL23:
 217:Core/Src/stm32g0xx_hal_msp.c **** 
 435              		.loc 1 217 5 is_stmt 0 view .LVU106
 436 0018 0C21     		movs	r1, #12
 437 001a C005     		lsls	r0, r0, #23
 438 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 439              	.LVL24:
 440              		.loc 1 224 1 view .LVU107
 441 0020 F3E7     		b	.L21
 442              	.L25:
 443 0022 C046     		.align	2
 444              	.L24:
 445 0024 00440040 		.word	1073759232
 446 0028 00100240 		.word	1073876992
 447 002c FFFFFDFF 		.word	-131073
 448              		.cfi_endproc
 449              	.LFE314:
 451              		.text
 452              	.Letext0:
 453              		.file 2 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default
 454              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 455              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h"
 456              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 457              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 458              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 459              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h"
 460              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h"
 461              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h"
 462              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 463              		.file 12 "Core/Inc/main.h"
 464              		.file 13 "<built-in>"
ARM GAS  C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_msp.c
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:81     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:87     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:185    .text.HAL_SPI_MspInit:00000054 $d
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:191    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:197    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:243    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:250    .text.HAL_UART_MspInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:256    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:387    .text.HAL_UART_MspInit:0000007c $d
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:393    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:399    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\tugru\AppData\Local\Temp\ccXOSPsx.s:445    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
