Analysis & Synthesis report for fpgabrain
Thu Aug 29 08:29:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
 18. Source assignments for net:c3|altsyncram:adjMatrixLinkWeight_rtl_0|altsyncram_epd1:auto_generated
 19. Source assignments for net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4
 20. Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
 22. Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
 23. Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
 24. Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder
 25. Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult
 26. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1
 27. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2
 28. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3
 29. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4
 30. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5
 31. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6
 32. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower
 33. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0
 34. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1
 35. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower
 36. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0
 37. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1
 38. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower
 39. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 40. Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator
 41. Parameter Settings for Inferred Entity Instance: net:c3|altsyncram:adjMatrixLinkWeight_rtl_0
 42. Parameter Settings for Inferred Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0
 43. altpll Parameter Settings by Entity Instance
 44. lpm_mult Parameter Settings by Entity Instance
 45. altsyncram Parameter Settings by Entity Instance
 46. altshift_taps Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "net:c3"
 48. Port Connectivity Checks: "pll:c1"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 29 08:29:32 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpgabrain                                   ;
; Top-level Entity Name              ; fpgabrain                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,009                                       ;
;     Total combinational functions  ; 1,708                                       ;
;     Dedicated logic registers      ; 973                                         ;
; Total registers                    ; 973                                         ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,197                                       ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; fpgabrain          ; fpgabrain          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; fpgabrain.vhdl                   ; yes             ; User VHDL File               ; G:/fpga-brain/fpgabrain.vhdl                                                   ;         ;
; VGA.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/VGA.vhd                                                          ;         ;
; SYNC.vhd                         ; yes             ; User VHDL File               ; G:/fpga-brain/SYNC.vhd                                                         ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; G:/fpga-brain/pll.vhd                                                          ;         ;
; net.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/net.vhd                                                          ;         ;
; altfp_mul.vhd                    ; yes             ; User Wizard-Generated File   ; G:/fpga-brain/altfp_mul.vhd                                                    ;         ;
; altfp_addsub.vhd                 ; yes             ; User Wizard-Generated File   ; G:/fpga-brain/altfp_addsub.vhd                                                 ;         ;
; ram16.vhd                        ; yes             ; User VHDL File               ; G:/fpga-brain/ram16.vhd                                                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll1.v                 ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/pll_altpll1.v                                                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_tdj.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_tdj.tdf                                               ;         ;
; db/add_sub_i5h.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_i5h.tdf                                               ;         ;
; db/add_sub_0lg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_0lg.tdf                                               ;         ;
; db/add_sub_uqg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_uqg.tdf                                               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_5ks.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/mult_5ks.tdf                                                  ;         ;
; db/add_sub_lcg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_lcg.tdf                                               ;         ;
; db/add_sub_icg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_icg.tdf                                               ;         ;
; db/add_sub_kbg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_kbg.tdf                                               ;         ;
; db/add_sub_kpj.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_kpj.tdf                                               ;         ;
; db/add_sub_3ql.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_3ql.tdf                                               ;         ;
; db/add_sub_8bl.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_8bl.tdf                                               ;         ;
; db/add_sub_qrg.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_qrg.tdf                                               ;         ;
; db/add_sub_34h.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_34h.tdf                                               ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_7rh.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/cmpr_7rh.tdf                                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_epd1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/altsyncram_epd1.tdf                                           ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_b6m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/shift_taps_b6m.tdf                                            ;         ;
; db/altsyncram_1l31.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/altsyncram_1l31.tdf                                           ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/add_sub_24e.tdf                                               ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/cntr_6pf.tdf                                                  ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/cmpr_ogc.tdf                                                  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,009                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1708                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 786                                                                        ;
;     -- 3 input functions                    ; 627                                                                        ;
;     -- <=2 input functions                  ; 295                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 1392                                                                       ;
;     -- arithmetic mode                      ; 316                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 973                                                                        ;
;     -- Dedicated logic registers            ; 973                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 45                                                                         ;
; Total memory bits                           ; 1197                                                                       ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 7                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:c1|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1026                                                                       ;
; Total fan-out                               ; 8901                                                                       ;
; Average fan-out                             ; 3.13                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                          ; Library Name ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |fpgabrain                                                                           ; 1708 (2)            ; 973 (0)                   ; 1197        ; 7            ; 1       ; 3         ; 45   ; 0            ; |fpgabrain                                                                                                                                                                                                                                                                                                                                                                                                    ; fpgabrain                            ; work         ;
;    |VGA:c4|                                                                          ; 45 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c4                                                                                                                                                                                                                                                                                                                                                                                             ; VGA                                  ; work         ;
;       |SYNC:C1|                                                                      ; 45 (45)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c4|SYNC:C1                                                                                                                                                                                                                                                                                                                                                                                     ; SYNC                                 ; work         ;
;    |net:c3|                                                                          ; 1466 (453)          ; 882 (335)                 ; 1197        ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpgabrain|net:c3                                                                                                                                                                                                                                                                                                                                                                                             ; net                                  ; work         ;
;       |altfp_addsub:c1|                                                              ; 792 (0)             ; 339 (0)                   ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1                                                                                                                                                                                                                                                                                                                                                                             ; altfp_addsub                         ; work         ;
;          |altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|   ; 792 (298)           ; 339 (218)                 ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                                                     ; altfp_addsub_altfp_add_sub_55j       ; work         ;
;             |altfp_addsub_altbarrel_shift_35e:lbarrel_shift|                         ; 111 (111)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                      ; altfp_addsub_altbarrel_shift_35e     ; work         ;
;             |altfp_addsub_altbarrel_shift_olb:rbarrel_shift|                         ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                      ; altfp_addsub_altbarrel_shift_olb     ; work         ;
;             |altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|                ; 33 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                             ; altfp_addsub_altpriority_encoder_e48 ; work         ;
;                |altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|          ; 16 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                  ; altfp_addsub_altpriority_encoder_fj8 ; work         ;
;                   |altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23|       ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                       ; altfp_addsub_altpriority_encoder_vh8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25                                                            ; altfp_addsub_altpriority_encoder_qh8 ; work         ;
;                   |altfp_addsub_altpriority_encoder_vh8:altpriority_encoder24|       ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                       ; altfp_addsub_altpriority_encoder_vh8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder24|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25                                                            ; altfp_addsub_altpriority_encoder_qh8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_qh8:altpriority_encoder26|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder24|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder26                                                            ; altfp_addsub_altpriority_encoder_qh8 ; work         ;
;                         |altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder24|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder26|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27 ; altfp_addsub_altpriority_encoder_nh8 ; work         ;
;             |altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|                ; 25 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                             ; altfp_addsub_altpriority_encoder_qb6 ; work         ;
;                |altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                   ; altfp_addsub_altpriority_encoder_r08 ; work         ;
;                   |altfp_addsub_altpriority_encoder_be8:altpriority_encoder10|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10                                                                                                                        ; altfp_addsub_altpriority_encoder_be8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12                                                             ; altfp_addsub_altpriority_encoder_6e8 ; work         ;
;                |altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8|           ; 4 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                   ; altfp_addsub_altpriority_encoder_rf8 ; work         ;
;                   |altfp_addsub_altpriority_encoder_be8:altpriority_encoder19|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8|altfp_addsub_altpriority_encoder_be8:altpriority_encoder19                                                                                                                        ; altfp_addsub_altpriority_encoder_be8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8|altfp_addsub_altpriority_encoder_be8:altpriority_encoder19|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12                                                             ; altfp_addsub_altpriority_encoder_6e8 ; work         ;
;                   |altfp_addsub_altpriority_encoder_be8:altpriority_encoder20|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8|altfp_addsub_altpriority_encoder_be8:altpriority_encoder20                                                                                                                        ; altfp_addsub_altpriority_encoder_be8 ; work         ;
;                      |altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8|altfp_addsub_altpriority_encoder_be8:altpriority_encoder20|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder12                                                             ; altfp_addsub_altpriority_encoder_6e8 ; work         ;
;             |altshift_taps:sign_dffe31_rtl_0|                                        ; 7 (0)               ; 4 (0)                     ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                     ; altshift_taps                        ; work         ;
;                |shift_taps_b6m:auto_generated|                                       ; 7 (2)               ; 4 (2)                     ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated                                                                                                                                                                                                                                       ; shift_taps_b6m                       ; work         ;
;                   |altsyncram_1l31:altsyncram4|                                      ; 0 (0)               ; 0 (0)                     ; 45          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4                                                                                                                                                                                                           ; altsyncram_1l31                      ; work         ;
;                   |cntr_6pf:cntr1|                                                   ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                        ; cntr_6pf                             ; work         ;
;             |lpm_add_sub:add_sub1|                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_lcg:auto_generated|                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                     ; add_sub_lcg                          ; work         ;
;             |lpm_add_sub:add_sub2|                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_lcg:auto_generated|                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                     ; add_sub_lcg                          ; work         ;
;             |lpm_add_sub:add_sub3|                                                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_icg:auto_generated|                                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                                     ; add_sub_icg                          ; work         ;
;             |lpm_add_sub:add_sub4|                                                   ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_kbg:auto_generated|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                     ; add_sub_kbg                          ; work         ;
;             |lpm_add_sub:add_sub5|                                                   ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_kpj:auto_generated|                                          ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                                                     ; add_sub_kpj                          ; work         ;
;             |lpm_add_sub:add_sub6|                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                ; lpm_add_sub                          ; work         ;
;                |add_sub_kbg:auto_generated|                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                     ; add_sub_kbg                          ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                        ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                     ; lpm_add_sub                          ; work         ;
;                |add_sub_3ql:auto_generated|                                          ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                          ; add_sub_3ql                          ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                       ; 25 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                    ; lpm_add_sub                          ; work         ;
;                |add_sub_8bl:auto_generated|                                          ; 25 (25)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                                         ; add_sub_8bl                          ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                    ; lpm_add_sub                          ; work         ;
;                |add_sub_8bl:auto_generated|                                          ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                                         ; add_sub_8bl                          ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                          ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                       ; lpm_add_sub                          ; work         ;
;                |add_sub_3ql:auto_generated|                                          ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                            ; add_sub_3ql                          ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                         ; 26 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                      ; lpm_add_sub                          ; work         ;
;                |add_sub_8bl:auto_generated|                                          ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                                           ; add_sub_8bl                          ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                         ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                      ; lpm_add_sub                          ; work         ;
;                |add_sub_8bl:auto_generated|                                          ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                                           ; add_sub_8bl                          ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                             ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                          ; lpm_add_sub                          ; work         ;
;                |add_sub_qrg:auto_generated|                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                               ; add_sub_qrg                          ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                            ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                         ; lpm_add_sub                          ; work         ;
;                |add_sub_34h:auto_generated|                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                              ; add_sub_34h                          ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                            ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                         ; lpm_compare                          ; work         ;
;                |cmpr_7rh:auto_generated|                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                                 ; cmpr_7rh                             ; work         ;
;       |altfp_mul:c0|                                                                 ; 221 (0)             ; 208 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0                                                                                                                                                                                                                                                                                                                                                                                ; altfp_mul                            ; work         ;
;          |altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|               ; 221 (147)           ; 208 (126)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component                                                                                                                                                                                                                                                                                                                    ; altfp_mul_altfp_mult_trn             ; work         ;
;             |lpm_add_sub:exp_add_adder|                                              ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                          ; lpm_add_sub                          ; work         ;
;                |add_sub_tdj:auto_generated|                                          ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                                                                               ; add_sub_tdj                          ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                              ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                          ; lpm_add_sub                          ; work         ;
;                |add_sub_i5h:auto_generated|                                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                                               ; add_sub_i5h                          ; work         ;
;             |lpm_mult:man_product2_mult|                                             ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                         ; lpm_mult                             ; work         ;
;                |mult_5ks:auto_generated|                                             ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |fpgabrain|net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                                                                 ; mult_5ks                             ; work         ;
;       |altsyncram:adjMatrixLinkWeight_rtl_0|                                         ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altsyncram:adjMatrixLinkWeight_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;          |altsyncram_epd1:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|net:c3|altsyncram:adjMatrixLinkWeight_rtl_0|altsyncram_epd1:auto_generated                                                                                                                                                                                                                                                                                                                         ; altsyncram_epd1                      ; work         ;
;    |pll:c1|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1                                                                                                                                                                                                                                                                                                                                                                                             ; pll                                  ; work         ;
;       |altpll:altpll_component|                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                     ; altpll                               ; work         ;
;          |pll_altpll1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component|pll_altpll1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; pll_altpll1                          ; work         ;
;    |ram16:c2|                                                                        ; 195 (195)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|ram16:c2                                                                                                                                                                                                                                                                                                                                                                                           ; ram16                                ; work         ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 15           ; 3            ; 15           ; 45   ; None ;
; net:c3|altsyncram:adjMatrixLinkWeight_rtl_0|altsyncram_epd1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 36           ; 32           ; 36           ; 32           ; 1152 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+---------------+---------+--------------+--------------+-----------------------------------+------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File  ;
+--------+---------------+---------+--------------+--------------+-----------------------------------+------------------+
; Altera ; ALTPLL        ; 18.1    ; N/A          ; N/A          ; |fpgabrain|pll:c1                 ; pll.vhd          ;
; Altera ; ALTFP_MULT    ; 18.1    ; N/A          ; N/A          ; |fpgabrain|net:c3|altfp_mul:c0    ; altfp_mul.vhd    ;
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |fpgabrain|net:c3|altfp_addsub:c1 ; altfp_addsub.vhd ;
+--------+---------------+---------+--------------+--------------+-----------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; ram16:c2|CS                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|adjNeuronParentId1D[0..11]                                                                                ; Lost fanout                                                                                                                  ;
; net:c3|CMD[1..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|currLinksArrayId[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|ram_data_read[0..15]                                                                                    ; Lost fanout                                                                                                                  ;
; net:c3|incVGA[0..22]                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                  ;
; net:c3|s_addrRow[0..9]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                  ;
; net:c3|outs[12..14]                                                                                              ; Merged with net:c3|outs[15]                                                                                                  ;
; net:c3|outs[10]                                                                                                  ; Merged with net:c3|outs[11]                                                                                                  ;
; net:c3|outs[0..7]                                                                                                ; Merged with net:c3|outs[8]                                                                                                   ;
; net:c3|ram_row_addr[12]                                                                                          ; Merged with net:c3|ram_col_addr[1]                                                                                           ;
; net:c3|ram_col_addr[4..6,11]                                                                                     ; Merged with net:c3|ram_col_addr[1]                                                                                           ;
; net:c3|ram_row_addr[11]                                                                                          ; Merged with net:c3|ram_col_addr[1]                                                                                           ;
; net:c3|ram_col_addr[2,3,7..9,12]                                                                                 ; Merged with net:c3|ram_col_addr[1]                                                                                           ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21[0] ; Merged with net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|exp_adj_dffe21[1] ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|man_round_p[0]                   ; Merged with net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lsb_dffe                         ;
; ram16:c2|UMQM                                                                                                    ; Merged with ram16:c2|LDQM                                                                                                    ;
; ram16:c2|BA[1]                                                                                                   ; Merged with ram16:c2|BA[0]                                                                                                   ;
; ram16:c2|RA[12]                                                                                                  ; Merged with ram16:c2|RA[11]                                                                                                  ;
; net:c3|doOperCycles[4]                                                                                           ; Merged with net:c3|doOperCycles[3]                                                                                           ;
; net:c3|doOperCycles[2]                                                                                           ; Merged with net:c3|doOperCycles[0]                                                                                           ;
; net:c3|ram_data_read_do                                                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|ram_col_addr[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|ram_row_addr[9]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|RA[11]                                                                                                  ; Merged with ram16:c2|RA[9]                                                                                                   ;
; net:c3|outs[15]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|outs[8]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                       ;
; net:c3|doOperCycles[3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|BA[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|ram_row_addr[8]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|RA[8]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|linksWeightArray~0                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~1                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~2                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~3                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~4                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~5                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~6                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~7                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~8                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~9                                                                                        ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~10                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~11                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~12                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~13                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~14                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~15                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~16                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~17                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~18                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~19                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~20                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~21                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~22                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~23                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~24                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~25                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~26                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~27                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~28                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~29                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~30                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~31                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~32                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~33                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~34                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~35                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~36                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~37                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~38                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~39                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~40                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~41                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~42                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~43                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~44                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~45                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~46                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~47                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~48                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~49                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~50                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~51                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~52                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~53                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~54                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~55                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~56                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~57                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~58                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~59                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~60                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~61                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~62                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~63                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~64                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~65                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~66                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~67                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~68                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~69                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~70                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~71                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~72                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~73                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~74                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~75                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~76                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~77                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~78                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~79                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~80                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~81                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~82                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~83                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~84                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~85                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~86                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~87                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~88                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~89                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~90                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~91                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~92                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~93                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~94                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~95                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~96                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~97                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~98                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~99                                                                                       ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~100                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~101                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~102                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~103                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~104                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~105                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~106                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~107                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~108                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~109                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~110                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~111                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~112                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~113                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~114                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~115                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~116                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~117                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~118                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~119                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~120                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~121                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~122                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~123                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~124                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~125                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~126                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~127                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~128                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~129                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~130                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~131                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~132                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~133                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~134                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~135                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~136                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~137                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~138                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~139                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~140                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~141                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~142                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~143                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~144                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~145                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~146                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~147                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~148                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~149                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~150                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~151                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~152                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~153                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~154                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~155                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~156                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~157                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~158                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~159                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~160                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~161                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~162                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~163                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~164                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~165                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~166                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~167                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~168                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~169                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~170                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~171                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~172                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~173                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~174                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~175                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~176                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~177                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~178                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~179                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~180                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~181                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~182                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~183                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~184                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~185                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~186                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~187                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~188                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~189                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~190                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~191                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~192                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~193                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~194                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~195                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~196                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~197                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~198                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~199                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~200                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~201                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~202                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~203                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~204                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~205                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~206                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~207                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~208                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~209                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~210                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~211                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~212                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~213                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~214                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~215                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~216                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~217                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~218                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~219                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~220                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~221                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~222                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~223                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~224                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~225                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~226                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~227                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~228                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~229                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~230                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~231                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~232                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~233                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~234                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~235                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~236                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~237                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~238                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~239                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~240                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~241                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~242                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~243                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~244                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~245                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~246                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~247                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~248                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~249                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~250                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~251                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~252                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~253                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~254                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|linksWeightArray~255                                                                                      ; Stuck at GND due to stuck port clock                                                                                         ;
; net:c3|ram_data_save[3,7,9,14]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|DQ[3]~reg0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|DQ[7]~reg0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|DQ[9]~reg0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|DQ[14]~reg0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                       ;
; net:c3|doOperCycles[0]                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                       ;
; net:c3|ram_data_save[10,13]                                                                                      ; Merged with net:c3|ram_data_save[6]                                                                                          ;
; ram16:c2|RA[9]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                       ;
; ram16:c2|n_sb[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; Total Number of Removed Registers = 376                                                                          ;                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; net:c3|CMD[1]            ; Stuck at GND              ; ram16:c2|ram_data_read[15], ram16:c2|ram_data_read[14], ram16:c2|ram_data_read[13],       ;
;                          ; due to stuck port data_in ; ram16:c2|ram_data_read[12], ram16:c2|ram_data_read[11], ram16:c2|ram_data_read[10],       ;
;                          ;                           ; ram16:c2|ram_data_read[9], ram16:c2|ram_data_read[8], ram16:c2|ram_data_read[7],          ;
;                          ;                           ; ram16:c2|ram_data_read[6], ram16:c2|ram_data_read[5], ram16:c2|ram_data_read[4],          ;
;                          ;                           ; ram16:c2|ram_data_read[3], ram16:c2|ram_data_read[2], ram16:c2|ram_data_read[1],          ;
;                          ;                           ; ram16:c2|ram_data_read[0], net:c3|incVGA[21], net:c3|incVGA[20], net:c3|incVGA[19],       ;
;                          ;                           ; net:c3|incVGA[18], net:c3|incVGA[17], net:c3|incVGA[16], net:c3|incVGA[15],               ;
;                          ;                           ; net:c3|incVGA[14], net:c3|incVGA[13], net:c3|incVGA[12], net:c3|incVGA[11],               ;
;                          ;                           ; net:c3|incVGA[10], net:c3|incVGA[9], net:c3|incVGA[8], net:c3|incVGA[7],                  ;
;                          ;                           ; net:c3|incVGA[6], net:c3|incVGA[5], net:c3|incVGA[4], net:c3|incVGA[3], net:c3|incVGA[2], ;
;                          ;                           ; net:c3|incVGA[1], net:c3|incVGA[0], net:c3|ram_data_read_do, net:c3|ram_col_addr[1],      ;
;                          ;                           ; net:c3|ram_row_addr[9], net:c3|outs[15], net:c3|outs[8], net:c3|doOperCycles[3],          ;
;                          ;                           ; ram16:c2|BA[0], net:c3|ram_row_addr[8], ram16:c2|RA[8], net:c3|doOperCycles[0],           ;
;                          ;                           ; ram16:c2|RA[9]                                                                            ;
; net:c3|ram_data_save[3]  ; Stuck at GND              ; ram16:c2|DQ[3]~reg0                                                                       ;
;                          ; due to stuck port data_in ;                                                                                           ;
; net:c3|ram_data_save[7]  ; Stuck at GND              ; ram16:c2|DQ[7]~reg0                                                                       ;
;                          ; due to stuck port data_in ;                                                                                           ;
; net:c3|ram_data_save[9]  ; Stuck at GND              ; ram16:c2|DQ[9]~reg0                                                                       ;
;                          ; due to stuck port data_in ;                                                                                           ;
; net:c3|ram_data_save[14] ; Stuck at GND              ; ram16:c2|DQ[14]~reg0                                                                      ;
;                          ; due to stuck port data_in ;                                                                                           ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 973   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 104   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 377   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; net:c3|currGeomNeuronId[1]              ; 78      ;
; net:c3|currentOperCycles[5]             ; 4       ;
; net:c3|currentOperCycles[6]             ; 4       ;
; net:c3|currentOperCycles[2]             ; 5       ;
; net:c3|geomNeuronOut[4][29]             ; 2       ;
; net:c3|geomNeuronOut[5][29]             ; 2       ;
; net:c3|geomNeuronOut[2][29]             ; 2       ;
; net:c3|geomNeuronOut[1][29]             ; 2       ;
; net:c3|geomNeuronOut[0][29]             ; 2       ;
; net:c3|geomNeuronOut[3][29]             ; 2       ;
; net:c3|geomNeuronOut[4][28]             ; 2       ;
; net:c3|geomNeuronOut[5][28]             ; 2       ;
; net:c3|geomNeuronOut[2][28]             ; 2       ;
; net:c3|geomNeuronOut[1][28]             ; 2       ;
; net:c3|geomNeuronOut[0][28]             ; 2       ;
; net:c3|geomNeuronOut[3][28]             ; 2       ;
; net:c3|geomNeuronOut[4][27]             ; 2       ;
; net:c3|geomNeuronOut[5][27]             ; 2       ;
; net:c3|geomNeuronOut[2][27]             ; 2       ;
; net:c3|geomNeuronOut[1][27]             ; 2       ;
; net:c3|geomNeuronOut[0][27]             ; 2       ;
; net:c3|geomNeuronOut[3][27]             ; 2       ;
; net:c3|geomNeuronOut[4][26]             ; 2       ;
; net:c3|geomNeuronOut[5][26]             ; 2       ;
; net:c3|geomNeuronOut[2][26]             ; 2       ;
; net:c3|geomNeuronOut[1][26]             ; 2       ;
; net:c3|geomNeuronOut[0][26]             ; 2       ;
; net:c3|geomNeuronOut[3][26]             ; 2       ;
; net:c3|geomNeuronOut[1][25]             ; 2       ;
; net:c3|geomNeuronOut[0][25]             ; 2       ;
; net:c3|geomNeuronOut[1][23]             ; 2       ;
; net:c3|geomNeuronOut[1][7]              ; 2       ;
; net:c3|geomNeuronOut[0][7]              ; 2       ;
; net:c3|geomNeuronOut[4][22]             ; 2       ;
; net:c3|geomNeuronOut[5][22]             ; 2       ;
; net:c3|geomNeuronOut[2][22]             ; 2       ;
; net:c3|geomNeuronOut[0][22]             ; 2       ;
; net:c3|geomNeuronOut[3][22]             ; 2       ;
; net:c3|geomNeuronOut[4][21]             ; 2       ;
; net:c3|geomNeuronOut[5][21]             ; 2       ;
; net:c3|geomNeuronOut[2][21]             ; 2       ;
; net:c3|geomNeuronOut[3][21]             ; 2       ;
; net:c3|geomNeuronOut[1][20]             ; 2       ;
; net:c3|geomNeuronOut[1][19]             ; 2       ;
; net:c3|geomNeuronOut[0][19]             ; 2       ;
; net:c3|geomNeuronOut[0][18]             ; 2       ;
; net:c3|geomNeuronOut[4][16]             ; 2       ;
; net:c3|geomNeuronOut[5][16]             ; 2       ;
; net:c3|geomNeuronOut[2][16]             ; 2       ;
; net:c3|geomNeuronOut[1][16]             ; 2       ;
; net:c3|geomNeuronOut[3][16]             ; 2       ;
; net:c3|geomNeuronOut[1][15]             ; 2       ;
; net:c3|geomNeuronOut[0][15]             ; 2       ;
; net:c3|geomNeuronOut[0][14]             ; 2       ;
; net:c3|geomNeuronOut[4][12]             ; 2       ;
; net:c3|geomNeuronOut[5][12]             ; 2       ;
; net:c3|geomNeuronOut[2][12]             ; 2       ;
; net:c3|geomNeuronOut[1][12]             ; 2       ;
; net:c3|geomNeuronOut[3][12]             ; 2       ;
; net:c3|geomNeuronOut[4][11]             ; 2       ;
; net:c3|geomNeuronOut[5][11]             ; 2       ;
; net:c3|geomNeuronOut[2][11]             ; 2       ;
; net:c3|geomNeuronOut[1][11]             ; 2       ;
; net:c3|geomNeuronOut[0][11]             ; 2       ;
; net:c3|geomNeuronOut[3][11]             ; 2       ;
; net:c3|geomNeuronOut[0][10]             ; 2       ;
; net:c3|geomNeuronOut[4][8]              ; 2       ;
; net:c3|geomNeuronOut[5][8]              ; 2       ;
; net:c3|geomNeuronOut[2][8]              ; 2       ;
; net:c3|geomNeuronOut[1][8]              ; 2       ;
; net:c3|geomNeuronOut[3][8]              ; 2       ;
; net:c3|geomNeuronOut[0][6]              ; 2       ;
; net:c3|geomNeuronOut[1][4]              ; 2       ;
; net:c3|geomNeuronOut[1][3]              ; 2       ;
; net:c3|geomNeuronOut[0][3]              ; 2       ;
; net:c3|geomNeuronOut[0][2]              ; 2       ;
; net:c3|geomNeuronOut[1][1]              ; 2       ;
; net:c3|geomNeuronOut[0][0]              ; 2       ;
; Total number of inverted registers = 78 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                             ; Megafunction                                                                                                     ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+
; net:c3|compMulv1[0..31]                                                                                                   ; net:c3|adjMatrixLinkWeight_rtl_0                                                                                 ; RAM        ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_res_dffe4             ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_res_dffe3             ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31                ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|man_res_is_not_zero_dffe4  ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|man_res_is_not_zero_dffe3  ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|man_res_is_not_zero_dffe31 ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe3           ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe31          ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sticky_bit_dffe21          ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|round_bit_dffe3            ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|round_bit_dffe31           ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|round_bit_dffe21           ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe21[0..7]       ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|exp_res_dffe2[0..7]        ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|data_exp_dffe1[0..7]       ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_infinity_ff1                     ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_1                  ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_infinity_dffe_0                  ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_nan_ff1                          ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_1                       ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_is_nan_dffe_0                       ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_not_zero_ff1                        ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_1                     ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|input_not_zero_dffe_0                     ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpgabrain|net:c3|currGeomNeuronId[2]                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpgabrain|net:c3|currLinksArrayId[4]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpgabrain|net:c3|currNeuronsLayerArrayId[1]                                                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|compAddv0[27]                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|compMulv0[29]                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fpgabrain|net:c3|outs[8]                                                                                                                                                 ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |fpgabrain|net:c3|ram_row_addr[8]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |fpgabrain|net:c3|currAdjNeuronData[1]                                                                                                                                    ;
; 9:1                ; 13 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |fpgabrain|net:c3|ram_data_save[8]                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[5][4]                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[4][7]                                                                                                                                     ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[3][18]                                                                                                                                    ;
; 5:1                ; 22 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[2][10]                                                                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[1][24]                                                                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[0][13]                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpgabrain|ram16:c2|RA[7]                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |fpgabrain|net:c3|currentOperCycles[4]                                                                                                                                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 10 LEs               ; 22 LEs                 ; Yes        ; |fpgabrain|ram16:c2|CMD[1]                                                                                                                                                ;
; 19:1               ; 15 bits   ; 180 LEs       ; 15 LEs               ; 165 LEs                ; Yes        ; |fpgabrain|ram16:c2|n_s[9]                                                                                                                                                ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; Yes        ; |fpgabrain|ram16:c2|DQ[0]~reg0                                                                                                                                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[5][28]                                                                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[4][12]                                                                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[3][22]                                                                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[2][29]                                                                                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[1][11]                                                                                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |fpgabrain|net:c3|geomNeuronOut[0][25]                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |fpgabrain|net:c3|currentOperCycles[6]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_olb:rbarrel_shift|result[9]        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[13]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_olb:rbarrel_shift|result[0]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |fpgabrain|net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_olb:rbarrel_shift|result[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for net:c3|altsyncram:adjMatrixLinkWeight_rtl_0|altsyncram_epd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 149                   ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 74                    ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 56                    ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 147                   ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll1           ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_tdj  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_i5h  ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_uqg  ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                    ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                          ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                 ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                 ;
; CBXI_PARAMETER                                 ; mult_5ks     ; Untyped                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; ON           ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kpj  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                             ;
; USE_WYS                ; ON           ; Untyped                                                                                                                             ;
; STYLE                  ; FAST         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_3ql  ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_8bl  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_8bl  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_3ql  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_8bl  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_8bl  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: net:c3|altsyncram:adjMatrixLinkWeight_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 6                    ; Untyped                          ;
; NUMWORDS_A                         ; 36                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Untyped                          ;
; WIDTHAD_B                          ; 6                    ; Untyped                          ;
; NUMWORDS_B                         ; 36                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_epd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                          ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                       ;
; WIDTH          ; 15             ; Untyped                                                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_b6m ; Untyped                                                                                                                                       ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:c1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                      ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                          ;
; Entity Instance                       ; net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; net:c3|altsyncram:adjMatrixLinkWeight_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 36                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 32                                          ;
;     -- NUMWORDS_B                         ; 36                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                              ;
; Entity Instance            ; net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                              ;
;     -- TAP_DISTANCE        ; 3                                                                                                                              ;
;     -- WIDTH               ; 15                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "net:c3"                 ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; i0[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i0[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i0[12..11]       ; Input ; Info     ; Stuck at VCC ;
; i0[31..30]       ; Input ; Info     ; Stuck at GND ;
; i0[25..23]       ; Input ; Info     ; Stuck at GND ;
; i0[20..18]       ; Input ; Info     ; Stuck at GND ;
; i0[16..13]       ; Input ; Info     ; Stuck at GND ;
; i0[10..9]        ; Input ; Info     ; Stuck at GND ;
; i0[7..0]         ; Input ; Info     ; Stuck at GND ;
; i0[17]           ; Input ; Info     ; Stuck at VCC ;
; i0[8]            ; Input ; Info     ; Stuck at VCC ;
; i1[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i1[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i1[12..11]       ; Input ; Info     ; Stuck at VCC ;
; i1[31..30]       ; Input ; Info     ; Stuck at GND ;
; i1[25..23]       ; Input ; Info     ; Stuck at GND ;
; i1[20..18]       ; Input ; Info     ; Stuck at GND ;
; i1[16..13]       ; Input ; Info     ; Stuck at GND ;
; i1[10..9]        ; Input ; Info     ; Stuck at GND ;
; i1[7..3]         ; Input ; Info     ; Stuck at GND ;
; i1[1..0]         ; Input ; Info     ; Stuck at GND ;
; i1[17]           ; Input ; Info     ; Stuck at VCC ;
; i1[8]            ; Input ; Info     ; Stuck at VCC ;
; i1[2]            ; Input ; Info     ; Stuck at VCC ;
; i2[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i2[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i2[10..8]        ; Input ; Info     ; Stuck at VCC ;
; i2[31..30]       ; Input ; Info     ; Stuck at GND ;
; i2[25..23]       ; Input ; Info     ; Stuck at GND ;
; i2[20..18]       ; Input ; Info     ; Stuck at GND ;
; i2[16..13]       ; Input ; Info     ; Stuck at GND ;
; i2[7..0]         ; Input ; Info     ; Stuck at GND ;
; i2[17]           ; Input ; Info     ; Stuck at VCC ;
; i2[12]           ; Input ; Info     ; Stuck at VCC ;
; i2[11]           ; Input ; Info     ; Stuck at GND ;
; i3[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i3[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i3[10..9]        ; Input ; Info     ; Stuck at VCC ;
; i3[31..30]       ; Input ; Info     ; Stuck at GND ;
; i3[25..23]       ; Input ; Info     ; Stuck at GND ;
; i3[20..18]       ; Input ; Info     ; Stuck at GND ;
; i3[16..13]       ; Input ; Info     ; Stuck at GND ;
; i3[8..0]         ; Input ; Info     ; Stuck at GND ;
; i3[17]           ; Input ; Info     ; Stuck at VCC ;
; i3[12]           ; Input ; Info     ; Stuck at VCC ;
; i3[11]           ; Input ; Info     ; Stuck at GND ;
; i4[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i4[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i4[31..30]       ; Input ; Info     ; Stuck at GND ;
; i4[25..23]       ; Input ; Info     ; Stuck at GND ;
; i4[20..18]       ; Input ; Info     ; Stuck at GND ;
; i4[16..13]       ; Input ; Info     ; Stuck at GND ;
; i4[11..10]       ; Input ; Info     ; Stuck at GND ;
; i4[8..0]         ; Input ; Info     ; Stuck at GND ;
; i4[17]           ; Input ; Info     ; Stuck at VCC ;
; i4[12]           ; Input ; Info     ; Stuck at VCC ;
; i4[9]            ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[20..17]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[15..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h0[16]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[20..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h1[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h2[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[21]       ; Input ; Info     ; Stuck at GND ;
; wi0_h2[20]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[21..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h3[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[16..12]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h4[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h4[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[21]       ; Input ; Info     ; Stuck at GND ;
; wi0_h4[20]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[11]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h0[31]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[30]       ; Input ; Info     ; Stuck at GND ;
; wi1_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h1[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi1_h1[22]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[21]       ; Input ; Info     ; Stuck at GND ;
; wi1_h1[20]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[20..14]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h3[13]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[12]       ; Input ; Info     ; Stuck at GND ;
; wi1_h3[11]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[20..17]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[15..14]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h4[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h4[16]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[13]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[12]       ; Input ; Info     ; Stuck at GND ;
; wi1_h4[11]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[10..0]    ; Input ; Info     ; Stuck at GND ;
; wi2_h0[31]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[30]       ; Input ; Info     ; Stuck at GND ;
; wi2_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[8..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi2_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[12]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[11]       ; Input ; Info     ; Stuck at GND ;
; wi2_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[16..14]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[13]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[12]       ; Input ; Info     ; Stuck at GND ;
; wi2_h2[11]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[14..13]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[12]       ; Input ; Info     ; Stuck at GND ;
; wi2_h3[11]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[14..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h4[7..6]     ; Input ; Info     ; Stuck at GND ;
; wi2_h4[4..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[16]       ; Input ; Info     ; Stuck at GND ;
; wi2_h4[15]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[5]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[5..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[11]       ; Input ; Info     ; Stuck at GND ;
; wi3_h0[7]        ; Input ; Info     ; Stuck at GND ;
; wi3_h0[6]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[11..10]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[8..6]     ; Input ; Info     ; Stuck at GND ;
; wi3_h1[4..2]     ; Input ; Info     ; Stuck at GND ;
; wi3_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi3_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[9]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[5]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[1]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[0]        ; Input ; Info     ; Stuck at GND ;
; wi3_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[11..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h3[7..6]     ; Input ; Info     ; Stuck at GND ;
; wi3_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[3]        ; Input ; Info     ; Stuck at GND ;
; wi3_h3[2]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[1]        ; Input ; Info     ; Stuck at GND ;
; wi3_h3[0]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h4[6..4]     ; Input ; Info     ; Stuck at GND ;
; wi3_h4[2..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h4[31]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[30]       ; Input ; Info     ; Stuck at GND ;
; wi3_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[3]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi4_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[14..13]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[12..11]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[5..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[10]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[9]        ; Input ; Info     ; Stuck at GND ;
; wi4_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[7]        ; Input ; Info     ; Stuck at GND ;
; wi4_h1[6]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[8..7]     ; Input ; Info     ; Stuck at GND ;
; wi4_h2[1..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[12]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[11]       ; Input ; Info     ; Stuck at GND ;
; wi4_h2[6]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[5]        ; Input ; Info     ; Stuck at GND ;
; wi4_h2[4]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[3]        ; Input ; Info     ; Stuck at GND ;
; wi4_h2[2]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[11..10]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[8..6]     ; Input ; Info     ; Stuck at GND ;
; wi4_h3[2..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[12]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[9]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[5]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[4]        ; Input ; Info     ; Stuck at GND ;
; wi4_h3[3]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[10..8]    ; Input ; Info     ; Stuck at GND ;
; wi4_h4[6..5]     ; Input ; Info     ; Stuck at GND ;
; wi4_h4[2..1]     ; Input ; Info     ; Stuck at GND ;
; wi4_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[14]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[13]       ; Input ; Info     ; Stuck at GND ;
; wi4_h4[7]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[0]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h5[7..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh0_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[7]        ; Input ; Info     ; Stuck at GND ;
; wh0_h6[6]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[5]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[14]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[7]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[6]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[5]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[4]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[3]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[11..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h8[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh0_h8[4..2]     ; Input ; Info     ; Stuck at GND ;
; wh0_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[14]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[13]       ; Input ; Info     ; Stuck at GND ;
; wh0_h8[12]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[5]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[8..6]     ; Input ; Info     ; Stuck at GND ;
; wh0_h9[1..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[12]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[9]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh0_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[14..12]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh1_h5[6..4]     ; Input ; Info     ; Stuck at GND ;
; wh1_h5[2..1]     ; Input ; Info     ; Stuck at GND ;
; wh1_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h5[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[11]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[3]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[14..13]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[10..8]    ; Input ; Info     ; Stuck at GND ;
; wh1_h6[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh1_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh1_h6[31]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[30]       ; Input ; Info     ; Stuck at GND ;
; wh1_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h6[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[7]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh1_h7[4..1]     ; Input ; Info     ; Stuck at GND ;
; wh1_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[12]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[11]       ; Input ; Info     ; Stuck at GND ;
; wh1_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh1_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[5]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[14..11]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[1..0]     ; Input ; Info     ; Stuck at GND ;
; wh1_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h8[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[7]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[6]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[5]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[4]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[3]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[2]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[2..1]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[8..6]     ; Input ; Info     ; Stuck at GND ;
; wh1_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[11]       ; Input ; Info     ; Stuck at GND ;
; wh1_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh1_h9[0]        ; Input ; Info     ; Stuck at GND ;
; wh2_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[14..11]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh2_h5[4..1]     ; Input ; Info     ; Stuck at GND ;
; wh2_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh2_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[16]       ; Input ; Info     ; Stuck at GND ;
; wh2_h5[15]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[5]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[2..0]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[12..9]    ; Input ; Info     ; Stuck at GND ;
; wh2_h6[6..3]     ; Input ; Info     ; Stuck at GND ;
; wh2_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[13]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[14..13]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[10..5]    ; Input ; Info     ; Stuck at GND ;
; wh2_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[16]       ; Input ; Info     ; Stuck at GND ;
; wh2_h7[15]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[4]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[6..4]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[11]       ; Input ; Info     ; Stuck at GND ;
; wh2_h8[10]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[9]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[8]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[7]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh2_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[12]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[11]       ; Input ; Info     ; Stuck at GND ;
; wh2_h9[10]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[9]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[4]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[0]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[3..2]     ; Input ; Info     ; Stuck at GND ;
; wh3_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[14]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[9]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[7]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[6]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[5]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[4]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh3_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h6[31]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[30]       ; Input ; Info     ; Stuck at GND ;
; wh3_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[12]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[9]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[8]        ; Input ; Info     ; Stuck at GND ;
; wh3_h6[7]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[6..5]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[12..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[4..3]     ; Input ; Info     ; Stuck at GND ;
; wh3_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[13]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[7]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[14..11]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[6..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[10..7]    ; Input ; Info     ; Stuck at GND ;
; wh3_h8[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[9..7]     ; Input ; Info     ; Stuck at GND ;
; wh3_h9[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h9[31]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[30]       ; Input ; Info     ; Stuck at GND ;
; wh3_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[14]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[6]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[5]        ; Input ; Info     ; Stuck at GND ;
; wh4_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[11..9]    ; Input ; Info     ; Stuck at GND ;
; wh4_h5[7..5]     ; Input ; Info     ; Stuck at GND ;
; wh4_h5[3..1]     ; Input ; Info     ; Stuck at GND ;
; wh4_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh4_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[12]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[4]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[8..7]     ; Input ; Info     ; Stuck at GND ;
; wh4_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[12]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[9]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[5]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[4]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[3]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[2]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[1]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[0]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[9..7]     ; Input ; Info     ; Stuck at GND ;
; wh4_h7[5..2]     ; Input ; Info     ; Stuck at GND ;
; wh4_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[11]       ; Input ; Info     ; Stuck at GND ;
; wh4_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[2..0]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[20..15]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[6..3]     ; Input ; Info     ; Stuck at GND ;
; wh4_h8[14]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[10]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[9]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[9..8]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[20..17]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[15..14]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[12..10]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[5..3]     ; Input ; Info     ; Stuck at GND ;
; wh4_h9[16]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[13]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[7]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[1]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[0]        ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[9..8]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[20..19] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[17..14] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[12..10] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out0[18]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[13]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh5_out0[2]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[1]      ; Input ; Info     ; Stuck at GND ;
; wh5_out0[0]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[2..1]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[20..18] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[16..15] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[12..11] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out1[31]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[30]     ; Input ; Info     ; Stuck at GND ;
; wh5_out1[17]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh5_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh5_out1[0]      ; Input ; Info     ; Stuck at GND ;
; wh5_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[8..7]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[20..18] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[13..11] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out2[15]     ; Input ; Info     ; Stuck at GND ;
; wh5_out2[14]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[10]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[9]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[20..18] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[12..11] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh6_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh6_out0[10]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[9]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[8]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[2]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[1]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[0]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[20..13] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[11..10] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[6..4]   ; Input ; Info     ; Stuck at GND ;
; wh6_out1[2..0]   ; Input ; Info     ; Stuck at GND ;
; wh6_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[9]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[8]      ; Input ; Info     ; Stuck at GND ;
; wh6_out1[7]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[3]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[13..12] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[1..0]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[20..14] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[11..10] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[7..6]   ; Input ; Info     ; Stuck at GND ;
; wh6_out2[3..2]   ; Input ; Info     ; Stuck at GND ;
; wh6_out2[31]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[30]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[20..19] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[1..0]   ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[18..17] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[12..11] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[8..6]   ; Input ; Info     ; Stuck at GND ;
; wh7_out0[4..2]   ; Input ; Info     ; Stuck at GND ;
; wh7_out0[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[21]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[16]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[5]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[19..18] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[16..13] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[5..4]   ; Input ; Info     ; Stuck at GND ;
; wh7_out1[2..0]   ; Input ; Info     ; Stuck at GND ;
; wh7_out1[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[21]     ; Input ; Info     ; Stuck at GND ;
; wh7_out1[20]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[17]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[11]     ; Input ; Info     ; Stuck at GND ;
; wh7_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh7_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh7_out1[6]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[3]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[8..7]   ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[21..18] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[16..15] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh7_out2[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[17]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[14]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[13]     ; Input ; Info     ; Stuck at GND ;
; wh7_out2[12]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[11]     ; Input ; Info     ; Stuck at GND ;
; wh7_out2[10]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[9]      ; Input ; Info     ; Stuck at GND ;
; wh7_out2[2]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[1]      ; Input ; Info     ; Stuck at GND ;
; wh7_out2[0]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[20..19] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[17..15] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh8_out0[18]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[14]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[13]     ; Input ; Info     ; Stuck at GND ;
; wh8_out0[12]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[11]     ; Input ; Info     ; Stuck at GND ;
; wh8_out0[8]      ; Input ; Info     ; Stuck at GND ;
; wh8_out0[7]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[20..18] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[15..14] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[12..11] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[8..7]   ; Input ; Info     ; Stuck at GND ;
; wh8_out1[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh8_out1[13]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[6]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[5]      ; Input ; Info     ; Stuck at GND ;
; wh8_out1[4]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[3]      ; Input ; Info     ; Stuck at GND ;
; wh8_out1[2]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[16..15] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[20..17] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[14..12] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[10..8]  ; Input ; Info     ; Stuck at GND ;
; wh8_out2[6..5]   ; Input ; Info     ; Stuck at GND ;
; wh8_out2[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh8_out2[11]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[7]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[4]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[3]      ; Input ; Info     ; Stuck at GND ;
; wh8_out2[2]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[20..17] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[5..3]   ; Input ; Info     ; Stuck at GND ;
; wh9_out0[16]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[14]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[13]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[10]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[9]      ; Input ; Info     ; Stuck at GND ;
; wh9_out0[8]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh9_out0[6]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[20..19] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[17..15] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh9_out1[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh9_out1[18]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[14]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[13]     ; Input ; Info     ; Stuck at GND ;
; wh9_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh9_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh9_out1[2]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[10..7]  ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[20..18] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[14..13] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[6..5]   ; Input ; Info     ; Stuck at GND ;
; wh9_out2[17]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[16]     ; Input ; Info     ; Stuck at GND ;
; wh9_out2[15]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out2[4]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[3]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:c1"                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 973                         ;
;     ENA               ; 279                         ;
;     ENA SCLR          ; 26                          ;
;     ENA SLD           ; 72                          ;
;     SCLR              ; 17                          ;
;     SLD               ; 32                          ;
;     plain             ; 547                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1708                        ;
;     arith             ; 316                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 184                         ;
;     normal            ; 1392                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 443                         ;
;         4 data inputs ; 786                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 4.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 29 08:29:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fpgabrain.vhdl
    Info (12022): Found design unit 1: fpgabrain-bhv File: G:/fpga-brain/fpgabrain.vhdl Line: 31
    Info (12023): Found entity 1: fpgabrain File: G:/fpga-brain/fpgabrain.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN File: G:/fpga-brain/VGA.vhd Line: 14
    Info (12023): Found entity 1: VGA File: G:/fpga-brain/VGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: G:/fpga-brain/SYNC.vhd Line: 14
    Info (12023): Found entity 1: SYNC File: G:/fpga-brain/SYNC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: G:/fpga-brain/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: G:/fpga-brain/pll.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.bdf
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file sum8.bdf
    Info (12023): Found entity 1: sum8
Info (12021): Found 2 design units, including 1 entities, in source file net.vhd
    Info (12022): Found design unit 1: net-bhv File: G:/fpga-brain/net.vhd Line: 99
    Info (12023): Found entity 1: net File: G:/fpga-brain/net.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file neuron.vhd
    Info (12022): Found design unit 1: neuron-bdf_type File: G:/fpga-brain/neuron.vhd Line: 25
    Info (12023): Found entity 1: neuron File: G:/fpga-brain/neuron.vhd Line: 7
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mul.vhd
    Info (12022): Found design unit 1: altfp_mul_altfp_mult_trn-RTL File: G:/fpga-brain/altfp_mul.vhd Line: 56
    Info (12022): Found design unit 2: altfp_mul-RTL File: G:/fpga-brain/altfp_mul.vhd Line: 1433
    Info (12023): Found entity 1: altfp_mul_altfp_mult_trn File: G:/fpga-brain/altfp_mul.vhd Line: 46
    Info (12023): Found entity 2: altfp_mul File: G:/fpga-brain/altfp_mul.vhd Line: 1422
Info (12021): Found 44 design units, including 22 entities, in source file altfp_addsub.vhd
    Info (12022): Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 59
    Info (12022): Found design unit 2: altfp_addsub_altbarrel_shift_olb-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 314
    Info (12022): Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 557
    Info (12022): Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 579
    Info (12022): Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 633
    Info (12022): Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 704
    Info (12022): Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 724
    Info (12022): Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 781
    Info (12022): Found design unit 9: altfp_addsub_altpriority_encoder_r08-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 844
    Info (12022): Found design unit 10: altfp_addsub_altpriority_encoder_rf8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 912
    Info (12022): Found design unit 11: altfp_addsub_altpriority_encoder_qb6-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 971
    Info (12022): Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1055
    Info (12022): Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1081
    Info (12022): Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1135
    Info (12022): Found design unit 15: altfp_addsub_altpriority_encoder_fj8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1195
    Info (12022): Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1270
    Info (12022): Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1294
    Info (12022): Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1351
    Info (12022): Found design unit 19: altfp_addsub_altpriority_encoder_f48-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1414
    Info (12022): Found design unit 20: altfp_addsub_altpriority_encoder_e48-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1477
    Info (12022): Found design unit 21: altfp_addsub_altfp_add_sub_55j-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1545
    Info (12022): Found design unit 22: altfp_addsub-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 4772
    Info (12023): Found entity 1: altfp_addsub_altbarrel_shift_35e File: G:/fpga-brain/altfp_addsub.vhd Line: 47
    Info (12023): Found entity 2: altfp_addsub_altbarrel_shift_olb File: G:/fpga-brain/altfp_addsub.vhd Line: 305
    Info (12023): Found entity 3: altfp_addsub_altpriority_encoder_3e8 File: G:/fpga-brain/altfp_addsub.vhd Line: 548
    Info (12023): Found entity 4: altfp_addsub_altpriority_encoder_6e8 File: G:/fpga-brain/altfp_addsub.vhd Line: 570
    Info (12023): Found entity 5: altfp_addsub_altpriority_encoder_be8 File: G:/fpga-brain/altfp_addsub.vhd Line: 624
    Info (12023): Found entity 6: altfp_addsub_altpriority_encoder_3v7 File: G:/fpga-brain/altfp_addsub.vhd Line: 696
    Info (12023): Found entity 7: altfp_addsub_altpriority_encoder_6v7 File: G:/fpga-brain/altfp_addsub.vhd Line: 716
    Info (12023): Found entity 8: altfp_addsub_altpriority_encoder_bv7 File: G:/fpga-brain/altfp_addsub.vhd Line: 773
    Info (12023): Found entity 9: altfp_addsub_altpriority_encoder_r08 File: G:/fpga-brain/altfp_addsub.vhd Line: 836
    Info (12023): Found entity 10: altfp_addsub_altpriority_encoder_rf8 File: G:/fpga-brain/altfp_addsub.vhd Line: 903
    Info (12023): Found entity 11: altfp_addsub_altpriority_encoder_qb6 File: G:/fpga-brain/altfp_addsub.vhd Line: 963
    Info (12023): Found entity 12: altfp_addsub_altpriority_encoder_nh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1046
    Info (12023): Found entity 13: altfp_addsub_altpriority_encoder_qh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1072
    Info (12023): Found entity 14: altfp_addsub_altpriority_encoder_vh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1126
    Info (12023): Found entity 15: altfp_addsub_altpriority_encoder_fj8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1186
    Info (12023): Found entity 16: altfp_addsub_altpriority_encoder_n28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1262
    Info (12023): Found entity 17: altfp_addsub_altpriority_encoder_q28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1286
    Info (12023): Found entity 18: altfp_addsub_altpriority_encoder_v28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1343
    Info (12023): Found entity 19: altfp_addsub_altpriority_encoder_f48 File: G:/fpga-brain/altfp_addsub.vhd Line: 1406
    Info (12023): Found entity 20: altfp_addsub_altpriority_encoder_e48 File: G:/fpga-brain/altfp_addsub.vhd Line: 1469
    Info (12023): Found entity 21: altfp_addsub_altfp_add_sub_55j File: G:/fpga-brain/altfp_addsub.vhd Line: 1535
    Info (12023): Found entity 22: altfp_addsub File: G:/fpga-brain/altfp_addsub.vhd Line: 4761
Info (12021): Found 4 design units, including 2 entities, in source file altfpcompm.vhd
    Info (12022): Found design unit 1: altfpcompM_altfp_compare_58b-RTL File: G:/fpga-brain/altfpcompM.vhd Line: 56
    Info (12022): Found design unit 2: altfpcompm-RTL File: G:/fpga-brain/altfpcompM.vhd Line: 1021
    Info (12023): Found entity 1: altfpcompM_altfp_compare_58b File: G:/fpga-brain/altfpcompM.vhd Line: 46
    Info (12023): Found entity 2: altfpcompM File: G:/fpga-brain/altfpcompM.vhd Line: 1010
Info (12021): Found 2 design units, including 1 entities, in source file ram1port.vhd
    Info (12022): Found design unit 1: ram1port-SYN File: G:/fpga-brain/ram1port.vhd Line: 54
    Info (12023): Found entity 1: ram1port File: G:/fpga-brain/ram1port.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram16.vhd
    Info (12022): Found design unit 1: ram16-bhv File: G:/fpga-brain/ram16.vhd Line: 37
    Info (12023): Found entity 1: ram16 File: G:/fpga-brain/ram16.vhd Line: 6
Info (12127): Elaborating entity "fpgabrain" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at fpgabrain.vhdl(179): used implicit default value for signal "areset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/fpga-brain/fpgabrain.vhdl Line: 179
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(180): object "locked" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 180
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(183): used explicit default value for signal "i0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 183
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(184): used explicit default value for signal "i1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 184
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(185): used explicit default value for signal "i2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 185
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(186): used explicit default value for signal "i3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 186
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(187): used explicit default value for signal "i4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 187
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(188): used explicit default value for signal "wi0_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 188
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal "wi0_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 189
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal "wi0_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 190
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal "wi0_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 191
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal "wi0_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 192
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal "wi1_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 193
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal "wi1_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 194
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal "wi1_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 195
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal "wi1_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 196
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal "wi1_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 197
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal "wi2_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 198
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal "wi2_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 199
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal "wi2_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 200
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal "wi2_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 201
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal "wi2_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 202
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal "wi3_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 203
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal "wi3_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 204
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal "wi3_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 205
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal "wi3_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 206
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal "wi3_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 207
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal "wi4_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 208
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal "wi4_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 209
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal "wi4_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 210
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(211): used explicit default value for signal "wi4_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 211
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(212): used explicit default value for signal "wi4_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 212
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal "wh0_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 214
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal "wh0_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 215
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal "wh0_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 216
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal "wh0_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 217
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal "wh0_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 218
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(219): used explicit default value for signal "wh1_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 219
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal "wh1_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 220
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal "wh1_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 221
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal "wh1_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 222
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal "wh1_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 223
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal "wh2_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 224
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal "wh2_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 225
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal "wh2_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 226
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal "wh2_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 227
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal "wh2_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 228
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal "wh3_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 229
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal "wh3_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 230
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal "wh3_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 231
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal "wh3_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 232
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal "wh3_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 233
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal "wh4_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 234
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal "wh4_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 235
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal "wh4_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(237): used explicit default value for signal "wh4_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 237
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(238): used explicit default value for signal "wh4_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 238
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal "wh5_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 240
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal "wh5_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 241
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal "wh5_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 242
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal "wh6_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 243
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal "wh6_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 244
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(245): used explicit default value for signal "wh6_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 245
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal "wh7_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 246
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal "wh7_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 247
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal "wh7_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 248
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal "wh8_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 249
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal "wh8_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 250
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal "wh8_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 251
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal "wh9_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 252
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(253): used explicit default value for signal "wh9_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 253
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(254): used explicit default value for signal "wh9_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 254
Info (12128): Elaborating entity "pll" for hierarchy "pll:c1" File: G:/fpga-brain/fpgabrain.vhdl Line: 272
Info (12128): Elaborating entity "altpll" for hierarchy "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 148
Info (12133): Instantiated megafunction "pll:c1|altpll:altpll_component" with the following parameter: File: G:/fpga-brain/pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "56"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "149"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: pll_altpll1 File: G:/fpga-brain/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "pll_altpll1" for hierarchy "pll:c1|altpll:altpll_component|pll_altpll1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ram16" for hierarchy "ram16:c2" File: G:/fpga-brain/fpgabrain.vhdl Line: 276
Info (12128): Elaborating entity "net" for hierarchy "net:c3" File: G:/fpga-brain/fpgabrain.vhdl Line: 278
Warning (10540): VHDL Signal Declaration warning at net.vhd(103): used explicit default value for signal "s_addrCol" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at net.vhd(136): object "adjMatrixNeuronId" assigned a value but never read File: G:/fpga-brain/net.vhd Line: 136
Warning (10036): Verilog HDL or VHDL warning at net.vhd(139): object "adjMatrixNeuronIdInv" assigned a value but never read File: G:/fpga-brain/net.vhd Line: 139
Warning (10540): VHDL Signal Declaration warning at net.vhd(151): used explicit default value for signal "linksArray" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 151
Warning (10540): VHDL Signal Declaration warning at net.vhd(162): used explicit default value for signal "linksArraySize" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 162
Warning (10540): VHDL Signal Declaration warning at net.vhd(185): used explicit default value for signal "childLayerArray" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 185
Warning (10540): VHDL Signal Declaration warning at net.vhd(200): used explicit default value for signal "neuronsLayerArrayArray" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 200
Warning (10540): VHDL Signal Declaration warning at net.vhd(208): used explicit default value for signal "neuronsLayerSizeArray" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 208
Warning (10540): VHDL Signal Declaration warning at net.vhd(213): used explicit default value for signal "neuronSize" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 213
Warning (10540): VHDL Signal Declaration warning at net.vhd(214): used explicit default value for signal "neuronAdjRAMrowSize" because signal was never assigned a value File: G:/fpga-brain/net.vhd Line: 214
Warning (10542): VHDL Variable Declaration warning at net.vhd(235): used initial value expression for variable "adjNeuronIdColStartAddr" because variable was never assigned a value File: G:/fpga-brain/net.vhd Line: 235
Info (12128): Elaborating entity "altfp_mul" for hierarchy "net:c3|altfp_mul:c0" File: G:/fpga-brain/net.vhd Line: 230
Info (12128): Elaborating entity "altfp_mul_altfp_mult_trn" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component" File: G:/fpga-brain/altfp_mul.vhd Line: 1451
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1294
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1294
Info (12133): Instantiated megafunction "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder" with the following parameter: File: G:/fpga-brain/altfp_mul.vhd Line: 1294
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf
    Info (12023): Found entity 1: add_sub_tdj File: G:/fpga-brain/db/add_sub_tdj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tdj" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1325
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1325
Info (12133): Instantiated megafunction "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: G:/fpga-brain/altfp_mul.vhd Line: 1325
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf
    Info (12023): Found entity 1: add_sub_i5h File: G:/fpga-brain/db/add_sub_i5h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i5h" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: G:/fpga-brain/altfp_mul.vhd Line: 1337
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" File: G:/fpga-brain/altfp_mul.vhd Line: 1337
Info (12133): Instantiated megafunction "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: G:/fpga-brain/altfp_mul.vhd Line: 1337
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg File: G:/fpga-brain/db/add_sub_0lg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1351
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder" File: G:/fpga-brain/altfp_mul.vhd Line: 1351
Info (12133): Instantiated megafunction "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder" with the following parameter: File: G:/fpga-brain/altfp_mul.vhd Line: 1351
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf
    Info (12023): Found entity 1: add_sub_uqg File: G:/fpga-brain/db/add_sub_uqg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uqg" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: G:/fpga-brain/altfp_mul.vhd Line: 1396
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult" File: G:/fpga-brain/altfp_mul.vhd Line: 1396
Info (12133): Instantiated megafunction "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult" with the following parameter: File: G:/fpga-brain/altfp_mul.vhd Line: 1396
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf
    Info (12023): Found entity 1: mult_5ks File: G:/fpga-brain/db/mult_5ks.tdf Line: 33
Info (12128): Elaborating entity "mult_5ks" for hierarchy "net:c3|altfp_mul:c0|altfp_mul_altfp_mult_trn:altfp_mul_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "altfp_addsub" for hierarchy "net:c3|altfp_addsub:c1" File: G:/fpga-brain/net.vhd Line: 231
Info (12128): Elaborating entity "altfp_addsub_altfp_add_sub_55j" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component" File: G:/fpga-brain/altfp_addsub.vhd Line: 4790
Info (12128): Elaborating entity "altfp_addsub_altbarrel_shift_35e" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_35e:lbarrel_shift" File: G:/fpga-brain/altfp_addsub.vhd Line: 3974
Info (12128): Elaborating entity "altfp_addsub_altbarrel_shift_olb" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altbarrel_shift_olb:rbarrel_shift" File: G:/fpga-brain/altfp_addsub.vhd Line: 3984
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_qb6" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt" File: G:/fpga-brain/altfp_addsub.vhd Line: 3991
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_r08" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7" File: G:/fpga-brain/altfp_addsub.vhd Line: 998
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_be8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10" File: G:/fpga-brain/altfp_addsub.vhd Line: 881
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_6e8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11" File: G:/fpga-brain/altfp_addsub.vhd Line: 655
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_3e8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_be8:altpriority_encoder10|altfp_addsub_altpriority_encoder_6e8:altpriority_encoder11|altfp_addsub_altpriority_encoder_3e8:altpriority_encoder13" File: G:/fpga-brain/altfp_addsub.vhd Line: 601
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_bv7" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9" File: G:/fpga-brain/altfp_addsub.vhd Line: 887
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_6v7" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15" File: G:/fpga-brain/altfp_addsub.vhd Line: 808
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_3v7" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_r08:altpriority_encoder7|altfp_addsub_altpriority_encoder_bv7:altpriority_encoder9|altfp_addsub_altpriority_encoder_6v7:altpriority_encoder15|altfp_addsub_altpriority_encoder_3v7:altpriority_encoder17" File: G:/fpga-brain/altfp_addsub.vhd Line: 751
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_rf8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_qb6:leading_zeroes_cnt|altfp_addsub_altpriority_encoder_rf8:altpriority_encoder8" File: G:/fpga-brain/altfp_addsub.vhd Line: 1013
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_e48" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt" File: G:/fpga-brain/altfp_addsub.vhd Line: 3997
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_fj8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21" File: G:/fpga-brain/altfp_addsub.vhd Line: 1514
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_vh8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23" File: G:/fpga-brain/altfp_addsub.vhd Line: 1227
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_qh8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25" File: G:/fpga-brain/altfp_addsub.vhd Line: 1167
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_nh8" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_fj8:altpriority_encoder21|altfp_addsub_altpriority_encoder_vh8:altpriority_encoder23|altfp_addsub_altpriority_encoder_qh8:altpriority_encoder25|altfp_addsub_altpriority_encoder_nh8:altpriority_encoder27" File: G:/fpga-brain/altfp_addsub.vhd Line: 1107
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_f48" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22" File: G:/fpga-brain/altfp_addsub.vhd Line: 1520
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_v28" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30" File: G:/fpga-brain/altfp_addsub.vhd Line: 1457
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_q28" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32" File: G:/fpga-brain/altfp_addsub.vhd Line: 1394
Info (12128): Elaborating entity "altfp_addsub_altpriority_encoder_n28" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altfp_addsub_altpriority_encoder_e48:trailing_zeros_cnt|altfp_addsub_altpriority_encoder_f48:altpriority_encoder22|altfp_addsub_altpriority_encoder_v28:altpriority_encoder30|altfp_addsub_altpriority_encoder_q28:altpriority_encoder32|altfp_addsub_altpriority_encoder_n28:altpriority_encoder34" File: G:/fpga-brain/altfp_addsub.vhd Line: 1331
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4514
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4514
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4514
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf
    Info (12023): Found entity 1: add_sub_lcg File: G:/fpga-brain/db/add_sub_lcg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_lcg" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2" File: G:/fpga-brain/altfp_addsub.vhd Line: 4525
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2" File: G:/fpga-brain/altfp_addsub.vhd Line: 4525
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub2" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4525
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3" File: G:/fpga-brain/altfp_addsub.vhd Line: 4536
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3" File: G:/fpga-brain/altfp_addsub.vhd Line: 4536
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4536
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf
    Info (12023): Found entity 1: add_sub_icg File: G:/fpga-brain/db/add_sub_icg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_icg" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4" File: G:/fpga-brain/altfp_addsub.vhd Line: 4547
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4" File: G:/fpga-brain/altfp_addsub.vhd Line: 4547
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4547
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf
    Info (12023): Found entity 1: add_sub_kbg File: G:/fpga-brain/db/add_sub_kbg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kbg" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5" File: G:/fpga-brain/altfp_addsub.vhd Line: 4558
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5" File: G:/fpga-brain/altfp_addsub.vhd Line: 4558
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4558
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf
    Info (12023): Found entity 1: add_sub_kpj File: G:/fpga-brain/db/add_sub_kpj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_kpj" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6" File: G:/fpga-brain/altfp_addsub.vhd Line: 4574
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6" File: G:/fpga-brain/altfp_addsub.vhd Line: 4574
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:add_sub6" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4574
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower" File: G:/fpga-brain/altfp_addsub.vhd Line: 4595
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower" File: G:/fpga-brain/altfp_addsub.vhd Line: 4595
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4595
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ql.tdf
    Info (12023): Found entity 1: add_sub_3ql File: G:/fpga-brain/db/add_sub_3ql.tdf Line: 25
Info (12128): Elaborating entity "add_sub_3ql" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0" File: G:/fpga-brain/altfp_addsub.vhd Line: 4613
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0" File: G:/fpga-brain/altfp_addsub.vhd Line: 4613
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4613
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8bl.tdf
    Info (12023): Found entity 1: add_sub_8bl File: G:/fpga-brain/db/add_sub_8bl.tdf Line: 25
Info (12128): Elaborating entity "add_sub_8bl" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4630
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4630
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4630
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0" File: G:/fpga-brain/altfp_addsub.vhd Line: 4675
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0" File: G:/fpga-brain/altfp_addsub.vhd Line: 4675
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4675
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4692
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4692
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4692
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: G:/fpga-brain/altfp_addsub.vhd Line: 4719
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: G:/fpga-brain/altfp_addsub.vhd Line: 4719
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4719
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf
    Info (12023): Found entity 1: add_sub_qrg File: G:/fpga-brain/db/add_sub_qrg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qrg" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4731
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: G:/fpga-brain/altfp_addsub.vhd Line: 4731
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4731
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf
    Info (12023): Found entity 1: add_sub_34h File: G:/fpga-brain/db/add_sub_34h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34h" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator" File: G:/fpga-brain/altfp_addsub.vhd Line: 4743
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator" File: G:/fpga-brain/altfp_addsub.vhd Line: 4743
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: G:/fpga-brain/altfp_addsub.vhd Line: 4743
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf
    Info (12023): Found entity 1: cmpr_7rh File: G:/fpga-brain/db/cmpr_7rh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7rh" for hierarchy "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:c4" File: G:/fpga-brain/fpgabrain.vhdl Line: 297
Info (12128): Elaborating entity "SYNC" for hierarchy "VGA:c4|SYNC:C1" File: G:/fpga-brain/VGA.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal "WW" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal "HH" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal "HFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal "HS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal "HBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal "VFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal "VS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(22): used explicit default value for signal "VBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 22
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "net:c3|adjMatrixLinkWeight_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "net:c3|linksWeightArray" is uninferred due to inappropriate RAM size File: G:/fpga-brain/net.vhd Line: 165
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "net:c3|adjMatrixLinkWeight_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 36
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 36
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|sign_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
Info (12130): Elaborated megafunction instantiation "net:c3|altsyncram:adjMatrixLinkWeight_rtl_0"
Info (12133): Instantiated megafunction "net:c3|altsyncram:adjMatrixLinkWeight_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "36"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "36"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epd1.tdf
    Info (12023): Found entity 1: altsyncram_epd1 File: G:/fpga-brain/db/altsyncram_epd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0"
Info (12133): Instantiated megafunction "net:c3|altfp_addsub:c1|altfp_addsub_altfp_add_sub_55j:altfp_addsub_altfp_add_sub_55j_component|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf
    Info (12023): Found entity 1: shift_taps_b6m File: G:/fpga-brain/db/shift_taps_b6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l31.tdf
    Info (12023): Found entity 1: altsyncram_1l31 File: G:/fpga-brain/db/altsyncram_1l31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: G:/fpga-brain/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: G:/fpga-brain/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: G:/fpga-brain/db/cmpr_ogc.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RA[8]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[9]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[11]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[12]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "CS" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 23
    Warning (13410): Pin "BA[0]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 27
    Warning (13410): Pin "BA[1]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2184 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2084 logic cells
    Info (21064): Implemented 47 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Thu Aug 29 08:29:32 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:28


