

================================================================
== Vivado HLS Report for 'alveo_hls4ml'
================================================================
* Date:           Thu Jul 21 13:54:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type   |
    +---------+---------+----------+----------+-------+--------+----------+
    |   434285|   434385| 2.171 ms | 2.172 ms |  55442|  431882| dataflow |
    +---------+---------+----------+----------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+----------+
        |                                                                                    |                                                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline |
        |                                      Instance                                      |                                      Module                                     |   min   |   max   |    min    |    max    |  min  |   max  |   Type   |
        +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+----------+
        |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config45_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config45_s                    |     4953|     4953| 24.765 us | 24.765 us |   4953|    4953|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config40_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config40_s                 |     6451|    70451| 32.255 us |  0.352 ms |   6451|   70451|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config36_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config36_s                 |     3251|    38451| 16.255 us |  0.192 ms |   3251|   38451|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config31_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config31_s                 |     9361|   101521| 46.805 us |  0.508 ms |   9361|  101521|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config35_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config35_s          |     8191|    13693| 40.955 us | 68.465 us |   8191|   13693|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config49_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config49_s                    |      770|      770|  3.850 us |  3.850 us |    770|     770|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config27_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config27_s                 |     4753|    55441| 23.765 us |  0.277 ms |   4753|   55441|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config26_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config26_s          |    12013|    24207| 60.065 us |  0.121 ms |  12013|   24207|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config22_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config22_s                 |    15841|   169441| 79.205 us |  0.847 ms |  15841|  169441|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config17_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config17_s          |    25705|    52165|  0.129 ms |  0.261 ms |  25705|   52165|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config18_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config18_s                 |     8161|    92641| 40.805 us |  0.463 ms |   8161|   92641|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config8_U0             |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config8_s           |    55441|   113961|  0.277 ms |  0.570 ms |  55441|  113961|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config13_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config13_s                 |    29581|   307981|  0.148 ms |  1.540 ms |  29581|  307981|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config9_U0                    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config9_s                  |    15661|   168781| 78.305 us |  0.844 ms |  15661|  168781|   none   |
        |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config4_U0                    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config4_s                  |    21241|   431881|  0.106 ms |  2.159 ms |  21241|  431881|   none   |
        |Block_codeRepl56_proc5_U0                                                           |Block_codeRepl56_proc5                                                           |     2471|     2471| 12.355 us | 12.355 us |   2471|    2471|   none   |
        |normalize_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config3_U0                     |normalize_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config3_s                   |    24641|    24641|  0.123 ms |  0.123 ms |  24641|   24641|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config53_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config53_s                    |      513|      513|  2.565 us |  2.565 us |    513|     513|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config56_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config56_s               |    14395|    14395| 71.975 us | 71.975 us |  14395|   14395|   none   |
        |Loop_1_proc671_U0                                                                   |Loop_1_proc671                                                                   |     3081|     3081| 15.405 us | 15.405 us |   3081|    3081|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config57_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config57_s               |    13923|    13923| 69.615 us | 69.615 us |  13923|   13923|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config58_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config58_s               |    27843|    27843|  0.139 ms |  0.139 ms |  27843|   27843|   none   |
        |resize_nearest_me_ap_fixed_10_6_5_3_0_config2_U0                                    |resize_nearest_me_ap_fixed_10_6_5_3_0_config2_s                                  |    12322|    12322| 61.610 us | 61.610 us |  12322|   12322|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config59_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config59_s               |     7683|     7683| 38.415 us | 38.415 us |   7683|    7683|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config60_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config60_s               |    15363|    15363| 76.815 us | 76.815 us |  15363|   15363|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config61_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config61_s               |     4611|     4611| 23.055 us | 23.055 us |   4611|    4611|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config62_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config62_s               |     9219|     9219| 46.095 us | 46.095 us |   9219|    9219|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config7_U0                     |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config7_s                   |    49282|    49282|  0.246 ms |  0.246 ms |  49282|   49282|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config12_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config12_s                  |    24194|    24194|  0.121 ms |  0.121 ms |  24194|   24194|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config16_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config16_s                  |    24194|    24194|  0.121 ms |  0.121 ms |  24194|   24194|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config63_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config63_s               |     3203|     3203| 16.015 us | 16.015 us |   3203|    3203|   none   |
        |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config64_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config64_s               |     6403|     6403| 32.015 us | 32.015 us |   6403|    6403|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config21_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config21_s                  |    11650|    11650| 58.250 us | 58.250 us |  11650|   11650|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config25_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config25_s                  |    11650|    11650| 58.250 us | 58.250 us |  11650|   11650|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config30_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config30_s                  |     5378|     5378| 26.890 us | 26.890 us |   5378|    5378|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config34_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config34_s                  |     5378|     5378| 26.890 us | 26.890 us |   5378|    5378|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config39_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config39_s                  |     2306|     2306| 11.530 us | 11.530 us |   2306|    2306|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config43_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config43_s                  |     2306|     2306| 11.530 us | 11.530 us |   2306|    2306|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config48_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config48_s                  |      258|      258|  1.290 us |  1.290 us |    258|     258|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config52_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config52_s                  |      258|      258|  1.290 us |  1.290 us |    258|     258|   none   |
        |Block_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi6ELb1ELS0_5_U0  |Block_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi6ELb1ELS0_5  |        8|        8| 40.000 ns | 40.000 ns |      8|       8|   none   |
        |relu_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_relu_config55_U0                    |relu_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_relu_config55_s                  |        0|        0|    0 ns   |    0 ns   |      1|       1| function |
        +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |       36|      -|     2181|    3017|    -|
|Instance             |     1525|      0|   466407|  549110|    0|
|Memory               |        4|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        3|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |     1565|      0|   468591|  552129|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |      116|      0|       53|     126|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |       58|      0|       26|      63|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |                                      Instance                                      |                                      Module                                     | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Block_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi6ELb1ELS0_5_U0  |Block_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi6ELb1ELS0_5  |        0|      0|      83|    118|    0|
    |Block_codeRepl56_proc5_U0                                                           |Block_codeRepl56_proc5                                                           |        0|      0|    2490|   4433|    0|
    |Loop_1_proc671_U0                                                                   |Loop_1_proc671                                                                   |        0|      0|      48|    171|    0|
    |alveo_hls4ml_control_s_axi_U                                                        |alveo_hls4ml_control_s_axi                                                       |        0|      0|     176|    296|    0|
    |alveo_hls4ml_gmem_m_axi_U                                                           |alveo_hls4ml_gmem_m_axi                                                          |        2|      0|     537|    677|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config13_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config13_s                 |        9|      0|   14752|  11439|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config18_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config18_s                 |       18|      0|   16124|  15013|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config22_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config22_s                 |       36|      0|   29213|  18434|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config27_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config27_s                 |       71|      0|   31963|  25569|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config31_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config31_s                 |      107|      0|   58140|  30005|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config36_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config36_s                 |      214|      0|   63640|  44292|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config40_U0                   |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config40_s                 |      356|      0|  115993|  52984|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config4_U0                    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config4_s                  |        5|      0|    5046|   6632|    0|
    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config9_U0                    |conv_2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config9_s                  |        9|      0|    8207|   8955|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config45_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config45_s                    |      356|      0|   40150|  92253|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config49_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config49_s                    |       71|      0|   16061|  38089|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config53_U0                      |dense_large_stream_me_ap_fixed_ap_fixed_10_6_5_3_0_config53_s                    |        1|      0|    2882|   2765|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config12_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config12_s                  |        0|      0|      23|    142|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config16_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config16_s                  |        0|      0|      23|    142|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config21_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config21_s                  |        0|      0|      22|    141|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config25_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config25_s                  |        0|      0|      22|    141|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config30_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config30_s                  |        0|      0|      21|    140|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config34_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config34_s                  |        0|      0|      21|    140|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config39_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config39_s                  |        0|      0|      20|    139|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config43_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config43_s                  |        0|      0|      20|    139|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config48_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config48_s                  |        0|      0|      17|    136|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config52_U0                    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config52_s                  |        0|      0|      17|    136|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config7_U0                     |leaky_relu_me_ap_fixed_ap_fixed_10_6_5_3_0_LeakyReLU_config7_s                   |        0|      0|      24|    143|    0|
    |normalize_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config3_U0                     |normalize_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config3_s                   |        0|      0|      43|   2893|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config17_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config17_s          |       36|      0|    6746|  37204|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config26_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config26_s          |       72|      0|   12990|  47357|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config35_U0            |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config35_s          |      144|      0|   33236|  62219|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config8_U0             |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_10_6_5_3_0_config8_s           |       18|      0|    3622|  32634|    0|
    |relu_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_relu_config55_U0                    |relu_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_relu_config55_s                  |        0|      0|       2|     51|    0|
    |resize_nearest_me_ap_fixed_10_6_5_3_0_config2_U0                                    |resize_nearest_me_ap_fixed_10_6_5_3_0_config2_s                                  |        0|      0|      87|    242|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config56_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config56_s               |        0|      0|      90|    370|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config57_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config57_s               |        0|      0|     122|    524|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config58_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config58_s               |        0|      0|     202|    876|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config59_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config59_s               |        0|      0|     194|    868|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config60_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config60_s               |        0|      0|     354|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config61_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config61_s               |        0|      0|     350|   1588|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config62_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config62_s               |        0|      0|     670|   2352|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config63_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config63_s               |        0|      0|     662|   2340|    0|
    |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config64_U0                 |zeropad2d_cl_me_ap_fixed_10_6_5_3_0_ap_fixed_10_6_5_3_0_config64_s               |        0|      0|    1302|   2340|    0|
    +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Total                                                                               |                                                                                 |     1525|      0|  466407| 549110|    0|
    +------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_bigbuf_V_U  |alveo_hls4ml_in_bigbuf_V  |        4|  0|   0|    0|  2464|   16|     2|        78848|
    +---------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                          |        4|  0|   0|    0|  2464|   16|     2|        78848|
    +---------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |in_buf_V_V_U       |        1|   45|   0|    -|  1000|   10|    10000|
    |layer12_out_V_V_U  |        1|   42|   0|    -|   756|   10|     7560|
    |layer13_out_V_V_U  |        1|   42|   0|    -|   756|   10|     7560|
    |layer16_out_V_V_U  |        1|   42|   0|    -|   756|   10|     7560|
    |layer17_out_V_V_U  |        1|   33|   0|    -|   182|   10|     1820|
    |layer18_out_V_V_U  |        1|   33|   0|    -|   182|   10|     1820|
    |layer21_out_V_V_U  |        1|   33|   0|    -|   182|   10|     1820|
    |layer22_out_V_V_U  |        1|   33|   0|    -|   182|   10|     1820|
    |layer25_out_V_V_U  |        1|   33|   0|    -|   182|   10|     1820|
    |layer26_out_V_V_U  |        0|  181|   0|    -|    42|   10|      420|
    |layer27_out_V_V_U  |        0|  181|   0|    -|    42|   10|      420|
    |layer2_out_V_V_U   |        3|   72|   0|    -|  3080|   10|    30800|
    |layer30_out_V_V_U  |        0|  181|   0|    -|    42|   10|      420|
    |layer31_out_V_V_U  |        0|  181|   0|    -|    42|   10|      420|
    |layer34_out_V_V_U  |        0|  181|   0|    -|    42|   10|      420|
    |layer35_out_V_V_U  |        0|    6|   0|    -|     9|   10|       90|
    |layer36_out_V_V_U  |        0|    6|   0|    -|     9|   10|       90|
    |layer39_out_V_V_U  |        0|    6|   0|    -|     9|   10|       90|
    |layer3_out_V_V_U   |        3|   72|   0|    -|  3080|   10|    30800|
    |layer40_out_V_V_U  |        0|    6|   0|    -|     9|   10|       90|
    |layer43_out_V_V_U  |        0|    6|   0|    -|     9|   10|       90|
    |layer45_out_V_V_U  |        0|    5|   0|    -|     1|   10|       10|
    |layer48_out_V_V_U  |        0|    5|   0|    -|     1|   10|       10|
    |layer49_out_V_V_U  |        0|    5|   0|    -|     1|   10|       10|
    |layer4_out_V_V_U   |        3|   72|   0|    -|  3080|   10|    30800|
    |layer52_out_V_V_U  |        0|    5|   0|    -|     1|   10|       10|
    |layer53_out_V_V_U  |        0|    5|   0|    -|     1|   10|       10|
    |layer56_out_V_V_U  |        3|   78|   0|    -|  3540|   10|    35400|
    |layer57_out_V_V_U  |        1|   43|   0|    -|   870|   10|     8700|
    |layer58_out_V_V_U  |        1|   43|   0|    -|   870|   10|     8700|
    |layer59_out_V_V_U  |        1|   35|   0|    -|   240|   10|     2400|
    |layer60_out_V_V_U  |        1|   35|   0|    -|   240|   10|     2400|
    |layer61_out_V_V_U  |        1|   29|   0|    -|    72|   10|      720|
    |layer62_out_V_V_U  |        1|   29|   0|    -|    72|   10|      720|
    |layer63_out_V_V_U  |        0|   67|   0|    -|    25|   10|      250|
    |layer64_out_V_V_U  |        0|   67|   0|    -|    25|   10|      250|
    |layer7_out_V_V_U   |        3|   72|   0|    -|  3080|   10|    30800|
    |layer8_out_V_V_U   |        1|   42|   0|    -|   756|   10|     7560|
    |layer9_out_V_V_U   |        1|   42|   0|    -|   756|   10|     7560|
    |out_V_c_U          |        4|   82|   0|    -|    42|   64|     2688|
    |out_buf_V_V_U      |        0|    5|   0|    -|     1|   10|       10|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |       36| 2181|   0|    0| 24267|  464|   244938|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_rst_n_inv  |  1|   0|    1|          0|
    |ap_rst_reg_1  |  1|   0|    1|          0|
    |ap_rst_reg_2  |  1|   0|    1|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  3|   0|    3|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|interrupt              | out |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

