Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8a77757b503d40c99c874d3d42166da0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Project_1_wrapper_tb_behav xil_defaultlib.Project_1_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity 'project_1_wrapper' does not have generic 'delay_us' [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:41]
ERROR: [VRFC 10-3146] binding entity 'project_1_wrapper' does not have generic 'clkfreq' [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:42]
ERROR: [VRFC 10-3146] binding entity 'project_1_wrapper' does not have generic 'spi_sclkfreq' [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:43]
ERROR: [VRFC 10-718] formal port <aclk> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:46]
ERROR: [VRFC 10-718] formal port <aresetn> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:47]
ERROR: [VRFC 10-718] formal port <m_axis_tvalid> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:50]
ERROR: [VRFC 10-718] formal port <m_axis_tdata> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:51]
ERROR: [VRFC 10-718] formal port <m_axis_tready> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:52]
ERROR: [VRFC 10-718] formal port <s_axis_tvalid> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:56]
ERROR: [VRFC 10-718] formal port <s_axis_tdata> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:57]
ERROR: [VRFC 10-718] formal port <btn_jstk> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:62]
ERROR: [VRFC 10-718] formal port <btn_trigger> does not exist in entity <Project_1_wrapper>.  Please compare the definition of block <Project_1_wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v2/LAB2_Clean_Eren_v2.srcs/sim_1/new/Project_1_wrapper_tb.vhd:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
