Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21e58bb949f44e2cb611c0d8fba278d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CLK_SAFE_behav xil_defaultlib.TB_CLK_SAFE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.instruction_buffer_type
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture inv_v of entity unisim.INV [inv_default]
Compiling architecture bufgmux_v of entity unisim.BUFGMUX [\BUFGMUX(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.CLK_SAFE [\CLK_SAFE(maxtime_ok=10)\]
Compiling architecture behavior of entity xil_defaultlib.tb_clk_safe
Built simulation snapshot TB_CLK_SAFE_behav
