****************************************
Report : Averaged Power
	-hierarchy
	-levels 8
	-nosplit
Design : BoomTile
Version: P-2019.03-SP5-1
Date   : Thu Feb 20 22:18:06 2020
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
BoomTile                              5.99e-02 5.51e-02 6.32e-02     0.178 100.0
  buffer (TLBuffer_12)                9.20e-05 3.38e-05 8.58e-05  2.12e-04   0.1
    Queue_2 (Queue_67)                1.62e-05 3.76e-06 7.47e-06  2.74e-05   0.0
      clk_gate__T_param_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_67_0) 2.73e-06 6.28e-07 2.06e-07 3.57e-06   0.0
      clk_gate__T_param_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_67_1) 2.73e-06 6.12e-07 2.06e-07 3.55e-06   0.0
    Queue_3 (Queue_68)                3.21e-05 1.98e-05 2.77e-05  7.96e-05   0.0
      clk_gate__T_opcode_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_68_0) 2.71e-06 3.23e-07 2.06e-07 3.24e-06   0.0
      clk_gate__T_opcode_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_68_1) 2.37e-06 3.27e-07 1.24e-07 2.82e-06   0.0
    Queue_4 (Queue_69)                1.40e-05 3.73e-07 1.34e-06  1.57e-05   0.0
    Queue (Queue_65)                  1.08e-05 2.58e-06 2.79e-05  4.13e-05   0.0
      clk_gate__T_opcode_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_65_0) 2.00e-06 1.99e-08 1.25e-07 2.15e-06   0.0
      clk_gate__T_opcode_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_65_1) 2.00e-06 1.81e-08 1.25e-07 2.15e-06   0.0
    Queue_1 (Queue_66)                1.89e-05 7.31e-06 2.13e-05  4.76e-05   0.0
      clk_gate__T_opcode_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_66_0) 2.12e-06 7.37e-08 1.24e-07 2.32e-06   0.0
      clk_gate__T_opcode_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_66_1) 2.35e-06 2.16e-07 2.06e-07 2.77e-06   0.0
  intXbar (IntXbar_4)                    0.000    0.000    0.000     0.000   N/A
  intsink (IntSyncCrossingSink)       7.00e-06    0.000 2.28e-07  7.23e-06   0.0
    SynchronizerShiftReg_w1_d3 (SynchronizerShiftReg_w1_d3) 7.00e-06    0.000 2.28e-07 7.23e-06   0.0
  dcacheArb (HellaCacheArbiter)       1.09e-05 8.17e-06 1.36e-05  3.27e-05   0.0
  dcache (NonBlockingDCache)          9.43e-03 9.14e-03 1.74e-02  3.60e-02  20.2
    clk_gate__T_575_0_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_0_1) 4.74e-06 3.89e-06 5.57e-08 8.68e-06   0.0
    clk_gate_s2_data_1_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_9) 2.83e-06 1.18e-06 4.36e-07 4.45e-06   0.0
    clk_gate_s1_req_tag_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_4) 3.71e-06 2.31e-06 1.24e-07 6.14e-06   0.0
    clk_gate__T_876_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_2) 2.11e-06 5.01e-08 7.37e-08 2.24e-06   0.0
    clk_gate_s2_data_0_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_8) 3.38e-06 2.64e-06 5.40e-07 6.56e-06   0.0
    metaReadArb (Arbiter_7)           2.53e-06 3.64e-06 1.74e-06  7.90e-06   0.0
    writeArb (Arbiter_10)             6.15e-06 1.46e-05 1.30e-05  3.38e-05   0.0
    mshrs (MSHRFile)                  2.69e-04 1.35e-04 3.08e-04  7.12e-04   0.4
      clk_gate_sdq_val_reg (SNPS_CLOCK_GATE_HIGH_MSHRFile_1) 2.13e-06 1.09e-07 1.24e-07 2.36e-06   0.0
      wb_req_arb (Arbiter_2_0)        5.59e-09 8.66e-09 1.87e-06  1.88e-06   0.0
      clk_gate__T_191_2_reg (SNPS_CLOCK_GATE_HIGH_MSHRFile_0) 4.72e-06 1.77e-06 5.57e-08 6.55e-06   0.0
      alloc_arb (Arbiter_4)           1.98e-09 2.53e-09 6.00e-08  6.45e-08   0.0
      clk_gate__T_333_reg (SNPS_CLOCK_GATE_HIGH_MSHRFile_19) 2.36e-06 4.03e-09 6.11e-08 2.43e-06   0.0
      clk_gate_sdq_reg_10_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_8) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      clk_gate_sdq_reg_11_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_7) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      clk_gate_sdq_reg_12_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_6) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      meta_read_arb (Arbiter)         9.54e-08 1.24e-07 4.61e-07  6.80e-07   0.0
      clk_gate_sdq_reg_13_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_5) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      mshrs_0 (MSHR)                  8.58e-05 5.45e-05 6.37e-05  2.04e-04   0.1
        clk_gate_state_reg (SNPS_CLOCK_GATE_HIGH_MSHR_0) 2.14e-06 6.33e-08 6.10e-08 2.27e-06   0.0
        grantackq (Queue_58_1)        6.96e-06 3.21e-08 4.34e-07  7.42e-06   0.0
        clk_gate_req__cmd_reg (SNPS_CLOCK_GATE_HIGH_MSHR_2) 2.05e-06 8.11e-09 6.11e-08 2.12e-06   0.0
        clk_gate__T_589_reg (SNPS_CLOCK_GATE_HIGH_MSHR_1) 2.11e-06 1.57e-07 7.38e-08 2.34e-06   0.0
        clk_gate_req__way_en_reg (SNPS_CLOCK_GATE_HIGH_MSHR_3) 2.22e-06 9.50e-08 2.05e-07 2.52e-06   0.0
        rpq (Queue_57_1)              5.83e-05 5.07e-05 4.59e-05  1.55e-04   0.1
          clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_Queue_57_0_35) 2.05e-06 3.35e-08 6.10e-08 2.14e-06   0.0
          clk_gate__T_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_34) 2.50e-06 8.30e-09 2.05e-07 2.71e-06   0.0
          clk_gate__T_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_33) 2.05e-06 6.96e-09 1.25e-07 2.18e-06   0.0
          clk_gate__T_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_32) 2.45e-06 7.68e-09 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_31) 2.50e-06 7.71e-09 2.05e-07 2.71e-06   0.0
          clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_Queue_57_0_18) 2.06e-06 4.03e-08 6.10e-08 2.16e-06   0.0
          clk_gate__T_addr_reg_4_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_30) 2.45e-06 7.51e-09 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_5_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_29) 2.45e-06 7.59e-09 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_6_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_28) 2.45e-06 7.64e-09 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_7_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_27) 2.05e-06 6.81e-09 1.25e-07 2.18e-06   0.0
          clk_gate__T_addr_reg_10_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_24) 2.51e-06 7.90e-09 2.05e-07 2.72e-06   0.0
          clk_gate__T_addr_reg_8_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_26) 2.51e-06 7.60e-09 2.05e-07 2.72e-06   0.0
          clk_gate__T_addr_reg_11_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_23) 2.05e-06 7.39e-09 1.25e-07 2.18e-06   0.0
          clk_gate__T_addr_reg_9_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_25) 2.05e-06 7.69e-09 1.25e-07 2.18e-06   0.0
          clk_gate__T_addr_reg_12_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_22) 2.51e-06 7.73e-09 2.05e-07 2.72e-06   0.0
          clk_gate__T_addr_reg_13_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_21) 2.11e-06 8.33e-09 2.05e-07 2.32e-06   0.0
          clk_gate__T_addr_reg_14_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_20) 2.45e-06 7.55e-09 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_15_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_19) 2.05e-06 7.54e-09 1.25e-07 2.18e-06   0.0
      mshrs_1 (MSHR_1)                8.29e-05 5.10e-05 6.49e-05  1.99e-04   0.1
        clk_gate_state_reg (SNPS_CLOCK_GATE_HIGH_MSHR_1_0) 2.06e-06 1.97e-08 6.11e-08 2.15e-06   0.0
        grantackq (Queue_58_0)        4.88e-06 3.69e-09 4.46e-07  5.33e-06   0.0
        clk_gate_req__cmd_reg (SNPS_CLOCK_GATE_HIGH_MSHR_1_2) 2.11e-06 4.40e-10 6.11e-08 2.17e-06   0.0
        clk_gate__T_589_reg (SNPS_CLOCK_GATE_HIGH_MSHR_1_1) 2.00e-06 4.63e-08 7.37e-08 2.12e-06   0.0
        clk_gate_req__way_en_reg (SNPS_CLOCK_GATE_HIGH_MSHR_1_3) 2.16e-06 5.04e-09 2.05e-07 2.37e-06   0.0
        rpq (Queue_57_0)              5.89e-05 4.96e-05 4.73e-05  1.56e-04   0.1
          clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_Queue_57_0_0) 2.02e-06 1.95e-08 6.11e-08 2.10e-06   0.0
          clk_gate__T_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_17) 2.50e-06 5.22e-10 2.05e-07 2.71e-06   0.0
          clk_gate__T_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_16) 2.46e-06 5.09e-10 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_15) 2.45e-06 4.92e-10 1.25e-07 2.57e-06   0.0
          clk_gate__T_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_14) 2.46e-06 5.09e-10 1.25e-07 2.59e-06   0.0
          clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_Queue_57_0_1) 2.02e-06 2.06e-08 6.11e-08 2.10e-06   0.0
          clk_gate__T_addr_reg_4_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_13) 2.46e-06 5.15e-10 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_5_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_12) 2.46e-06 5.09e-10 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_6_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_11) 2.45e-06 4.89e-10 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_7_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_10) 2.50e-06 5.22e-10 2.05e-07 2.70e-06   0.0
          clk_gate__T_addr_reg_10_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_7) 2.46e-06 5.10e-10 1.25e-07 2.58e-06   0.0
          clk_gate__T_addr_reg_8_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_9) 2.04e-06 5.81e-10 2.05e-07 2.25e-06   0.0
          clk_gate__T_addr_reg_11_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_6) 2.51e-06 5.34e-10 2.05e-07 2.72e-06   0.0
          clk_gate__T_addr_reg_9_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_8) 2.51e-06 5.27e-10 2.05e-07 2.71e-06   0.0
          clk_gate__T_addr_reg_12_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_5) 2.51e-06 5.42e-10 2.05e-07 2.71e-06   0.0
          clk_gate__T_addr_reg_13_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_4) 2.51e-06 5.41e-10 2.05e-07 2.71e-06   0.0
          clk_gate__T_addr_reg_14_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_3) 2.46e-06 5.06e-10 1.25e-07 2.59e-06   0.0
          clk_gate__T_addr_reg_15_ (SNPS_CLOCK_GATE_HIGH_Queue_57_0_2) 2.51e-06 5.25e-10 2.05e-07 2.72e-06   0.0
      clk_gate_sdq_reg_14_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_4) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      clk_gate_sdq_reg_15_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_3) 2.04e-06    0.000 6.11e-08 2.10e-06   0.0
      clk_gate_sdq_reg_16_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_2) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      resp_arb (Arbiter_6)               0.000    0.000    0.000     0.000   N/A
      clk_gate_sdq_reg_0_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_18) 2.09e-06 7.05e-09 7.37e-08 2.18e-06   0.0
      clk_gate_sdq_reg_1_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_17) 2.09e-06 1.08e-09 7.37e-08 2.16e-06   0.0
      mmios_0 (IOMSHR)                1.14e-05 8.20e-07 2.52e-05  3.74e-05   0.0
        clk_gate_grant_word_reg (SNPS_CLOCK_GATE_HIGH_IOMSHR_1) 2.26e-06 3.18e-10 3.20e-07 2.58e-06   0.0
        clk_gate_req_data_reg (SNPS_CLOCK_GATE_HIGH_IOMSHR_0) 2.04e-06 1.36e-09 2.05e-07 2.25e-06   0.0
      clk_gate_sdq_reg_2_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_16) 2.53e-06 5.06e-10 2.05e-07 2.73e-06   0.0
      clk_gate_sdq_reg_3_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_15) 2.53e-06 3.32e-10 2.05e-07 2.73e-06   0.0
      clk_gate_sdq_reg_4_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_14) 2.09e-06 2.38e-10 7.37e-08 2.16e-06   0.0
      clk_gate_sdq_reg_5_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_13) 2.53e-06 1.86e-10 2.05e-07 2.73e-06   0.0
      clk_gate_sdq_reg_6_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_12) 2.09e-06 1.97e-10 7.37e-08 2.16e-06   0.0
      mmio_alloc_arb (Arbiter_5)         0.000    0.000    0.000     0.000   N/A
      clk_gate__T_132_reg (SNPS_CLOCK_GATE_HIGH_MSHRFile_0_2) 6.25e-06 5.17e-06 7.53e-08 1.15e-05   0.0
      clk_gate_sdq_reg_7_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_11) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      clk_gate_sdq_reg_8_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_10) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
      clk_gate_sdq_reg_9_ (SNPS_CLOCK_GATE_HIGH_MSHRFile_9) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
      meta_write_arb (Arbiter_1_0)    4.10e-07 6.07e-07 3.96e-06  4.97e-06   0.0
      replay_arb (Arbiter_3)          2.22e-07 3.53e-07 2.55e-06  3.13e-06   0.0
    clk_gate__T_420_coh_state_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_15) 2.27e-06 3.30e-07 1.24e-07 2.72e-06   0.0
    clk_gate__T_895_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_1) 2.53e-06 4.28e-07 7.39e-08 3.03e-06   0.0
    readArb (Arbiter_9)               1.10e-06 2.77e-06 1.81e-06  5.69e-06   0.0
    prober (ProbeUnit)                2.21e-05 8.86e-06 6.31e-06  3.73e-05   0.0
      clk_gate_old_coh_state_reg (SNPS_CLOCK_GATE_HIGH_ProbeUnit_0) 2.47e-06 3.73e-07 1.33e-07 2.98e-06   0.0
      clk_gate_req_address_reg (SNPS_CLOCK_GATE_HIGH_ProbeUnit_2) 3.37e-06 1.18e-06 2.06e-07 4.77e-06   0.0
      clk_gate_state_reg (SNPS_CLOCK_GATE_HIGH_ProbeUnit_1) 3.11e-06 8.77e-07 5.94e-08 4.04e-06   0.0
    clk_gate_s1_req_phys_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_3) 6.54e-06 5.17e-06 2.08e-07 1.19e-05   0.0
    dtlb (TLB_2)                      7.97e-07 6.95e-07 3.27e-06  4.76e-06   0.0
    metaWriteArb (Arbiter_1_1)        3.24e-07 6.71e-07 3.30e-06  4.29e-06   0.0
    clk_gate_s4_req_cmd_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_16) 1.96e-06 2.17e-08 6.11e-08 2.04e-06   0.0
    clk_gate__T_417_coh_state_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_14) 2.84e-06 8.88e-07 1.24e-07 3.85e-06   0.0
    clk_gate__T_121_state_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_18) 4.34e-06 2.54e-06 1.24e-07 7.00e-06   0.0
    clk_gate_lrsc_count_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_6) 2.12e-06 3.43e-08 7.37e-08 2.22e-06   0.0
    clk_gate_s2_req_data_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_0) 2.48e-06 6.06e-07 1.76e-07 3.26e-06   0.0
    clk_gate_s2_data_3_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_12) 2.90e-06 1.62e-06 5.41e-07 5.06e-06   0.0
    wb (WritebackUnit)                1.14e-05 2.28e-07 5.40e-06  1.70e-05   0.0
      clk_gate_req_way_en_reg (SNPS_CLOCK_GATE_HIGH_WritebackUnit_1) 2.08e-06 7.19e-09 2.05e-07 2.29e-06   0.0
      clk_gate_data_req_cnt_reg (SNPS_CLOCK_GATE_HIGH_WritebackUnit_0) 1.95e-06 2.68e-08 6.11e-08 2.03e-06   0.0
    clk_gate_lrsc_addr_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_7) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
    clk_gate__T_414_coh_state_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_13) 2.63e-06 6.69e-07 1.24e-07 3.42e-06   0.0
    clk_gate_s2_store_bypass_data_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_17) 2.07e-06 6.57e-09 1.25e-07 2.20e-06   0.0
    meta (L1MetadataArray)            7.02e-04 7.19e-04 7.57e-04  2.18e-03   1.2
      tag_array (tag_array)           6.98e-04 7.15e-04 7.52e-04  2.17e-03   1.2
        tag_array_ext (tag_array_ext) 6.98e-04 7.15e-04 7.52e-04  2.17e-03   1.2
          mem_0_0 (split_tag_array_ext_3) 1.72e-04 1.54e-04 1.81e-04 5.07e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_245) 2.15e-06 1.36e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_244) 2.23e-06 3.95e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_243) 2.23e-06 1.18e-09 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_242) 2.09e-06 1.47e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_241) 2.15e-06 5.00e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_240) 1.96e-06 4.02e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_239) 1.97e-06 1.15e-09 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_218) 2.09e-06 1.52e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_217) 2.15e-06 1.39e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_216) 2.03e-06 1.15e-09 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_215) 2.06e-06 4.24e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_214) 2.09e-06 4.76e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_213) 2.15e-06 4.64e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_212) 2.23e-06 3.88e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_211) 2.09e-06 1.30e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_259) 3.12e-06 7.38e-07 6.01e-08 3.92e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_210) 2.23e-06 1.18e-09 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_209) 2.23e-06 3.95e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_238) 1.96e-06 3.92e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_237) 2.15e-06 1.39e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_236) 2.23e-06 2.91e-09 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_258) 2.18e-06 1.29e-07 1.24e-07 2.43e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_235) 1.97e-06 1.19e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_257) 2.15e-06 3.23e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_234) 2.06e-06 4.00e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_256) 1.96e-06 3.91e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_233) 1.97e-06 3.81e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_255) 2.09e-06 1.31e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_232) 2.06e-06 1.31e-09 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_254) 2.09e-06 1.37e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_231) 2.06e-06 1.35e-09 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_253) 2.15e-06 1.41e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_230) 2.06e-06 1.15e-09 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_252) 2.02e-06 3.64e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_229) 2.09e-06 4.69e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_251) 1.97e-06 1.16e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_250) 2.23e-06 1.22e-09 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_208) 2.23e-06 1.14e-09 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_249) 2.15e-06 4.69e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_207) 2.09e-06 4.16e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_206) 2.02e-06 3.60e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_205) 1.97e-06 3.93e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_204) 2.02e-06 3.64e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_203) 2.09e-06 3.91e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_202) 2.09e-06 4.06e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_201) 1.97e-06 4.04e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_200) 2.09e-06 4.31e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_199) 1.97e-06 3.98e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_228) 2.09e-06 4.71e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_227) 2.09e-06 4.10e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_226) 2.09e-06 4.50e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_225) 1.96e-06 3.77e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_224) 1.96e-06 3.90e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_223) 2.09e-06 4.36e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_222) 2.09e-06 4.64e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_221) 2.23e-06 1.25e-09 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_220) 2.23e-06 3.78e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_219) 1.97e-06 1.19e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_198) 2.09e-06 4.08e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_197) 2.09e-06 4.40e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_196) 2.09e-06 1.28e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_195) 2.09e-06 2.05e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_248) 1.96e-06 3.71e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_247) 2.09e-06 4.48e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_246) 1.96e-06 3.94e-10 1.25e-07 2.09e-06   0.0
          mem_0_1 (split_tag_array_ext_2) 1.68e-04 1.41e-04 1.83e-04 4.91e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_180) 2.01e-06 1.16e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_179) 2.12e-06 4.44e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_178) 2.12e-06 4.32e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_177) 2.18e-06 4.52e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_176) 2.01e-06 1.18e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_175) 2.13e-06 1.36e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_174) 2.12e-06 4.88e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_153) 2.18e-06 4.26e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_152) 2.18e-06 4.08e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_151) 2.13e-06 4.61e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_150) 1.97e-06 3.80e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_149) 2.18e-06 4.42e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_148) 2.01e-06 1.12e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_147) 2.11e-06 1.22e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_146) 2.08e-06 4.23e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_194) 3.04e-06 7.98e-07 6.01e-08 3.90e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_145) 2.12e-06 4.35e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_144) 2.11e-06 4.30e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_173) 2.13e-06 4.38e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_172) 2.18e-06 3.86e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_171) 2.12e-06 4.25e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_193) 2.14e-06 1.11e-07 1.24e-07 2.37e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_170) 2.08e-06 1.23e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_192) 2.01e-06 1.50e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_169) 2.06e-06 3.94e-09 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_191) 2.13e-06 1.17e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_168) 2.12e-06 4.67e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_190) 2.06e-06 3.84e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_167) 2.06e-06 3.96e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_189) 2.18e-06 4.63e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_166) 1.97e-06 3.69e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_188) 2.01e-06 4.04e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_165) 2.06e-06 3.98e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_187) 2.12e-06 1.30e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_164) 2.06e-06 4.22e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_186) 2.11e-06 1.11e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_185) 2.12e-06 1.41e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_143) 2.11e-06 4.04e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_184) 2.01e-06 4.03e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_142) 2.08e-06 1.34e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_141) 2.11e-06 4.34e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_140) 2.12e-06 1.34e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_139) 2.11e-06 4.23e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_138) 2.11e-06 4.14e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_137) 2.03e-06 1.32e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_136) 2.08e-06 1.24e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_135) 2.03e-06 3.74e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_134) 2.08e-06 1.18e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_163) 2.03e-06 4.17e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_162) 2.11e-06 4.24e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_161) 2.18e-06 4.52e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_160) 2.13e-06 4.04e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_159) 2.13e-06 4.31e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_158) 2.06e-06 4.13e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_157) 2.18e-06 4.35e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_156) 2.12e-06 4.47e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_155) 2.11e-06 4.60e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_154) 2.11e-06 3.88e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_133) 2.03e-06 1.33e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_132) 2.08e-06 1.35e-09 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_131) 2.03e-06 1.21e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_130) 2.08e-06 4.16e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_183) 2.13e-06 1.38e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_182) 2.18e-06 4.51e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_181) 2.13e-06 1.19e-09 1.25e-07 2.26e-06   0.0
          mem_0_2 (split_tag_array_ext_1) 1.67e-04 1.46e-04 1.86e-04 5.00e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_115) 2.04e-06 4.10e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_114) 2.19e-06 1.29e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_113) 2.19e-06 1.46e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_112) 1.98e-06 1.29e-09 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_111) 2.01e-06 4.19e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_110) 2.13e-06 1.30e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_109) 2.19e-06 4.44e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_88) 1.98e-06 3.99e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_87) 2.04e-06 4.56e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_86) 2.13e-06 4.39e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_85) 2.03e-06 1.29e-09 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_84) 1.98e-06 1.18e-09 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_83) 2.04e-06 4.27e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_82) 2.19e-06 4.64e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_81) 2.20e-06 4.56e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_129) 2.99e-06 7.86e-07 6.01e-08 3.83e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_80) 2.19e-06 4.57e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_79) 2.19e-06 2.28e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_108) 2.13e-06 1.29e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_107) 2.04e-06 4.36e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_106) 2.19e-06 4.47e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_128) 2.06e-06 1.17e-07 1.24e-07 2.30e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_105) 2.19e-06 4.39e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_127) 2.01e-06 4.57e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_104) 2.02e-06 4.42e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_126) 2.01e-06 4.40e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_103) 2.19e-06 4.53e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_125) 2.03e-06 4.34e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_102) 2.03e-06 4.44e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_124) 2.02e-06 1.21e-09 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_101) 2.03e-06 4.46e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_123) 2.01e-06 1.32e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_100) 2.03e-06 4.34e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_122) 2.19e-06 4.44e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_99) 2.02e-06 4.41e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_121) 2.04e-06 4.93e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_120) 2.13e-06 4.16e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_78) 2.19e-06 4.32e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_119) 2.01e-06 4.23e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_77) 2.20e-06 4.44e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_76) 2.19e-06 4.68e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_75) 2.19e-06 4.07e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_74) 2.19e-06 1.48e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_73) 2.19e-06 1.36e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_72) 2.20e-06 4.33e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_71) 2.19e-06 4.59e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_70) 2.20e-06 1.38e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_69) 2.19e-06 4.67e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_98) 2.20e-06 4.68e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_97) 2.19e-06 4.36e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_96) 1.98e-06 3.98e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_95) 2.13e-06 4.30e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_94) 2.01e-06 3.94e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_93) 2.03e-06 4.71e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_92) 2.02e-06 4.01e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_91) 2.13e-06 4.20e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_90) 2.19e-06 4.47e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_89) 2.04e-06 4.80e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_68) 2.20e-06 4.44e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_67) 2.20e-06 4.67e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_66) 2.20e-06 4.57e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_65) 2.19e-06 1.48e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_118) 2.13e-06 4.03e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_117) 1.98e-06 4.06e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_116) 2.13e-06 1.26e-09 1.25e-07 2.25e-06   0.0
          mem_0_3 (split_tag_array_ext_0) 1.72e-04 1.66e-04 1.78e-04 5.16e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_51) 2.17e-06 4.19e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_50) 2.00e-06 1.25e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_49) 2.11e-06 4.60e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_48) 2.16e-06 4.36e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_47) 2.17e-06 1.39e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_46) 2.17e-06 4.02e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_45) 2.00e-06 1.32e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_24) 2.16e-06 4.14e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_23) 2.17e-06 4.22e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_22) 2.03e-06 3.60e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_21) 2.06e-06 3.72e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_20) 2.16e-06 4.13e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_19) 2.17e-06 4.29e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_18) 2.11e-06 4.34e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_17) 2.12e-06 3.87e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_0) 2.99e-06 7.62e-07 6.01e-08 3.81e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_16) 2.11e-06 4.42e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_15) 2.00e-06 4.28e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_44) 2.12e-06 1.21e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_43) 2.17e-06 1.38e-09 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_42) 2.01e-06 5.43e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_64) 2.24e-06 1.20e-07 1.24e-07 2.49e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_41) 2.12e-06 4.39e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_63) 2.17e-06 1.34e-09 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_40) 2.06e-06 4.03e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_62) 2.12e-06 1.22e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_39) 2.00e-06 1.28e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_61) 2.06e-06 1.19e-09 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_38) 2.16e-06 1.57e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_60) 2.16e-06 4.35e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_37) 2.06e-06 3.82e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_59) 2.17e-06 4.56e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_36) 2.06e-06 4.05e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_58) 2.11e-06 1.33e-09 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_35) 2.06e-06 3.94e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_57) 2.12e-06 4.43e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_56) 2.06e-06 3.99e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_14) 2.11e-06 4.49e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_55) 2.17e-06 3.06e-09 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_13) 2.12e-06 3.89e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_12) 2.11e-06 1.26e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_11) 2.00e-06 4.38e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_10) 2.11e-06 4.28e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_9) 2.12e-06 4.29e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_8) 2.04e-06 4.03e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_7) 2.12e-06 4.42e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_6) 2.04e-06 4.13e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_5) 2.12e-06 4.44e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_34) 2.04e-06 4.06e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_33) 2.12e-06 4.33e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_32) 2.16e-06 4.47e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_31) 2.12e-06 3.87e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_30) 2.12e-06 3.93e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_29) 2.06e-06 3.99e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_28) 2.16e-06 4.36e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_27) 2.06e-06 3.95e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_26) 2.11e-06 1.30e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_25) 2.12e-06 4.59e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_4) 2.04e-06 4.13e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_3) 2.04e-06 4.14e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_2) 2.04e-06 4.10e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_1) 2.12e-06 4.47e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_54) 2.12e-06 1.15e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_53) 2.16e-06 3.14e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_ext_0_52) 2.12e-06 4.01e-10 1.25e-07 2.25e-06   0.0
      clk_gate_rst_cnt_reg (SNPS_CLOCK_GATE_HIGH_L1MetadataArray) 2.12e-06 4.05e-08 7.37e-08 2.23e-06   0.0
    clk_gate_s2_data_2_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_10) 2.51e-06 1.31e-06 6.90e-07 4.51e-06   0.0
    amoalu (AMOALU)                   1.93e-05 2.96e-05 5.21e-05  1.01e-04   0.1
    clk_gate_s3_way_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_5) 2.76e-06 4.87e-07 2.06e-07 3.45e-06   0.0
    wbArb (Arbiter_2_1)               8.52e-09 8.82e-09 1.56e-06  1.58e-06   0.0
    MaxPeriodFibonacciLFSR (MaxPeriodFibonacciLFSR_1) 2.93e-06 4.88e-07 2.81e-06 6.22e-06   0.0
      clk_gate_state_11_reg (SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_0_1) 2.18e-06 1.38e-07 1.24e-07 2.45e-06   0.0
    data (DataArray)                  8.02e-03 7.66e-03 1.60e-02  3.17e-02  17.8
      array_2_0 (array_0_0_1)         1.99e-03 1.89e-03 3.95e-03  7.83e-03   4.4
        array_0_0_ext (array_0_0_ext_1) 1.99e-03 1.89e-03 3.95e-03 7.83e-03   4.4
          mem_0_0 (split_array_0_0_ext_1) 1.99e-03 1.89e-03 3.95e-03 7.83e-03   4.4
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_825) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_824) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_823) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_822) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_821) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_820) 1.94e-06    0.000 6.11e-08 2.00e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_819) 2.20e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_818) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_817) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_816) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_815) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_814) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_813) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_812) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_811) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_810) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_809) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_808) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_807) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_806) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1015) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1014) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1013) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1012) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1011) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1010) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1009) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1008) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1007) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1006) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_805) 2.20e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_804) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_803) 2.20e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_802) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_801) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_800) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_799) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_798) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_797) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_796) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1005) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1004) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1003) 2.31e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1002) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1001) 2.31e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1000) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_999) 2.31e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_998) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_997) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_996) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_795) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_794) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_793) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_792) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_791) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_790) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_789) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_788) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_787) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_786) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_995) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_994) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_993) 2.06e-06 1.39e-09 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_992) 2.01e-06 6.94e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_991) 1.98e-06 1.53e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_990) 1.98e-06 1.45e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_989) 2.18e-06 8.33e-10 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_988) 2.14e-06 9.61e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_987) 1.95e-06 1.20e-09 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_986) 2.12e-06 7.42e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_785) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_784) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_783) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_782) 2.04e-06    0.000 6.11e-08 2.10e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_781) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_780) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_779) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_778) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_777) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_776) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_985) 1.95e-06 2.24e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_984) 2.14e-06 1.95e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_983) 2.22e-06 1.16e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_982) 2.06e-06 2.20e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_981) 2.12e-06 1.61e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_980) 2.22e-06 1.85e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_979) 2.09e-06 1.89e-10 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_978) 2.06e-06 2.47e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_977) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_976) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_775) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_774) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_773) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_772) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_771) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_770) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_769) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_768) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_767) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_766) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_975) 2.31e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_974) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_973) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_972) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_971) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_970) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_969) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_968) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_967) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_966) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_765) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_764) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_763) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_762) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_761) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_760) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_759) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_758) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_757) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_756) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_965) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_964) 2.32e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_963) 2.20e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_962) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_961) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_960) 2.32e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_959) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_958) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_957) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_956) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_755) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_754) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_753) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_752) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_751) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_750) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_749) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_748) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_747) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_746) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_955) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_954) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_953) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_952) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_951) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_950) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_949) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_948) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_947) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_946) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_745) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_744) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_743) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_742) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_741) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_740) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_739) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_738) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_737) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_736) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_945) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_944) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_943) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_942) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_941) 2.09e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_940) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_939) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_938) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_937) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_936) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_735) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_734) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_525) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_733) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_524) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_732) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_523) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_731) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_522) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_730) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_521) 2.08e-06 4.68e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_729) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_520) 2.17e-06 8.92e-10 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_728) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_519) 2.18e-06 1.07e-09 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_727) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_518) 2.02e-06 5.70e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_726) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_517) 2.19e-06 4.54e-10 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_516) 1.95e-06 6.54e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_935) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_934) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_933) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_932) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_931) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_930) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_929) 2.20e-06 2.29e-10 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_928) 2.22e-06 1.83e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_927) 2.14e-06 2.15e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_926) 2.19e-06 2.35e-10 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_515) 2.07e-06 5.45e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_514) 1.99e-06 5.38e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_925) 2.04e-06 2.25e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_924) 2.13e-06 3.23e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_923) 1.96e-06 2.09e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_922) 2.12e-06 2.33e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_921) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_920) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_919) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_918) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_917) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_916) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_915) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_914) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_913) 2.03e-06 8.11e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_912) 2.18e-06 7.47e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_911) 2.14e-06 1.02e-09 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_910) 2.22e-06 7.83e-10 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_909) 2.13e-06 1.98e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_908) 2.32e-06 8.85e-10 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_907) 2.01e-06 6.92e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_906) 2.03e-06 8.32e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_905) 2.19e-06 1.19e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_904) 2.32e-06 6.77e-10 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_903) 1.98e-06 1.81e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_902) 2.19e-06 1.02e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_901) 2.01e-06 1.00e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_900) 2.07e-06 7.48e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_899) 2.04e-06 1.09e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_898) 1.95e-06 1.28e-09 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_897) 2.08e-06 2.00e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_896) 2.08e-06 2.12e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_895) 2.08e-06 2.14e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_894) 2.08e-06 2.23e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_893) 2.08e-06 1.77e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_892) 2.05e-06 1.46e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_891) 2.08e-06 1.53e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_890) 2.05e-06 1.74e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_889) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_888) 2.23e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_887) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_886) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_885) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_884) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_883) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_882) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_881) 2.14e-06 1.10e-09 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_880) 2.20e-06 9.64e-10 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_879) 2.08e-06 1.24e-09 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_878) 2.02e-06 1.16e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_877) 2.30e-06 8.75e-10 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_876) 2.17e-06 1.23e-09 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_875) 2.17e-06 1.04e-09 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_874) 2.11e-06 1.15e-09 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_873) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_872) 2.20e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_871) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_870) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_869) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_868) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_867) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_866) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_865) 2.02e-06 2.05e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_864) 2.07e-06 2.41e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_863) 2.02e-06 2.07e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_862) 2.29e-06 2.80e-10 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_861) 2.03e-06 1.56e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_860) 2.17e-06 1.24e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_859) 1.99e-06 2.33e-10 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_858) 2.08e-06 2.38e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_857) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_856) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_855) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_854) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_853) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_852) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_851) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_850) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_849) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_848) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_847) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_846) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_845) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_844) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_843) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_842) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_841) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_840) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_839) 2.20e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_838) 2.13e-06    0.000 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_837) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_836) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_835) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_834) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_625) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_833) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_624) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_832) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_623) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_831) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_622) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_830) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_621) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_829) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_620) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_828) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_619) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_827) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_618) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_826) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_617) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_616) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_615) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_614) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_613) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_612) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_611) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_610) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_609) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_608) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_607) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_606) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_605) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_604) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_603) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_602) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_601) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_600) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_599) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_598) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_597) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_596) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_595) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_594) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_593) 2.02e-06 2.33e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_592) 2.07e-06 2.74e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_591) 2.08e-06 1.96e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_590) 2.18e-06 2.54e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_589) 2.12e-06 2.63e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_588) 2.02e-06 2.26e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_587) 2.04e-06 2.00e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_586) 2.19e-06 2.21e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_585) 2.20e-06 2.97e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_584) 2.12e-06 2.04e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_583) 2.04e-06 2.22e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_582) 1.99e-06 2.00e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_581) 2.20e-06 2.63e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_580) 2.11e-06 2.40e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_579) 2.18e-06 2.55e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_578) 1.99e-06 1.76e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_577) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_576) 2.11e-06    0.000 2.39e-07 2.35e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_575) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_574) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_573) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_572) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_571) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_570) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_569) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_568) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_567) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_566) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_565) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_564) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_563) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_562) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_561) 2.19e-06 1.87e-10 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_560) 2.12e-06 1.83e-10 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_559) 2.12e-06 2.46e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_558) 2.08e-06 1.55e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_557) 2.18e-06 2.64e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_556) 2.17e-06 2.11e-10 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_555) 2.19e-06 3.19e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_554) 2.19e-06 2.85e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_553) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1025) 2.12e-06 2.28e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_552) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1024) 1.95e-06 1.95e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_551) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1023) 2.18e-06 1.88e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_550) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1022) 2.12e-06 2.25e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_549) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1021) 2.12e-06 2.12e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_548) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1020) 2.12e-06 2.41e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_547) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1019) 2.12e-06 2.19e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_546) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1018) 2.12e-06 1.96e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1017) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1016) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_545) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_544) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_543) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_542) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_541) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_540) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_539) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_538) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_537) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_536) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_R_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_513) 3.76e-06 4.75e-06 3.95e-07 8.90e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_535) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_534) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_533) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_532) 2.17e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_531) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_530) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_529) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_528) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_527) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_526) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_725) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_724) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_723) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_722) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_721) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_720) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_719) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_718) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_717) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_716) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_715) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_714) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_713) 2.03e-06    0.000 2.05e-07 2.23e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_712) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_711) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_710) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_709) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_708) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_707) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_706) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_705) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_704) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_703) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_702) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_701) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_700) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_699) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_698) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_697) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_696) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_695) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_694) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_693) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_692) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_691) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_690) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_689) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_688) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_687) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_686) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_685) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_684) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_683) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_682) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_681) 2.52e-06 1.84e-10 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_680) 2.13e-06 2.53e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_679) 2.04e-06 1.52e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_678) 2.11e-06 2.34e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_677) 2.24e-06 1.33e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_676) 2.13e-06 2.26e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_675) 2.24e-06 1.72e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_674) 1.97e-06 1.64e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_673) 2.10e-06 1.93e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_672) 1.97e-06 1.68e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_671) 2.07e-06 1.62e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_670) 2.07e-06 1.81e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_669) 2.25e-06 1.71e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_668) 1.96e-06 1.58e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_667) 2.04e-06 1.48e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_666) 2.11e-06 2.11e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_665) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_664) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_663) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_662) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_661) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_660) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_659) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_658) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_657) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_656) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_655) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_654) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_653) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_652) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_651) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_650) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_649) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_648) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_647) 2.12e-06    0.000 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_646) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_645) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_644) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_643) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_642) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_641) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_640) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_639) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_638) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_637) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_636) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_635) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_634) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_633) 2.04e-06 2.85e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_632) 2.07e-06 4.87e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_631) 2.08e-06 5.27e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_630) 1.99e-06 3.58e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_629) 2.07e-06 3.02e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_628) 2.12e-06 3.41e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_627) 2.20e-06 6.40e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_626) 2.53e-06 4.93e-10 2.05e-07 2.73e-06   0.0
      array_1_0 (array_0_0_2)         1.93e-03 1.63e-03 3.90e-03  7.47e-03   4.2
        array_0_0_ext (array_0_0_ext_2) 1.93e-03 1.63e-03 3.90e-03 7.47e-03   4.2
          mem_0_0 (split_array_0_0_ext_2) 1.93e-03 1.63e-03 3.90e-03 7.47e-03   4.2
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1338) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1337) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1336) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1335) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1334) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1333) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1332) 2.36e-06    0.000 1.25e-07 2.49e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1331) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1330) 1.96e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1329) 2.49e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1328) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1327) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1326) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1325) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1324) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1323) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1322) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1321) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1320) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1319) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1528) 2.22e-06 5.02e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1527) 2.17e-06 4.62e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1526) 2.12e-06 6.12e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1525) 2.19e-06 5.08e-10 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1524) 2.05e-06 5.13e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1523) 2.00e-06 5.07e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1522) 2.14e-06 1.44e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1521) 2.18e-06 1.47e-09 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1520) 2.17e-06 1.42e-09 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1519) 2.39e-06 1.30e-09 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1318) 2.41e-06    0.000 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1317) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1316) 2.36e-06    0.000 1.25e-07 2.48e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1315) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1314) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1313) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1312) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1311) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1310) 2.41e-06    0.000 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1309) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1518) 2.20e-06 2.27e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1517) 2.16e-06 1.60e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1516) 2.22e-06 1.43e-09 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1515) 2.17e-06 1.47e-09 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1514) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1513) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1512) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1511) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1510) 2.19e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1509) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1308) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1307) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1306) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1305) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1304) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1303) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1302) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1301) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1300) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1299) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1508) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1507) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1506) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1505) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1504) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1503) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1502) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1501) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1500) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1499) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1298) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1297) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1296) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1295) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1294) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1293) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1292) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1291) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1290) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1289) 2.45e-06    0.000 1.25e-07 2.57e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1498) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1497) 2.19e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1496) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1495) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1494) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1493) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1492) 2.19e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1491) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1490) 2.13e-06 1.73e-09 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1489) 2.22e-06 1.25e-09 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1288) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1287) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1286) 1.96e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1285) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1284) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1283) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1282) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1281) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1280) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1279) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1488) 2.22e-06 1.06e-09 7.37e-08 2.30e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1487) 2.00e-06 1.43e-09 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1486) 2.12e-06 1.50e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1485) 2.20e-06 1.77e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1484) 2.12e-06 1.58e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1483) 2.05e-06 8.95e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1482) 2.05e-06 2.62e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1481) 2.17e-06 2.50e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1480) 2.12e-06 3.06e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1479) 2.17e-06 2.72e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1278) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1277) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1276) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1275) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1274) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1273) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1272) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1271) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1270) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1269) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1478) 2.17e-06 2.81e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1477) 2.22e-06 2.48e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1476) 2.13e-06 3.92e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1475) 2.17e-06 2.70e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1474) 2.19e-06 1.27e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1473) 2.16e-06 1.54e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1472) 2.18e-06 1.06e-09 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1471) 2.20e-06 1.71e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1470) 2.17e-06 1.03e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1469) 2.19e-06 1.34e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1268) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1267) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1266) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1265) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1264) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1263) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1262) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1261) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1260) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1259) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1468) 2.12e-06 1.69e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1467) 2.20e-06 1.75e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1466) 2.26e-06    0.000 7.37e-08 2.33e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1465) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1464) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1463) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1462) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1461) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1460) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1459) 2.06e-06    0.000 2.05e-07 2.26e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1258) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1257) 2.27e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1256) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1255) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1254) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1253) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1252) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1251) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1250) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1249) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1458) 2.16e-06 1.77e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1457) 2.13e-06 2.53e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1456) 2.12e-06 1.99e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1455) 2.26e-06 2.33e-10 7.37e-08 2.33e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1454) 2.19e-06 2.77e-10 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1453) 2.22e-06 2.54e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1452) 2.05e-06 2.29e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1451) 2.17e-06 2.63e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1450) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1449) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1248) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1247) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1038) 2.21e-06 2.84e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1246) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1037) 2.09e-06 2.30e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1245) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1036) 2.07e-06 2.36e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1244) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1035) 2.18e-06 3.05e-10 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1243) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1034) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1242) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1033) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1241) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1032) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1240) 2.21e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1031) 2.21e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1239) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1030) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1029) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1448) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1447) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1446) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1445) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1444) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1443) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1442) 2.19e-06 1.17e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1441) 2.05e-06 1.19e-09 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1440) 2.19e-06 1.43e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1439) 2.03e-06 1.45e-09 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1028) 2.31e-06    0.000 2.05e-07 2.52e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1027) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1438) 2.12e-06 1.70e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1437) 2.20e-06 1.56e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1436) 2.16e-06 1.87e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1435) 2.11e-06 1.70e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1434) 2.06e-06 1.00e-09 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1433) 2.19e-06 1.06e-09 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1432) 2.20e-06 1.61e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1431) 2.00e-06 1.70e-09 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1430) 2.26e-06 1.45e-09 7.37e-08 2.34e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1429) 2.16e-06 1.78e-09 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1428) 2.17e-06 1.03e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1427) 2.06e-06 1.36e-09 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1426) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1425) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1424) 2.19e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1423) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1422) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1421) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1420) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1419) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1418) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1417) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1416) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1415) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1414) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1413) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1412) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1411) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1410) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1409) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1408) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1407) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1406) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1405) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1404) 2.30e-06    0.000 7.37e-08 2.37e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1403) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1402) 1.94e-06 2.88e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1401) 2.08e-06 2.23e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1400) 2.50e-06 2.45e-10 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1399) 2.30e-06 2.61e-10 7.37e-08 2.37e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1398) 2.41e-06 2.70e-10 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1397) 2.06e-06 1.89e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1396) 2.12e-06 2.65e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1395) 2.03e-06 2.84e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1394) 2.41e-06 2.33e-10 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1393) 2.49e-06 3.05e-10 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1392) 2.09e-06 3.50e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1391) 2.15e-06 3.06e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1390) 2.12e-06 3.43e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1389) 2.02e-06 2.69e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1388) 2.50e-06 1.94e-10 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1387) 2.30e-06 2.66e-10 7.37e-08 2.37e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1386) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1385) 2.41e-06    0.000 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1384) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1383) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1382) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1381) 1.96e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1380) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1379) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1378) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1377) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1376) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1375) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1374) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1373) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1372) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1371) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1370) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1369) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1368) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1367) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1366) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1365) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1364) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1363) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1362) 2.04e-06    0.000 2.05e-07 2.24e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1361) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1360) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1359) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1358) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1357) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1356) 2.41e-06    0.000 2.05e-07 2.62e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1355) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1354) 2.12e-06 2.36e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1353) 2.03e-06 1.55e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1352) 2.36e-06 1.95e-09 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1351) 2.23e-06 2.15e-09 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1350) 2.09e-06 2.26e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1349) 2.50e-06 1.35e-09 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1348) 2.06e-06 5.98e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1347) 2.23e-06 1.22e-09 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1138) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1346) 2.07e-06 2.14e-09 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1137) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1345) 2.02e-06 2.77e-09 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1136) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1344) 1.95e-06 2.71e-09 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1135) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1343) 2.18e-06 2.51e-09 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1134) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1342) 1.91e-06 4.50e-10 1.25e-07 2.04e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1133) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1341) 2.35e-06 5.03e-10 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1132) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1340) 2.35e-06 4.85e-10 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1131) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1339) 2.18e-06 5.36e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1130) 2.09e-06 1.94e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1129) 2.15e-06 2.04e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1128) 2.09e-06 2.89e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1127) 2.22e-06 2.39e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1126) 2.27e-06 4.00e-10 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1125) 2.02e-06 3.81e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1124) 2.15e-06 1.57e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1123) 2.03e-06 2.31e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1122) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1121) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1120) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1119) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1118) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1117) 2.27e-06    0.000 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1116) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1115) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1114) 2.13e-06 2.35e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1113) 2.27e-06 3.84e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1112) 2.03e-06 1.95e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1111) 2.03e-06 2.21e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1110) 2.06e-06 2.40e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1109) 2.06e-06 2.04e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1108) 2.27e-06 3.23e-10 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1107) 2.12e-06 2.65e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1106) 2.27e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1105) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1104) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1103) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1102) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1101) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1100) 2.21e-06    0.000 1.88e-07 2.40e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1099) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1098) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1097) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1096) 2.31e-06    0.000 3.20e-07 2.63e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1095) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1094) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1093) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1092) 2.27e-06    0.000 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1091) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1090) 2.27e-06 3.63e-10 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1089) 2.09e-06 2.06e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1088) 2.31e-06 2.46e-10 2.05e-07 2.52e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1087) 2.06e-06 2.63e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1086) 2.07e-06 2.65e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1085) 2.27e-06 3.48e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1084) 2.15e-06 1.81e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1083) 2.21e-06 2.84e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1082) 2.15e-06 3.00e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1081) 2.27e-06 3.51e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1080) 2.22e-06 2.69e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1079) 2.12e-06 2.61e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1078) 2.21e-06 2.71e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1077) 1.99e-06 1.78e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1076) 2.26e-06 1.79e-10 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1075) 2.03e-06 2.49e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1074) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1073) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1072) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1071) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1070) 2.27e-06    0.000 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1069) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1068) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1067) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1066) 2.18e-06 3.07e-10 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1538) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1065) 2.13e-06 1.97e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1537) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1064) 2.10e-06 2.64e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1536) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1063) 2.05e-06 2.85e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1535) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1062) 2.15e-06 1.55e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1534) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1061) 2.02e-06 3.78e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1533) 1.89e-06    0.000 1.25e-07 2.01e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1060) 2.15e-06 1.43e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1532) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1059) 1.97e-06 2.42e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1531) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1530) 2.12e-06 1.05e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1529) 2.15e-06 8.13e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1058) 2.27e-06 3.06e-10 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1057) 2.05e-06 2.07e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1056) 2.27e-06 3.28e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1055) 2.15e-06 3.10e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1054) 2.26e-06 1.70e-10 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1053) 2.06e-06 2.67e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1052) 2.09e-06 2.04e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1051) 2.04e-06 2.33e-11 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1050) 2.12e-06 2.43e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1049) 2.27e-06 3.11e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_R_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1026) 4.64e-06 5.41e-06 2.46e-07 1.03e-05   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1048) 2.15e-06 3.13e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1047) 2.12e-06 3.02e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1046) 2.15e-06 2.90e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1045) 2.03e-06 2.54e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1044) 2.02e-06 3.48e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1043) 2.05e-06 2.68e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1042) 2.27e-06 3.76e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1041) 2.06e-06 2.35e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1040) 2.27e-06 3.68e-10 1.25e-07 2.39e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1039) 2.03e-06 1.82e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1238) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1237) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1236) 2.07e-06    0.000 2.39e-07 2.31e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1235) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1234) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1233) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1232) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1231) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1230) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1229) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1228) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1227) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1226) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1225) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1224) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1223) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1222) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1221) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1220) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1219) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1218) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1217) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1216) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1215) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1214) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1213) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1212) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1211) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1210) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1209) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1208) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1207) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1206) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1205) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1204) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1203) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1202) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1201) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1200) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1199) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1198) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1197) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1196) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1195) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1194) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1193) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1192) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1191) 3.49e-06 5.34e-06 2.17e-07 9.04e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1190) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1189) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1188) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1187) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1186) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1185) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1184) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1183) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1182) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1181) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1180) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1179) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1178) 2.11e-06 2.52e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1177) 2.18e-06 2.21e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1176) 2.12e-06 2.49e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1175) 2.11e-06 2.19e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1174) 2.08e-06 2.29e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1173) 2.24e-06 2.56e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1172) 2.06e-06 2.25e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1171) 2.13e-06 2.66e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1170) 2.07e-06 1.75e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1169) 1.97e-06 2.23e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1168) 2.07e-06 1.72e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1167) 1.97e-06 1.88e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1166) 2.08e-06 2.30e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1165) 2.29e-06 2.57e-10 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1164) 2.06e-06 2.74e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1163) 2.11e-06 2.23e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1162) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1161) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1160) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1159) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1158) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1157) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1156) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1155) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1154) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1153) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1152) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1151) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1150) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1149) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1148) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1147) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1146) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1145) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1144) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1143) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1142) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1141) 2.27e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1140) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1139) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
      array_0_0 (array_0_0_3)         1.95e-03 1.70e-03 3.97e-03  7.62e-03   4.3
        array_0_0_ext (array_0_0_ext_3) 1.95e-03 1.70e-03 3.97e-03 7.62e-03   4.3
          mem_0_0 (split_array_0_0_ext_3) 1.95e-03 1.70e-03 3.97e-03 7.62e-03   4.3
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1751) 2.09e-06 1.66e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1750) 2.09e-06 1.75e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1749) 2.00e-06 1.16e-10 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1748) 2.11e-06 1.64e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1747) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1746) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1745) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1744) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1743) 2.48e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1742) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1741) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1740) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1739) 2.03e-06 1.81e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1738) 2.49e-06 2.01e-10 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1737) 1.99e-06 1.47e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1736) 1.96e-06 1.49e-10 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1735) 2.15e-06 2.16e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1734) 2.11e-06 1.68e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1733) 2.13e-06 1.65e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1732) 1.96e-06 1.27e-10 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1731) 2.13e-06 1.49e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1730) 2.11e-06 1.47e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1729) 1.99e-06 1.75e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1728) 2.07e-06 1.66e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1727) 1.94e-06 1.94e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1726) 2.00e-06 1.43e-10 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1725) 2.18e-06 2.26e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1724) 2.17e-06 2.40e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1723) 2.13e-06 1.20e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1722) 1.94e-06 1.73e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1721) 2.18e-06 2.30e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1720) 2.06e-06 2.17e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1719) 2.07e-06 1.55e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1718) 1.94e-06 1.47e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1717) 1.99e-06 1.33e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1716) 2.11e-06 2.05e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1715) 2.48e-06 2.10e-10 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1714) 1.99e-06 2.54e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1713) 2.49e-06 2.25e-10 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1712) 2.07e-06 1.59e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1711) 2.13e-06 1.54e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1710) 2.11e-06 2.32e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1709) 2.15e-06 2.13e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1708) 2.15e-06 2.38e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1707) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1706) 2.49e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1705) 1.93e-06    0.000 1.25e-07 2.05e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1704) 1.92e-06    0.000 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1703) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1702) 2.49e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1701) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1700) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1699) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1698) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1697) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1696) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1695) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1694) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1693) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1692) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1691) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1690) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1689) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1688) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1687) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1686) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1685) 2.48e-06    0.000 2.05e-07 2.68e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1684) 2.02e-06    0.000 6.11e-08 2.08e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1683) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1682) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1681) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1680) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1679) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1678) 2.17e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1677) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1676) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1675) 2.13e-06 1.36e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1674) 1.98e-06 1.59e-10 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1673) 2.06e-06 2.06e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1672) 2.07e-06 2.23e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1671) 1.94e-06 1.83e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1670) 2.44e-06 1.75e-10 1.25e-07 2.56e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1669) 2.12e-06 1.42e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1668) 1.92e-06 1.12e-10 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1667) 2.10e-06 2.78e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1666) 2.24e-06 2.93e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1665) 2.23e-06 2.50e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1664) 2.24e-06 2.75e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1663) 2.23e-06 2.59e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1662) 2.24e-06 3.03e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1661) 2.24e-06 2.93e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1660) 2.23e-06 2.99e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1659) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1658) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1657) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1656) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1655) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1654) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1653) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1652) 2.03e-06    0.000 2.05e-07 2.24e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2041) 2.02e-06 1.43e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2040) 2.03e-06 1.16e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2039) 2.10e-06 1.42e-09 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2038) 2.07e-06 9.40e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2037) 2.03e-06 1.65e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2036) 1.97e-06 8.42e-10 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2035) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2034) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2033) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2032) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2031) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2030) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2029) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2028) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2027) 1.97e-06 1.95e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2026) 2.04e-06 3.00e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2025) 1.97e-06 2.04e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2024) 2.12e-06 3.57e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2023) 2.12e-06 2.81e-10 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2022) 2.11e-06 3.07e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1951) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1950) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2021) 2.10e-06 2.07e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1949) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2020) 2.01e-06 1.16e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1948) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2019) 2.00e-06 1.86e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1947) 2.01e-06 1.56e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2018) 2.30e-06 2.18e-10 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1946) 2.22e-06 2.33e-10 2.05e-07 2.42e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2017) 2.06e-06 1.26e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1945) 2.04e-06 2.48e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2016) 2.01e-06 1.54e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1944) 2.01e-06 1.52e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2015) 2.09e-06 2.17e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1943) 2.04e-06 2.76e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2014) 2.06e-06 1.64e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1942) 1.97e-06 1.92e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2013) 2.30e-06 2.37e-10 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2012) 2.03e-06 2.84e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1941) 2.11e-06 1.79e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1940) 1.98e-06 2.51e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2011) 2.30e-06 1.07e-09 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1939) 2.22e-06    0.000 2.05e-07 2.42e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2010) 2.22e-06 1.29e-09 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1938) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2009) 1.97e-06 1.10e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1937) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2008) 2.01e-06 7.64e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1936) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2007) 2.09e-06 9.84e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1935) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2006) 2.09e-06 1.04e-09 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1934) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2005) 2.07e-06 8.60e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1933) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2004) 2.01e-06 7.35e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1932) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2003) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2002) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1931) 2.12e-06 2.60e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1930) 1.97e-06 2.08e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2001) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1929) 2.06e-06 1.11e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2000) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1928) 2.12e-06 2.50e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1999) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1927) 2.11e-06 2.01e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1998) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1926) 2.30e-06 2.58e-10 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1997) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1925) 2.10e-06 1.86e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1996) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1924) 2.03e-06 2.33e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1995) 2.09e-06 1.02e-09 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1923) 2.20e-06 7.67e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1994) 2.31e-06 1.24e-09 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1922) 2.25e-06 1.12e-09 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1993) 2.10e-06 1.14e-09 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1992) 2.05e-06 8.52e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1921) 2.20e-06 7.99e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1920) 2.20e-06 7.15e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1991) 2.03e-06 1.29e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1919) 1.98e-06 2.13e-09 2.39e-07 2.23e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1990) 2.02e-06 1.06e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1918) 2.20e-06 1.46e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1989) 2.16e-06 6.21e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1917) 2.04e-06 1.09e-09 2.05e-07 2.25e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1988) 1.99e-06 1.56e-09 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1916) 2.20e-06 1.10e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1987) 2.16e-06 1.47e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1915) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1986) 2.02e-06 1.67e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1914) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1985) 2.10e-06 2.08e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1913) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1984) 2.12e-06 3.31e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1912) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1983) 2.11e-06 2.97e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1982) 2.12e-06 1.97e-10 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1911) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1910) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1981) 2.10e-06 2.17e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1909) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1980) 2.12e-06 3.58e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1908) 2.33e-06    0.000 1.25e-07 2.45e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1979) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1907) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1978) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1906) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1977) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1905) 2.23e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1976) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1904) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1975) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1903) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1974) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1902) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1973) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1972) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1901) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1900) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1971) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1899) 2.03e-06 2.56e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1970) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1898) 2.04e-06 2.49e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1969) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1897) 2.11e-06 1.66e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1968) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1896) 2.49e-06 2.18e-10 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1967) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1895) 2.04e-06 1.75e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1966) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1894) 2.05e-06 1.23e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1965) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1893) 2.04e-06 2.14e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1964) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1892) 2.33e-06 1.95e-10 1.25e-07 2.45e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1963) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1962) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1891) 2.32e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1890) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1961) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1889) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1960) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1888) 2.33e-06    0.000 1.25e-07 2.45e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1959) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1887) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1958) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1886) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1957) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1885) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1956) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1884) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1955) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1883) 1.99e-06 1.48e-09 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1954) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1882) 2.02e-06 1.71e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1953) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1952) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1881) 2.23e-06 1.64e-09 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1880) 2.33e-06 1.00e-09 1.25e-07 2.45e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1879) 2.23e-06 1.36e-09 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1878) 2.22e-06 2.09e-09 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1877) 2.04e-06 1.38e-09 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1876) 2.01e-06 1.12e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1875) 1.98e-06 9.04e-10 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1874) 2.03e-06 1.66e-09 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1873) 2.03e-06 1.57e-09 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1872) 2.01e-06 1.07e-09 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1871) 2.01e-06 1.84e-09 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1870) 2.50e-06 1.44e-09 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1869) 2.06e-06 1.46e-09 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1868) 2.09e-06 1.51e-09 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1867) 2.08e-06 2.62e-10 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1866) 2.01e-06 1.72e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1865) 2.06e-06 2.43e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1864) 1.98e-06 1.41e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1863) 2.23e-06 1.52e-10 7.37e-08 2.30e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1862) 2.03e-06 2.50e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1861) 2.02e-06 2.77e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1860) 1.98e-06 1.81e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1651) 2.19e-06 4.00e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1859) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1650) 2.20e-06 3.20e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1858) 1.98e-06    0.000 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1649) 2.18e-06 1.75e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1857) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1648) 2.03e-06 1.26e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1856) 2.29e-06    0.000 2.05e-07 2.49e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1647) 1.94e-06 2.93e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1855) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1646) 2.08e-06 2.02e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1854) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1645) 2.03e-06 2.43e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1853) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1644) 2.23e-06 1.94e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1852) 2.49e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1643) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1642) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1641) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1640) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1639) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1638) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1637) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1636) 2.02e-06    0.000 2.05e-07 2.23e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1635) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1634) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1633) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1632) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1631) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1630) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1629) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1628) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1627) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1626) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1625) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1624) 2.03e-06    0.000 2.05e-07 2.24e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1623) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1622) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1621) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1620) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1619) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1618) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1617) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1616) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1615) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1614) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1613) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1612) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1611) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1610) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1609) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1608) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1607) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1606) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1605) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1604) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1603) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1602) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1601) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1600) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1599) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1598) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1597) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1596) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1595) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1594) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1593) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1592) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1591) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1590) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1589) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1588) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1587) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1586) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1585) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1584) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1583) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1582) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1581) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1580) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1579) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1578) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1577) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1576) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1575) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1574) 2.06e-06    0.000 2.05e-07 2.26e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1573) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1572) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1571) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1570) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1569) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1568) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1567) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1566) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1565) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1564) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1563) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1562) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1561) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1560) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1559) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1558) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1557) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1556) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1555) 2.01e-06 1.19e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1554) 1.94e-06 2.07e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1553) 1.99e-06 1.87e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1552) 2.18e-06 1.83e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1851) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1850) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1849) 2.49e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1848) 2.33e-06    0.000 1.25e-07 2.45e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1847) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1846) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1845) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1844) 2.32e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1843) 2.05e-06 1.35e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1842) 2.04e-06 4.44e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_R_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1539) 3.68e-06 2.19e-06 2.58e-07 6.14e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1841) 1.99e-06 4.47e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1840) 2.29e-06 5.22e-10 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1839) 2.04e-06 3.24e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1838) 2.03e-06 3.65e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1837) 2.17e-06 4.73e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1836) 2.17e-06 4.92e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1835) 2.01e-06 2.01e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1834) 2.00e-06 2.53e-09 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1833) 2.03e-06 2.24e-09 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1832) 2.20e-06 1.18e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1831) 2.06e-06 2.11e-09 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1830) 2.05e-06 1.11e-09 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1829) 2.04e-06 1.96e-09 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1828) 2.17e-06 1.89e-09 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1827) 2.04e-06 1.06e-09 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1826) 2.23e-06 1.50e-10 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1825) 2.02e-06 2.04e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1824) 2.29e-06 2.48e-10 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1823) 1.99e-06 1.20e-10 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1822) 2.45e-06 1.79e-10 1.25e-07 2.57e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1821) 2.03e-06 1.78e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1820) 2.20e-06 2.38e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1819) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1818) 1.97e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1817) 2.45e-06    0.000 1.25e-07 2.57e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1816) 2.32e-06    0.000 1.25e-07 2.44e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1815) 2.45e-06    0.000 1.25e-07 2.57e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1814) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1813) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1812) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1811) 1.91e-06    0.000 6.11e-08 1.97e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1810) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1809) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1808) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1807) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1806) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1805) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1804) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1803) 2.49e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1802) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1801) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1800) 2.49e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1799) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1798) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1797) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1796) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1795) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1794) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1793) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1792) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1791) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1790) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1789) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1788) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1787) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1786) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1785) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1784) 1.96e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1783) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1782) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1781) 2.15e-06    0.000 2.39e-07 2.39e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1780) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1779) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1778) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1777) 2.22e-06    0.000 1.88e-07 2.40e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1776) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1775) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1774) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1773) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1772) 2.02e-06    0.000 6.11e-08 2.08e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1771) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1770) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1769) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1768) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1767) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1766) 2.48e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1765) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1764) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1763) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1762) 2.49e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1761) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1760) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1551) 1.94e-06 2.45e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1759) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1550) 2.04e-06 1.87e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1758) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1549) 2.00e-06 9.45e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1757) 2.48e-06    0.000 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1548) 2.09e-06 7.88e-10 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1756) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1547) 2.11e-06 1.27e-09 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1755) 2.49e-06 1.85e-10 2.05e-07 2.69e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1546) 2.08e-06 7.67e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1754) 2.00e-06 1.73e-10 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1545) 2.09e-06 5.71e-10 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1753) 2.15e-06 1.49e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1544) 2.11e-06 8.98e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1752) 2.17e-06 1.75e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1543) 2.00e-06 7.40e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1542) 2.03e-06 1.03e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1541) 2.20e-06 1.22e-09 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1540) 2.24e-06 9.86e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2051) 2.03e-06 1.80e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2050) 2.03e-06 1.91e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2049) 2.03e-06 1.86e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2048) 1.97e-06 1.99e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2047) 2.03e-06 1.40e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2046) 2.03e-06 1.73e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2045) 2.03e-06 1.89e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2044) 2.03e-06 1.58e-09 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2043) 2.10e-06 1.30e-09 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2042) 1.97e-06 9.45e-10 1.25e-07 2.09e-06   0.0
      array_3_0 (array_0_0_0)         2.01e-03 1.87e-03 3.96e-03  7.85e-03   4.4
        array_0_0_ext (array_0_0_ext_0) 2.01e-03 1.87e-03 3.96e-03 7.85e-03   4.4
          mem_0_0 (split_array_0_0_ext_0) 2.01e-03 1.87e-03 3.96e-03 7.85e-03   4.4
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_313) 2.10e-06 1.29e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_312) 2.02e-06 2.18e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_311) 1.93e-06 2.39e-10 1.25e-07 2.05e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_310) 2.09e-06 2.66e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_309) 2.10e-06 1.21e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_308) 2.39e-06 1.36e-10 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_307) 2.02e-06 3.10e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_306) 2.09e-06 8.48e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_305) 2.23e-06 7.81e-10 2.05e-07 2.44e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_304) 1.98e-06 4.75e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_303) 2.23e-06 5.02e-10 2.05e-07 2.44e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_302) 2.10e-06 4.29e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_301) 2.02e-06 5.11e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_300) 1.95e-06 2.67e-10 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_299) 2.15e-06 3.20e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_298) 2.16e-06 2.87e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_297) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_296) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_295) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_294) 1.98e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_503) 2.10e-06 3.02e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_502) 2.13e-06 2.29e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_501) 2.09e-06 1.74e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_500) 2.17e-06 1.42e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_499) 2.18e-06 1.47e-10 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_498) 2.19e-06 1.82e-10 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_497) 2.09e-06 1.57e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_496) 1.98e-06 2.00e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_495) 2.12e-06 2.04e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_494) 2.12e-06 1.84e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_293) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_292) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_291) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_290) 2.21e-06    0.000 2.05e-07 2.42e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_289) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_288) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_287) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_286) 1.93e-06    0.000 1.25e-07 2.05e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_285) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_284) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_493) 2.03e-06 2.48e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_492) 1.96e-06 1.50e-10 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_491) 2.16e-06 2.39e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_490) 2.19e-06 2.02e-10 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_489) 2.16e-06 1.24e-09 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_488) 2.09e-06 9.46e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_487) 2.16e-06 8.12e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_486) 2.09e-06 5.93e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_485) 2.08e-06 1.19e-09 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_484) 2.07e-06 9.76e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_283) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_282) 1.97e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_281) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_280) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_279) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_278) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_277) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_276) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_275) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_274) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_483) 2.09e-06 9.88e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_482) 2.12e-06 9.91e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_481) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_480) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_479) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_478) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_477) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_476) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_475) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_474) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_273) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_272) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_271) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_270) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_269) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_268) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_267) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_266) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_265) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_264) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_473) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_472) 2.17e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_471) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_470) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_469) 2.08e-06    0.000 2.05e-07 2.28e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_468) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_467) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_466) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_465) 2.17e-06 1.98e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_464) 2.16e-06 1.87e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_263) 2.07e-06    0.000 2.39e-07 2.31e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_262) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_261) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_260) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_259) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_258) 1.97e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_257) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_256) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_255) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_254) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_463) 2.16e-06 1.85e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_462) 2.12e-06 2.22e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_461) 2.17e-06 1.33e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_460) 1.97e-06 3.28e-10 2.39e-07 2.21e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_459) 1.98e-06 1.98e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_458) 2.12e-06 1.86e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_457) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_456) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_455) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_454) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_253) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_252) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_251) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_250) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_249) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_248) 1.97e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_247) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_246) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_245) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_244) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_453) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_452) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_451) 2.17e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_450) 2.08e-06    0.000 2.05e-07 2.28e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_449) 2.03e-06    0.000 6.11e-08 2.09e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_448) 1.96e-06    0.000 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_447) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_446) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_445) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_444) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_243) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_242) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_241) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_240) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_239) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_238) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_237) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_236) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_235) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_234) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_443) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_442) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_441) 2.03e-06 1.64e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_440) 2.08e-06 1.14e-09 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_439) 2.09e-06 8.44e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_438) 2.19e-06 1.32e-09 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_437) 2.03e-06 1.09e-09 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_436) 2.11e-06 1.79e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_435) 1.98e-06 1.06e-09 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_434) 2.13e-06 1.45e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_233) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_232) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_231) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_230) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_229) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_228) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_227) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_226) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_225) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_224) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_433) 2.18e-06 1.27e-09 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_432) 2.08e-06 9.77e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_431) 2.18e-06 6.24e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_430) 1.97e-06 6.95e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_429) 2.17e-06 7.49e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_428) 1.96e-06 9.71e-10 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_427) 2.12e-06 1.02e-09 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_426) 2.08e-06 1.24e-09 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_425) 2.19e-06 1.06e-09 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_424) 2.18e-06 1.02e-09 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_223) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_222) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_13) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_221) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_12) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_220) 1.96e-06    0.000 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_11) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_219) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_10) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_218) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_9) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_217) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_8) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_216) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_7) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_215) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_6) 2.09e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_214) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_5) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_4) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_423) 2.16e-06 1.18e-09 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_422) 2.08e-06 1.18e-09 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_421) 2.09e-06 1.28e-09 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_420) 2.11e-06 1.62e-09 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_419) 2.09e-06 1.54e-09 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_418) 2.08e-06 1.63e-09 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_417) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_416) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_415) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_414) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_3) 2.12e-06    0.000 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_2) 2.42e-06    0.000 1.25e-07 2.54e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_413) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_412) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_411) 1.96e-06    0.000 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_410) 2.07e-06    0.000 2.05e-07 2.28e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_409) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_408) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_407) 2.03e-06    0.000 2.05e-07 2.24e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_406) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_405) 2.03e-06    0.000 2.05e-07 2.24e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_404) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_403) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_402) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_401) 2.07e-06 2.62e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_400) 2.12e-06 1.50e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_399) 2.07e-06 2.31e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_398) 2.12e-06 1.92e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_397) 2.03e-06 1.36e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_396) 2.10e-06 2.62e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_395) 2.11e-06 2.12e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_394) 2.12e-06 2.20e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_393) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_392) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_391) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_390) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_389) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_388) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_387) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_386) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_385) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_384) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_383) 1.98e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_382) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_381) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_380) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_379) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_378) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_377) 2.02e-06 1.99e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_376) 1.95e-06 1.21e-09 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_375) 2.01e-06 9.65e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_374) 1.98e-06 6.12e-10 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_373) 1.98e-06 9.40e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_372) 2.02e-06 1.10e-09 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_371) 2.06e-06 1.19e-09 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_370) 2.10e-06 1.37e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_369) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_368) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_367) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_366) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_365) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_364) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_363) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_362) 1.97e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_361) 2.01e-06 1.00e-09 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_360) 2.02e-06 1.65e-09 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_359) 2.01e-06 8.75e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_358) 2.11e-06 1.05e-09 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_357) 2.02e-06 6.88e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_356) 2.39e-06 1.03e-09 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_355) 2.08e-06 7.08e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_354) 2.13e-06 1.38e-09 2.05e-07 2.33e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_353) 2.09e-06 9.77e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_352) 2.23e-06 6.92e-10 2.05e-07 2.44e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_351) 2.10e-06 9.78e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_350) 2.10e-06 1.07e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_349) 1.97e-06 1.05e-09 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_348) 2.02e-06 1.05e-09 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_347) 2.40e-06 9.12e-10 2.05e-07 2.60e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_346) 2.16e-06 7.63e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_345) 2.23e-06 1.31e-10 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_344) 2.01e-06 2.35e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_343) 2.03e-06 1.75e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_342) 2.09e-06 2.15e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_341) 2.21e-06 2.16e-10 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_340) 1.97e-06 1.99e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_339) 2.01e-06 1.55e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_338) 2.07e-06 1.77e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_337) 2.02e-06 1.05e-09 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_336) 1.99e-06 1.13e-09 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_335) 1.95e-06 7.89e-10 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_334) 2.09e-06 1.31e-09 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_333) 2.23e-06 2.97e-10 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_332) 1.94e-06 7.50e-09 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_331) 2.01e-06 5.75e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_330) 2.16e-06 7.35e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_329) 2.21e-06    0.000 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_328) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_327) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_326) 1.97e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_325) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_324) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_323) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_322) 1.97e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_113) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_321) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_112) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_320) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_111) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_319) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_110) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_318) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_109) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_317) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_108) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_316) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_107) 1.99e-06    0.000 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_315) 2.04e-06    0.000 2.05e-07 2.25e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_106) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_314) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_105) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_104) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_103) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_102) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_101) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_100) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_99) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_98) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_97) 2.09e-06 1.72e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_96) 2.07e-06 2.42e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_95) 2.09e-06 1.69e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_94) 2.09e-06 1.64e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_93) 2.05e-06 2.03e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_92) 1.93e-06 2.55e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_91) 2.14e-06 1.70e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_90) 2.02e-06 1.26e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_89) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_88) 2.01e-06    0.000 6.11e-08 2.07e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_87) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_86) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_85) 2.08e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_84) 2.08e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_83) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_82) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_81) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_80) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_79) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_78) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_77) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_76) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_75) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_74) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_73) 2.08e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_72) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_71) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_70) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_69) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_68) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_67) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_66) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_65) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_64) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_63) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_62) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_61) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_60) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_59) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_58) 1.94e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_57) 2.08e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_56) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_55) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_54) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_53) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_52) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_51) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_50) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_49) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_48) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_47) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_46) 2.09e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_45) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_44) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_43) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_42) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_41) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_0) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_40) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_512) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_39) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_511) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_38) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_510) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_37) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_509) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_36) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_508) 2.19e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_35) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_507) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_34) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_506) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_505) 1.98e-06 1.39e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_504) 2.16e-06 1.84e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_33) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_32) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_31) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_30) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_29) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_28) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_27) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_26) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_25) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_24) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_R_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_1) 3.47e-06 3.38e-06 3.04e-07 7.15e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_23) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_22) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_21) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_20) 1.99e-06    0.000 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_19) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_18) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_17) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_16) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_15) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_14) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_213) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_212) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_211) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_210) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_209) 1.96e-06 1.74e-10 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_208) 2.01e-06 2.50e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_207) 2.01e-06 1.65e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_206) 2.04e-06 1.80e-10 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_205) 2.18e-06 2.65e-10 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_204) 2.13e-06 2.48e-10 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_203) 2.16e-06 1.80e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_202) 2.15e-06 2.15e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_201) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_200) 2.19e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_199) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_198) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_197) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_196) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_195) 1.96e-06    0.000 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_194) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_193) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_192) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_191) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_190) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_189) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_188) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_187) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_186) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_185) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_184) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_183) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_182) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_181) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_180) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_179) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_178) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_177) 2.18e-06    0.000 2.05e-07 2.38e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_176) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_175) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_174) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_173) 1.96e-06    0.000 7.37e-08 2.03e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_172) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_171) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_170) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_169) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_168) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_167) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_166) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_165) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_164) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_163) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_162) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_161) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_160) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_159) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_158) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_157) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_156) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_155) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_154) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_153) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_152) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_151) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_150) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_149) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_148) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_147) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_146) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_145) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_144) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_143) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_142) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_141) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_140) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_139) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_138) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_137) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_136) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_135) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_134) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_133) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_132) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_131) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_130) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_129) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_128) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_127) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_126) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_125) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_124) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_123) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_122) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_121) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_120) 1.99e-06    0.000 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_119) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_118) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_117) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_116) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_115) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_array_0_0_ext_0_114) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
    clk_gate__T_423_tag_reg (SNPS_CLOCK_GATE_HIGH_NonBlockingDCache_11) 3.01e-06 1.14e-06 1.24e-07 4.27e-06   0.0
  ptw (PTW)                           1.74e-03 2.34e-03 3.16e-03  7.24e-03   4.1
    clk_gate_tags_0_reg (SNPS_CLOCK_GATE_HIGH_PTW_3) 1.99e-06    0.000 2.05e-07 2.20e-06   0.0
    clk_gate_valid_1_reg (SNPS_CLOCK_GATE_HIGH_PTW_17) 2.16e-06 3.29e-07 2.06e-07 2.69e-06   0.0
    clk_gate__T_56_reg (SNPS_CLOCK_GATE_HIGH_PTW_2) 2.30e-06    0.000 6.11e-08 2.36e-06   0.0
    clk_gate_tags_2_reg (SNPS_CLOCK_GATE_HIGH_PTW_9) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
    clk_gate_tags_4_reg (SNPS_CLOCK_GATE_HIGH_PTW_23) 2.32e-06    0.000 2.05e-07 2.53e-06   0.0
    clk_gate_tags_6_reg (SNPS_CLOCK_GATE_HIGH_PTW_21) 2.32e-06    0.000 2.05e-07 2.52e-06   0.0
    clk_gate_r_req_dest_reg (SNPS_CLOCK_GATE_HIGH_PTW_8) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
    clk_gate_r_pte_ppn_reg_0 (SNPS_CLOCK_GATE_HIGH_PTW_6) 2.33e-06    0.000 7.37e-08 2.40e-06   0.0
    clk_gate_r_pte_ppn_reg_1 (SNPS_CLOCK_GATE_HIGH_PTW_5) 2.33e-06    0.000 7.37e-08 2.40e-06   0.0
    clk_gate_data_7_reg (SNPS_CLOCK_GATE_HIGH_PTW_15) 2.32e-06    0.000 2.05e-07 2.52e-06   0.0
    clk_gate_r_pte_u_reg (SNPS_CLOCK_GATE_HIGH_PTW_0) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
    arb (RRArbiter)                   4.66e-06    0.000 3.02e-06  7.68e-06   0.0
    l2_tlb_ram (l2_tlb_ram)           1.47e-03 2.24e-03 2.73e-03  6.44e-03   3.6
      l2_tlb_ram_ext (l2_tlb_ram_ext) 1.47e-03 2.24e-03 2.73e-03  6.44e-03   3.6
        mem_0_0 (split_l2_tlb_ram_ext) 1.47e-03 2.24e-03 2.73e-03 6.44e-03   3.6
          clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_312) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_311) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_310) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_309) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_308) 2.48e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_307) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_306) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_305) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_304) 2.48e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_303) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_302) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_301) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_300) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_299) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_298) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_297) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_296) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_295) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_294) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_293) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_502) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_501) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_500) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_499) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_498) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_497) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_496) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_495) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_494) 2.62e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_493) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_292) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_291) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_290) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_289) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_288) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_287) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_286) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_285) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_284) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_283) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_492) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_491) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_490) 2.63e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_489) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_488) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_487) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_486) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_485) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_484) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_483) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_282) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_281) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_280) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_279) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_278) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_277) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_276) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_275) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_274) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_273) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_482) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_481) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_480) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_479) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_478) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_477) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_476) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_475) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_474) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_473) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_272) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_271) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_270) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_269) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_268) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_267) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_266) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_265) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_264) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_263) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_472) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_471) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_470) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_469) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_468) 2.59e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_467) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_466) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_465) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_464) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_463) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_262) 2.47e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_261) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_260) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_259) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_258) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_257) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_256) 2.21e-06    0.000 2.05e-07 2.42e-06   0.0
          clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_255) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
          clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_254) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_253) 2.22e-06    0.000 2.05e-07 2.42e-06   0.0
          clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_462) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_461) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_460) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_459) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_458) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_457) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_456) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_455) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_454) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
          clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_453) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_252) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
          clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_251) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
          clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_250) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
          clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_249) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_248) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_247) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_246) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_245) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_244) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
          clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_243) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_452) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
          clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_451) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_450) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_449) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_448) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_447) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_446) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_445) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_444) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_443) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_242) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_241) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_240) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_239) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
          clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_238) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_237) 2.48e-06    0.000 1.25e-07 2.60e-06   0.0
          clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_236) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_235) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_234) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_233) 2.47e-06    0.000 1.25e-07 2.60e-06   0.0
          clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_442) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_441) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_440) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_439) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
          clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_438) 2.13e-06    0.000 2.05e-07 2.33e-06   0.0
          clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_437) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_436) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_435) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_434) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_433) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_232) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_231) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_230) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_229) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_228) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
          clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_227) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
          clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_226) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_225) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_224) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_223) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_432) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_431) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_430) 2.63e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_429) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_428) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_427) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_426) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_425) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_424) 2.63e-06    0.000 2.05e-07 2.84e-06   0.0
          clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_423) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
          clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_222) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_221) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_12) 2.59e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_220) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
          clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_11) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_219) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_10) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_218) 2.66e-06    0.000 2.05e-07 2.86e-06   0.0
          clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_9) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_217) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_8) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_216) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_7) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_215) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_6) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_214) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_5) 2.35e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_213) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_4) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_3) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_422) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
          clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_421) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_420) 2.63e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_419) 2.63e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_418) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_417) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_416) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_415) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_414) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_413) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_2) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_1) 2.74e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_412) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_411) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_410) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_409) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_408) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_407) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_406) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_405) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_404) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_403) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
          clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_402) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_401) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_400) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_399) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_398) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_397) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_396) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_395) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_394) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_393) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_392) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_391) 2.13e-06    0.000 2.05e-07 2.33e-06   0.0
          clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_390) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_389) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_388) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_387) 2.62e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_386) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_385) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_384) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_383) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_382) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_381) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_380) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_379) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_378) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_377) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_376) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_375) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_374) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_373) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_372) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_371) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_370) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_369) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_368) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_367) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_366) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_365) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_364) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_363) 2.62e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_362) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_361) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_360) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_359) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_358) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_357) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_356) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_355) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_354) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_353) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_352) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_351) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_350) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_349) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_348) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_347) 2.48e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_346) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_345) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_344) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_343) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_342) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_341) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_340) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_339) 2.48e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_338) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_337) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_336) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_335) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_334) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_333) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_332) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_331) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_330) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_329) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_328) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_327) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_326) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_325) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_324) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_323) 2.59e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_322) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_321) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_112) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_320) 2.47e-06    0.000 2.05e-07 2.68e-06   0.0
          clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_111) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_319) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_110) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_318) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_109) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_317) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_108) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
          clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_316) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_107) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_315) 2.46e-06    0.000 2.05e-07 2.67e-06   0.0
          clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_106) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_314) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
          clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_105) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_313) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_104) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
          clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_103) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_102) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_101) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_100) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_99) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
          clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_98) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_97) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_96) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_95) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_94) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_93) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_92) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_91) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_90) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_89) 2.35e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_88) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_87) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_86) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_85) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_84) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_83) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_82) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_81) 2.74e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_80) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
          clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_79) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_78) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_77) 2.74e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_76) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_75) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_74) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_73) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_72) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_71) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_70) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_69) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_68) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_67) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_66) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_65) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_64) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_63) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_62) 2.40e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_61) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_60) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_59) 2.35e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_58) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_57) 2.74e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_56) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_55) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
          clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_54) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_53) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_52) 2.40e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_51) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_50) 2.60e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_49) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_48) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_47) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_46) 2.41e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_45) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_44) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_43) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_42) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_41) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_40) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_512) 2.45e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_39) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_511) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_38) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_510) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_37) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_509) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_36) 2.41e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_508) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_35) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_507) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_34) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_506) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_33) 2.17e-06    0.000 2.05e-07 2.37e-06   0.0
          clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_505) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_504) 2.63e-06    0.000 2.05e-07 2.84e-06   0.0
          clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_503) 2.63e-06    0.000 2.05e-07 2.83e-06   0.0
          clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_32) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_31) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_30) 2.37e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_29) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_28) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_27) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_26) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_25) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_24) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_23) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_22) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_21) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_20) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_19) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_18) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_17) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
          clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_16) 2.60e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_15) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_14) 2.36e-06    0.000 2.05e-07 2.57e-06   0.0
          clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_13) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_212) 2.44e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_211) 2.66e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_210) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_209) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_208) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
          clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_207) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_206) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_205) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_204) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_203) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_202) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_201) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_200) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_199) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_198) 2.40e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_197) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_196) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_195) 2.65e-06    0.000 2.05e-07 2.86e-06   0.0
          clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_194) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_193) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
          clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_192) 2.66e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_191) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_190) 2.66e-06    0.000 2.05e-07 2.86e-06   0.0
          clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_189) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_188) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_187) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_186) 2.40e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_185) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_184) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_183) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_182) 2.44e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_181) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_180) 2.66e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_179) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_178) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_177) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_176) 2.66e-06    0.000 2.05e-07 2.86e-06   0.0
          clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_175) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_174) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
          clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_173) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_172) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_171) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_170) 2.44e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_169) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
          clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_168) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_167) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_166) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
          clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_165) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_164) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_163) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_162) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
          clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_161) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_160) 2.66e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_159) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_158) 2.44e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_157) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
          clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_156) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_155) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_154) 2.44e-06    0.000 2.05e-07 2.64e-06   0.0
          clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_153) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_152) 2.61e-06    0.000 2.05e-07 2.82e-06   0.0
          clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_151) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_150) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_149) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_148) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
          clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_147) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_146) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_145) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_144) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
          clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_143) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_142) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_141) 2.53e-06    0.000 2.05e-07 2.73e-06   0.0
          clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_140) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
          clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_139) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_138) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_137) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_136) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_135) 2.44e-06    0.000 2.05e-07 2.65e-06   0.0
          clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_134) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
          clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_133) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
          clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_0) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
          clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_132) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
          clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_131) 2.46e-06    0.000 2.05e-07 2.66e-06   0.0
          clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_130) 2.29e-06    0.000 2.05e-07 2.50e-06   0.0
          clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_129) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
          clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_128) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_127) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_126) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_125) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_124) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_123) 2.74e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_122) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_121) 2.73e-06    0.000 2.05e-07 2.94e-06   0.0
          clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_120) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_119) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
          clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_118) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
          clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_117) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
          clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_116) 2.61e-06    0.000 2.05e-07 2.81e-06   0.0
          clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_115) 2.59e-06    0.000 2.05e-07 2.80e-06   0.0
          clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_114) 2.41e-06    0.000 2.05e-07 2.61e-06   0.0
          clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_l2_tlb_ram_ext_113) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
    clk_gate_valid_reg (SNPS_CLOCK_GATE_HIGH_PTW_1) 2.14e-06 3.74e-08 7.37e-08 2.25e-06   0.0
    clk_gate_s2_g_reg (SNPS_CLOCK_GATE_HIGH_PTW_18) 1.99e-06    0.000 2.05e-07 2.20e-06   0.0
    clk_gate_tags_1_reg (SNPS_CLOCK_GATE_HIGH_PTW_4) 2.32e-06    0.000 2.05e-07 2.53e-06   0.0
    clk_gate_tags_3_reg (SNPS_CLOCK_GATE_HIGH_PTW_24) 2.32e-06    0.000 2.05e-07 2.53e-06   0.0
    clk_gate_tags_5_reg (SNPS_CLOCK_GATE_HIGH_PTW_22) 2.32e-06    0.000 2.05e-07 2.53e-06   0.0
    clk_gate_g_reg (SNPS_CLOCK_GATE_HIGH_PTW_16) 2.03e-06    0.000 2.05e-07 2.24e-06   0.0
  tlMasterXbar (TLXbar_8)             3.11e-05 7.88e-06 1.32e-05  5.22e-05   0.0
    clk_gate__T_216_0_reg (SNPS_CLOCK_GATE_HIGH_TLXbar_8_0) 6.19e-06 6.65e-06 7.53e-08 1.29e-05   0.0
  frontend (BoomFrontend)             2.68e-02 2.46e-02 2.43e-02  7.57e-02  42.5
    tlb (TLB_1)                       1.36e-04 1.38e-04 2.42e-04  5.16e-04   0.3
      packageanon2_22 (packageanon2_37)    0.000    0.000    0.000    0.000   N/A
      packageanon2_23 (packageanon2_36)    0.000    0.000    0.000    0.000   N/A
      packageanon2_24 (packageanon2_35)    0.000    0.000    0.000    0.000   N/A
      packageanon2_25 (packageanon2_34)    0.000    0.000    0.000    0.000   N/A
      packageanon2_26 (packageanon2_33)    0.000    0.000    0.000    0.000   N/A
      packageanon2_35 (packageanon2_24)    0.000    0.000    0.000    0.000   N/A
      packageanon2_36 (packageanon2_23)    0.000    0.000    0.000    0.000   N/A
      packageanon2_37 (packageanon2_22)    0.000    0.000    0.000    0.000   N/A
      packageanon2_38 (packageanon2_21)    0.000    0.000    0.000    0.000   N/A
      clk_gate_sectored_entries_1_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_1) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
      clk_gate_superpage_entries_0_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_35) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
      clk_gate_sectored_entries_6_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_24) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
      clk_gate_superpage_entries_2_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_36) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
      clk_gate_sectored_entries_2_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_11) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
      clk_gate_sectored_entries_4_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_19) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
      clk_gate_superpage_entries_3_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_37) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
      clk_gate_sectored_entries_5_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_42) 2.33e-06    0.000 1.25e-07 2.46e-06   0.0
      clk_gate_sectored_entries_7_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_33) 3.47e-06 5.15e-06 2.17e-07 8.84e-06   0.0
      clk_gate_sectored_entries_1_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_2) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      clk_gate_special_entry_level_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_38) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
      clk_gate_sectored_entries_4_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_18) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_7_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_31) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      clk_gate_sectored_entries_1_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_3) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_3_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_45) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
      clk_gate_sectored_entries_4_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_17) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
      clk_gate_sectored_entries_0_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_10) 2.21e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate_sectored_entries_7_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_32) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_0_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_6) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
      clk_gate_sectored_entries_1_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_4) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
      clk_gate_sectored_entries_3_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_46) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
      clk_gate_sectored_entries_4_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_16) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_7_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_28) 2.15e-06    0.000 1.99e-07 2.35e-06   0.0
      clk_gate_sectored_entries_6_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_29) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
      clk_gate_sectored_entries_7_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_30) 2.33e-06    0.000 1.25e-07 2.46e-06   0.0
      clk_gate_sectored_entries_4_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_15) 2.21e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate_sectored_entries_0_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_7) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      clk_gate_r_sectored_repl_addr_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_47) 2.04e-06    0.000 2.05e-07 2.24e-06   0.0
      clk_gate_sectored_entries_3_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_44) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      clk_gate_sectored_entries_6_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_27) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
      clk_gate_sectored_entries_0_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_8) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_3_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_0) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_6_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_26) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_superpage_entries_3_valid_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_0_4) 2.41e-06 1.93e-07 2.06e-07 2.80e-06   0.0
      clk_gate_sectored_entries_1_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_5) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
      clk_gate_sectored_entries_0_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_9) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
      clk_gate_sectored_entries_2_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_40) 2.39e-06    0.000 2.05e-07 2.60e-06   0.0
      clk_gate_superpage_entries_1_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_34) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
      clk_gate_sectored_entries_3_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_43) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
      clk_gate_sectored_entries_5_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_23) 2.34e-06    0.000 1.25e-07 2.46e-06   0.0
      clk_gate_sectored_entries_6_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_25) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
      clk_gate__T_2001_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_41) 1.99e-06    0.000 6.11e-08 2.05e-06   0.0
      clk_gate_sectored_entries_2_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_14) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      clk_gate_sectored_entries_5_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_20) 2.04e-06    0.000 2.05e-07 2.24e-06   0.0
      packageanon2_9 (packageanon2_50)    0.000    0.000    0.000    0.000   N/A
      clk_gate_sectored_entries_5_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_22) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
      clk_gate_sectored_entries_2_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_12) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
      clk_gate__T_2000_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_39) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
      clk_gate_sectored_entries_2_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_13) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
      clk_gate_sectored_entries_5_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_1_21) 2.28e-06    0.000 2.05e-07 2.49e-06   0.0
      packageanon2_10 (packageanon2_49)    0.000    0.000    0.000    0.000   N/A
      packageanon2_11 (packageanon2_48)    0.000    0.000    0.000    0.000   N/A
      packageanon2_12 (packageanon2_47)    0.000    0.000    0.000    0.000   N/A
      packageanon2_13 (packageanon2_46)    0.000    0.000    0.000    0.000   N/A
    fetch_controller (FetchControlUnit) 3.00e-03 3.52e-03 1.43e-03 7.95e-03   4.5
      ftq (FetchTargetQueue)          8.38e-04 6.49e-04 6.50e-04  2.14e-03   1.2
        clk_gate_commit_ptr_reg (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_31) 3.14e-06 8.51e-07 5.96e-08 4.05e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_20_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_44) 2.43e-06 1.91e-07 1.24e-07 2.75e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_21_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_43) 2.42e-06 1.89e-07 1.24e-07 2.74e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_22_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_42) 2.86e-06 1.86e-07 2.06e-07 3.25e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_23_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_41) 2.87e-06 1.80e-07 2.06e-07 3.25e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_24_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_40) 2.46e-06 1.86e-07 2.06e-07 2.86e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_25_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_39) 2.86e-06 1.67e-07 2.06e-07 3.24e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_26_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_38) 2.43e-06 1.88e-07 1.24e-07 2.74e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_27_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_37) 2.42e-06 1.87e-07 1.24e-07 2.73e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_28_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_36) 2.43e-06 1.78e-07 1.24e-07 2.73e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_29_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_35) 2.58e-06 2.12e-07 2.06e-07 3.00e-06   0.0
        clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_65) 5.69e-06 2.62e-06 1.24e-07 8.44e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_30_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_34) 2.85e-06 1.58e-07 2.06e-07 3.21e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_31_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_33) 2.86e-06 1.71e-07 2.06e-07 3.24e-06   0.0
        clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_32) 2.90e-06 5.37e-07 6.02e-08 3.50e-06   0.0
        clk_gate_cfi_info_29_taken_reg (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_1) 4.17e-06 2.31e-06 7.49e-08 6.55e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_0_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_64) 2.43e-06 1.75e-07 1.24e-07 2.73e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_1_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_63) 2.47e-06 2.10e-07 2.06e-07 2.88e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_2_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_62) 2.86e-06 1.92e-07 2.06e-07 3.26e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_3_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_61) 2.43e-06 1.81e-07 1.24e-07 2.73e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_4_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_60) 2.58e-06 2.38e-07 2.06e-07 3.02e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_5_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_59) 2.87e-06 2.21e-07 2.06e-07 3.29e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_6_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_58) 2.87e-06 2.18e-07 2.06e-07 3.29e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_7_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_57) 2.45e-06 1.07e-07 2.06e-07 2.76e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_8_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_56) 2.43e-06 1.86e-07 1.24e-07 2.74e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_9_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_55) 2.87e-06 1.82e-07 2.06e-07 3.25e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_10_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_54) 2.86e-06 2.23e-07 2.06e-07 3.29e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_11_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_53) 2.42e-06 2.05e-07 1.24e-07 2.75e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_12_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_52) 2.43e-06 1.94e-07 1.24e-07 2.75e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_13_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_51) 2.42e-06 1.76e-07 1.24e-07 2.72e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_14_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_50) 2.84e-06 1.77e-07 2.06e-07 3.23e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_15_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_49) 2.85e-06 1.69e-07 2.06e-07 3.23e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_16_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_48) 2.42e-06 1.79e-07 1.24e-07 2.73e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_17_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_47) 2.44e-06 1.68e-07 2.06e-07 2.82e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_18_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_46) 2.46e-06 2.27e-07 2.06e-07 2.89e-06   0.0
        clk_gate_ftq_bundle_ram_fetch_pc_reg_19_ (SNPS_CLOCK_GATE_HIGH_FetchTargetQueue_45) 2.87e-06 1.85e-07 2.06e-07 3.26e-06   0.0
      BranchDecode (BranchDecode_12)  8.80e-05 1.49e-04 4.67e-05  2.84e-04   0.2
      BranchDecode_1 (BranchDecode_11) 1.32e-04 2.26e-04 3.93e-05 3.97e-04   0.2
      BranchDecode_2 (BranchDecode_10) 7.05e-05 1.37e-04 3.56e-05 2.43e-04   0.1
      BranchDecode_3 (BranchDecode_9) 6.51e-05 1.15e-04 3.70e-05  2.17e-04   0.1
      fb (FetchBuffer)                4.16e-04 5.76e-04 2.84e-04  1.28e-03   0.7
        clk_gate_fb_uop_ram_12_debug_events_fetch_seq_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_14) 2.29e-06 1.87e-07 7.38e-08 2.55e-06   0.0
        clk_gate_fb_uop_ram_9_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_1) 2.52e-06 4.48e-07 1.24e-07 3.09e-06   0.0
        clk_gate_head_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_16) 3.89e-06 1.53e-06 7.47e-08 5.50e-06   0.0
        clk_gate_fb_uop_ram_3_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_7) 2.70e-06 5.18e-07 1.24e-07 3.34e-06   0.0
        clk_gate_fb_uop_ram_4_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_6) 2.43e-06 2.96e-07 7.39e-08 2.80e-06   0.0
        clk_gate_fb_uop_ram_13_br_prediction_bpd_resp_takens_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_0) 2.29e-06 2.54e-07 7.38e-08 2.61e-06   0.0
        clk_gate_fb_uop_ram_5_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_5) 2.42e-06 4.97e-07 7.38e-08 2.99e-06   0.0
        clk_gate_fb_uop_ram_15_debug_events_fetch_seq_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_17) 2.26e-06 2.40e-07 7.38e-08 2.57e-06   0.0
        clk_gate_fb_uop_ram_0_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_10) 2.36e-06 2.98e-07 6.08e-08 2.72e-06   0.0
        clk_gate_fb_uop_ram_6_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_4) 2.39e-06 2.46e-07 7.38e-08 2.71e-06   0.0
        clk_gate_fb_uop_ram_14_replay_if_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_11) 2.27e-06 1.67e-07 7.38e-08 2.51e-06   0.0
        clk_gate_fb_uop_ram_1_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_9) 2.49e-06 4.19e-07 7.39e-08 2.99e-06   0.0
        clk_gate_fb_uop_ram_7_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_3) 2.57e-06 4.45e-07 1.24e-07 3.14e-06   0.0
        clk_gate_tail_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_15) 5.69e-06 3.64e-06 1.24e-07 9.45e-06   0.0
        clk_gate_fb_uop_ram_10_debug_events_fetch_seq_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_13) 2.32e-06 1.85e-07 7.38e-08 2.57e-06   0.0
        clk_gate_fb_uop_ram_2_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_8) 2.35e-06 2.74e-07 6.08e-08 2.68e-06   0.0
        clk_gate_fb_uop_ram_8_inst_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_2) 2.36e-06 2.33e-07 7.38e-08 2.67e-06   0.0
        clk_gate_fb_uop_ram_11_debug_events_fetch_seq_reg (SNPS_CLOCK_GATE_HIGH_FetchBuffer_12) 2.31e-06 2.20e-07 7.38e-08 2.61e-06   0.0
      bchecker (BranchChecker)        7.38e-05 1.09e-04 4.79e-05  2.31e-04   0.1
      clk_gate_prev_half_reg (SNPS_CLOCK_GATE_HIGH_FetchControlUnit) 8.61e-06 9.85e-06 2.09e-07 1.87e-05   0.0
      q_f3_imemresp (ElasticReg)      2.86e-04 3.88e-04 3.74e-05  7.11e-04   0.4
        clk_gate__T_2_1_xcpt_ae_inst_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_0) 2.12e-06 4.92e-08 2.05e-07 2.38e-06   0.0
        clk_gate__T_2_0_replay_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_2) 6.69e-06 8.32e-06 1.24e-07 1.51e-05   0.0
      RVCExpander_1 (RVCExpander_10)  5.78e-05 8.50e-05 1.98e-05  1.63e-04   0.1
      RVCExpander_2 (RVCExpander_9)   4.38e-05 6.03e-05 1.96e-05  1.24e-04   0.1
      RVCExpander_3 (RVCExpander_8)   4.06e-05 5.92e-05 1.62e-05  1.16e-04   0.1
      q_f3_btb_resp (ElasticReg_1)    1.46e-04 1.46e-04 1.85e-05  3.10e-04   0.2
        clk_gate__T_2_1_bits_bim_resp_bits_rowdata_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_1_0) 2.11e-06 9.17e-08 3.95e-07 2.59e-06   0.0
        clk_gate__T_2_0_bits_bim_resp_bits_entry_idx_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_1_1) 1.65e-05 2.85e-05 4.16e-07 4.54e-05   0.0
      RVCExpander (RVCExpander_11)    7.14e-05 1.08e-04 2.65e-05  2.06e-04   0.1
    clk_gate_s2_tlb_resp_miss_reg (SNPS_CLOCK_GATE_HIGH_BoomFrontend_1) 3.97e-06 1.45e-06 5.76e-08 5.48e-06   0.0
    clk_gate_s2_speculative_reg (SNPS_CLOCK_GATE_HIGH_BoomFrontend_0) 1.35e-05 1.79e-05 2.13e-07 3.16e-05   0.0
    icache (ICache)                   8.95e-03 1.02e-02 1.68e-02  3.59e-02  20.2
      dataArrayWay_0 (dataArrayWay_0_3) 2.03e-03 2.37e-03 3.96e-03 8.36e-03   4.7
        dataArrayWay_0_ext (dataArrayWay_0_ext_3) 2.03e-03 2.37e-03 3.96e-03 8.36e-03   4.7
          mem_0_0 (split_dataArrayWay_0_ext_3) 2.03e-03 2.37e-03 3.96e-03 8.36e-03   4.7
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1850) 2.02e-06 2.09e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1849) 2.19e-06 1.38e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1848) 2.02e-06 2.32e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1847) 1.97e-06 2.35e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1846) 2.02e-06 2.23e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1845) 2.09e-06 1.78e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1844) 2.24e-06 1.85e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1843) 2.04e-06 2.46e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1842) 2.09e-06 1.81e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1841) 2.24e-06 2.17e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1840) 2.09e-06 1.39e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1839) 1.95e-06 2.50e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1838) 2.09e-06 1.64e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1837) 2.14e-06 1.68e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1836) 1.94e-06 2.55e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1835) 2.18e-06 3.59e-10 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1834) 2.04e-06 2.09e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1833) 2.09e-06 1.94e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1832) 2.07e-06 2.35e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1831) 2.15e-06 1.82e-10 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2040) 2.08e-06 4.14e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2039) 2.12e-06 4.41e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2038) 2.11e-06 3.85e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2037) 2.02e-06 4.39e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2036) 2.05e-06 3.27e-10 6.11e-08 2.12e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2035) 2.09e-06 5.22e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2034) 2.12e-06 4.90e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2033) 2.12e-06 4.67e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2032) 2.10e-06 6.69e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2031) 1.96e-06 5.35e-10 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1830) 2.24e-06 1.96e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1829) 2.03e-06 2.69e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1828) 2.24e-06 1.87e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1827) 2.13e-06 3.75e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1826) 2.09e-06 2.24e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1825) 2.13e-06 2.93e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1824) 2.20e-06 1.66e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1823) 1.95e-06 2.28e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1822) 2.24e-06 2.02e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1821) 2.02e-06 1.92e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2030) 1.98e-06 9.01e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2029) 2.10e-06 7.00e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2028) 2.02e-06 8.35e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2027) 2.03e-06 5.97e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2026) 2.10e-06 4.74e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2025) 2.12e-06 5.20e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2024) 2.08e-06 4.01e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2023) 2.04e-06 5.58e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2022) 2.15e-06 2.81e-10 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2021) 2.17e-06 5.37e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1820) 2.07e-06 2.45e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1819) 2.22e-06 1.54e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1818) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1817) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1816) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1815) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1814) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1813) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1812) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1811) 2.21e-06    0.000 7.37e-08 2.28e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2020) 2.11e-06 3.60e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2019) 2.09e-06 4.75e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2018) 2.09e-06 1.58e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2017) 2.06e-06 2.18e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2016) 1.96e-06 1.61e-10 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2015) 2.15e-06 1.35e-10 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2014) 2.10e-06 2.01e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2013) 2.09e-06 2.40e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2012) 2.06e-06 2.75e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2011) 2.10e-06 2.74e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1810) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1809) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1808) 2.19e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1807) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1806) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1805) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1804) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1803) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1802) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1801) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2010) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2009) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2008) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2007) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2006) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2005) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2004) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2003) 2.14e-06    0.000 2.05e-07 2.35e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2002) 2.09e-06 2.25e-10 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2001) 2.02e-06 1.93e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1800) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1799) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1798) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1797) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1796) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1795) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1794) 2.11e-06 2.11e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1793) 2.12e-06 2.22e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1792) 2.11e-06 2.01e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1791) 2.11e-06 2.50e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2000) 2.16e-06 2.33e-10 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1999) 2.09e-06 1.83e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1998) 2.12e-06 2.24e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1997) 2.16e-06 1.17e-10 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1996) 2.12e-06 1.96e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1995) 2.04e-06 2.97e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1994) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1993) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1992) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1991) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1790) 2.17e-06 2.07e-10 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1789) 2.06e-06 1.82e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1788) 2.12e-06 2.16e-10 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1787) 2.11e-06 2.48e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1786) 2.14e-06 1.80e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1785) 2.06e-06 1.33e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1784) 2.16e-06 1.68e-10 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1783) 2.18e-06 1.28e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1782) 2.14e-06 1.90e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1781) 2.07e-06 2.32e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1990) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1989) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1988) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1987) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1986) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1985) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1984) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1983) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1982) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1981) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1780) 2.24e-06 1.92e-10 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1779) 2.04e-06 1.69e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1778) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1777) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1776) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1775) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1774) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1773) 2.23e-06    0.000 7.37e-08 2.30e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1772) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1771) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1980) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1979) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1978) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1977) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1976) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1975) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1974) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1973) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1972) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1971) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1770) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1769) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1768) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1767) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1766) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1765) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1764) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1763) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1762) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1761) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1970) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1969) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1968) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1967) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1966) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1965) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1964) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1963) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1962) 1.92e-06 1.17e-10 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1961) 2.06e-06 2.88e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1760) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1759) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1550) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1758) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1549) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1757) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1548) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1756) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1547) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1755) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1546) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1754) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1545) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1753) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1544) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1752) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1543) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1751) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1542) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1541) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1960) 2.08e-06 2.27e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1959) 2.12e-06 1.88e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1958) 2.06e-06 2.85e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1957) 2.12e-06 2.54e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1956) 2.11e-06 2.24e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1955) 2.10e-06 2.46e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1954) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1953) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1952) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1951) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1540) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1539) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1950) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1949) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1948) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1947) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1946) 1.92e-06    0.000 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1945) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1944) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1943) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1942) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1941) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1940) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1939) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1938) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1937) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1936) 2.15e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1935) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1934) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1933) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1932) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1931) 2.15e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1930) 2.16e-06 1.77e-10 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1929) 2.08e-06 1.92e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1928) 1.92e-06 1.40e-10 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1927) 2.04e-06 2.37e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1926) 2.06e-06 1.63e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1925) 2.12e-06 2.59e-10 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1924) 2.12e-06 1.72e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1923) 2.12e-06 2.13e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1922) 2.09e-06 2.09e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1921) 2.15e-06 2.23e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1920) 2.15e-06 2.34e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1919) 2.15e-06 2.76e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1918) 2.15e-06 2.10e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1917) 2.15e-06 2.63e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1916) 2.15e-06 2.61e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1915) 2.15e-06 2.43e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1914) 2.24e-06 2.29e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1913) 2.10e-06 1.62e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1912) 2.13e-06 1.21e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1911) 2.21e-06 1.39e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1910) 2.24e-06 2.31e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1909) 2.09e-06 1.56e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1908) 2.19e-06 2.09e-10 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1907) 2.04e-06 2.08e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1906) 2.24e-06 2.18e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1905) 2.24e-06 2.02e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1904) 2.13e-06 3.58e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1903) 2.04e-06 1.87e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1902) 2.02e-06 2.32e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1901) 2.04e-06 2.89e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1900) 2.13e-06 1.47e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1899) 2.22e-06 1.35e-10 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1898) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1897) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1896) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1895) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1894) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1893) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1892) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1891) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1890) 2.04e-06 1.78e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1889) 2.03e-06 2.19e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1888) 1.97e-06 1.85e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1887) 1.97e-06 1.75e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1886) 1.94e-06 2.25e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1885) 2.09e-06 1.61e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1884) 2.09e-06 1.72e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1883) 2.13e-06 3.14e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1882) 2.09e-06 2.16e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1881) 2.09e-06 2.32e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1880) 2.13e-06 3.75e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1879) 2.04e-06 1.74e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1878) 2.13e-06 1.94e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1877) 2.19e-06 2.08e-10 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1876) 2.19e-06 1.83e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1875) 1.97e-06 2.21e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1874) 2.20e-06 2.02e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1873) 2.10e-06 1.77e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1872) 2.07e-06 2.06e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1871) 2.04e-06 1.85e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1870) 2.03e-06 1.53e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1869) 2.02e-06 2.54e-10 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1868) 2.08e-06 1.97e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1867) 2.13e-06 3.13e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1866) 1.94e-06 2.85e-10 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1865) 2.09e-06 1.58e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1864) 2.24e-06 2.12e-10 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1863) 2.15e-06 1.66e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1862) 2.13e-06 3.44e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1861) 2.07e-06 1.55e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1860) 2.19e-06 1.38e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1859) 2.15e-06 1.85e-10 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1650) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1858) 2.20e-06 1.90e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1649) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1857) 2.07e-06 2.04e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1648) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1856) 2.24e-06 1.94e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1647) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1855) 1.95e-06 1.11e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1646) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1854) 2.09e-06 2.20e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1645) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1853) 2.09e-06 1.75e-10 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1644) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1852) 2.24e-06 1.95e-10 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1643) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1851) 1.95e-06 2.56e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1642) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1641) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1640) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1639) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1638) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1637) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1636) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1635) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1634) 1.92e-06    0.000 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1633) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1632) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1631) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1630) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1629) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1628) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1627) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1626) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1625) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1624) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1623) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1622) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1621) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1620) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1619) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1618) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1617) 2.09e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1616) 2.27e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1615) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1614) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1613) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1612) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1611) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1610) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1609) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1608) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1607) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1606) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1605) 2.09e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1604) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1603) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1602) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1601) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1600) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1599) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1598) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1597) 2.26e-06    0.000 7.37e-08 2.34e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1596) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1595) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1594) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1593) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1592) 2.15e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1591) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1590) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1589) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1588) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1587) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1586) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1585) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1584) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1583) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1582) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1581) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1580) 2.05e-06    0.000 6.11e-08 2.11e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1579) 2.23e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1578) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2050) 2.03e-06 2.70e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1577) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2049) 2.11e-06 3.89e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1576) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2048) 2.03e-06 3.81e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1575) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2047) 2.03e-06 3.94e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1574) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2046) 2.17e-06 3.28e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1573) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2045) 2.18e-06 3.30e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1572) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2044) 2.18e-06 3.00e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1571) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2043) 2.17e-06 3.60e-10 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2042) 2.12e-06 4.68e-10 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2041) 2.10e-06 5.78e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1570) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1569) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1568) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1567) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1566) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1565) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1564) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1563) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1562) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1561) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1560) 2.28e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1559) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1558) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1557) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1556) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1555) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1554) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1553) 1.92e-06    0.000 6.11e-08 1.99e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1552) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1551) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1750) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1749) 2.23e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1748) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1747) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1746) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1745) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1744) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1743) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1742) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1741) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1740) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1739) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1738) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1737) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1736) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1735) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1734) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1733) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1732) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1731) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1730) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1729) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1728) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1727) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1726) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1725) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1724) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1723) 2.02e-06    0.000 2.05e-07 2.22e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1722) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1721) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1720) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1719) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1718) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1717) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1716) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1715) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1714) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1713) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1712) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1711) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1710) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1709) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1708) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1707) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1706) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1705) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1704) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1703) 2.12e-06    0.000 2.05e-07 2.32e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1702) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1701) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1700) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1699) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1698) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1697) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1696) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1695) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1694) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1693) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1692) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1691) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1690) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1689) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1688) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1687) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1686) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1685) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1684) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1683) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1682) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1681) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1680) 2.13e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1679) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1678) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1677) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1676) 1.94e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1675) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1674) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1673) 2.16e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1672) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1671) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2051) 5.55e-06 4.54e-06 7.53e-08 1.02e-05   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1670) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1669) 2.03e-06    0.000 6.11e-08 2.09e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1668) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1667) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1666) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1665) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1664) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1663) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1662) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1661) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1660) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1659) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1658) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1657) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1656) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1655) 2.12e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1654) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1653) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1652) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1651) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
      dataArrayWay_1 (dataArrayWay_0_2) 1.84e-03 2.17e-03 3.89e-03 7.89e-03   4.4
        dataArrayWay_0_ext (dataArrayWay_0_ext_2) 1.84e-03 2.17e-03 3.89e-03 7.89e-03   4.4
          mem_0_0 (split_dataArrayWay_0_ext_2) 1.84e-03 2.17e-03 3.89e-03 7.89e-03   4.4
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1337) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1336) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1335) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1334) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1333) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1332) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1331) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1330) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1329) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1328) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1327) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1326) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1325) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1324) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1323) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1322) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1321) 2.22e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1320) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1319) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1318) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1527) 2.02e-06 1.79e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1526) 2.09e-06 1.48e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1525) 2.05e-06 1.27e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1524) 2.26e-06 1.13e-10 7.37e-08 2.33e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1523) 2.11e-06 2.30e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1522) 2.18e-06 2.52e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1521) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1520) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1519) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1518) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1317) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1316) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1315) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1314) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1313) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1312) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1311) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1310) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1309) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1308) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1517) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1516) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1515) 1.92e-06    0.000 6.11e-08 1.98e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1514) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1513) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1512) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1511) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1510) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1509) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1508) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1307) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1306) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1305) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1304) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1303) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1302) 2.29e-06    0.000 7.37e-08 2.36e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1301) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1300) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1299) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1298) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1507) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1506) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1505) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1504) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1503) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1502) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1501) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1500) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1499) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1498) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1297) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1296) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1295) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1294) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1293) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1292) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1291) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1290) 2.29e-06    0.000 7.37e-08 2.36e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1289) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1288) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1497) 2.04e-06 1.74e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1496) 2.07e-06 2.67e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1495) 2.11e-06 2.22e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1494) 2.18e-06 1.81e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1493) 1.98e-06 2.02e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1492) 2.11e-06 2.51e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1491) 2.07e-06 2.89e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1490) 1.98e-06 2.12e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1489) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1488) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1287) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1286) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1285) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1284) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1283) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1282) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1281) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1280) 2.35e-06    0.000 7.37e-08 2.43e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1279) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1278) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1487) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1486) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1485) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1484) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1483) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1482) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1481) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1480) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1479) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1478) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1277) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1276) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1275) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1274) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1273) 2.02e-06    0.000 6.11e-08 2.08e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1272) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1271) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1270) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1269) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1268) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1477) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1476) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1475) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1474) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1473) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1472) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1471) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1470) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1469) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1468) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1267) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1266) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1265) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1264) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1263) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1262) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1261) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1260) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1259) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1258) 2.28e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1467) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1466) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1465) 2.13e-06    0.000 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1464) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1463) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1462) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1461) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1460) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1459) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1458) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1257) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1256) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1255) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1254) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1253) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1252) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1251) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1250) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1249) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1248) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1457) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1456) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1455) 2.06e-06    0.000 2.39e-07 2.30e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1454) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1453) 2.26e-06    0.000 7.37e-08 2.33e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1452) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1451) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1450) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1449) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1448) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1247) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1246) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1037) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1245) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1036) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1244) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1035) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1243) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1034) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1242) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1033) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1241) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1032) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1240) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1031) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1239) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1030) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1238) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1029) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1028) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1447) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1446) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1445) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1444) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1443) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1442) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1441) 2.20e-06 2.62e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1440) 2.11e-06 2.64e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1439) 2.13e-06 1.50e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1438) 2.12e-06 2.78e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1027) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1026) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1437) 2.10e-06 1.71e-10 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1436) 2.12e-06 1.86e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1435) 2.02e-06 1.65e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1434) 2.02e-06 2.21e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1433) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1432) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1431) 2.14e-06    0.000 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1430) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1429) 2.13e-06    0.000 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1428) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1427) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1426) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1425) 2.07e-06 3.06e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1424) 1.98e-06 2.13e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1423) 2.20e-06 3.04e-10 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1422) 2.01e-06 1.73e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1421) 2.14e-06 2.07e-10 2.05e-07 2.34e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1420) 2.08e-06 1.49e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1419) 2.04e-06 2.05e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1418) 2.18e-06 3.39e-10 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1417) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1416) 1.97e-06    0.000 7.37e-08 2.04e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1415) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1414) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1413) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1412) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1411) 2.10e-06    0.000 2.05e-07 2.30e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1410) 2.10e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1409) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1408) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1407) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1406) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1405) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1404) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1403) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1402) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1401) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1400) 2.12e-06    0.000 2.39e-07 2.36e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1399) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1398) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1397) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1396) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1395) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1394) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1393) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1392) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1391) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1390) 2.23e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1389) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1388) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1387) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1386) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1385) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1384) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1383) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1382) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1381) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1380) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1379) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1378) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1377) 2.22e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1376) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1375) 2.22e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1374) 2.22e-06    0.000 2.39e-07 2.46e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1373) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1372) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1371) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1370) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1369) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1368) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1367) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1366) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1365) 2.24e-06    0.000 7.37e-08 2.31e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1364) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1363) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1362) 2.22e-06    0.000 1.25e-07 2.35e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1361) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1360) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1359) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1358) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1357) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1356) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1355) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1354) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1353) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1352) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1351) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1350) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1349) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1348) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1347) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1346) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1137) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1345) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1136) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1344) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1135) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1343) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1134) 2.08e-06    0.000 2.05e-07 2.29e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1342) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1133) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1341) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1132) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1340) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1131) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1339) 2.19e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1130) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1338) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1129) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1128) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1127) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1126) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1125) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1124) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1123) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1122) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1121) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1120) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1119) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1118) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1117) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1116) 2.43e-06    0.000 2.05e-07 2.63e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1115) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1114) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1113) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1112) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1111) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1110) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1109) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1108) 2.20e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1107) 2.43e-06    0.000 2.05e-07 2.63e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1106) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1105) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1104) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1103) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1102) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1101) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1100) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1099) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1098) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1097) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1096) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1095) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1094) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1093) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1092) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1091) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1090) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1089) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1088) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1087) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1086) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1085) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1084) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1083) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1082) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1081) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1080) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1079) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1078) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1077) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1076) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1075) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1074) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1073) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1072) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1071) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1070) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1069) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1068) 2.35e-06    0.000 1.25e-07 2.48e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1067) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1066) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1065) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1537) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1064) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1536) 2.04e-06    0.000 6.11e-08 2.10e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1063) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1535) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1062) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1534) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1061) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1533) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1060) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1532) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1059) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1531) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1058) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1530) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1529) 1.99e-06 1.42e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1528) 2.11e-06 1.70e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1057) 2.38e-06    0.000 1.25e-07 2.50e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1056) 2.02e-06    0.000 2.05e-07 2.22e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1055) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1054) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1053) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1052) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1051) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1050) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1049) 2.04e-06    0.000 2.05e-07 2.25e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1048) 2.43e-06    0.000 2.05e-07 2.63e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1047) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1046) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1045) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1044) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1043) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1042) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1041) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1040) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1039) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1038) 2.20e-06    0.000 2.05e-07 2.40e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1237) 2.38e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1236) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1235) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1234) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1233) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1232) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1231) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1230) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1229) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1228) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1227) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1226) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1225) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1224) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1223) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1222) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1221) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1220) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1219) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1218) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1217) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1216) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1215) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1214) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1213) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1212) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1211) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1210) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1209) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1208) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1207) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1206) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1205) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1204) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1203) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1202) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1201) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1200) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1199) 1.97e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1198) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1197) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1196) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1195) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1194) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1193) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1192) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1191) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1190) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1189) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1188) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1187) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1186) 2.39e-06    0.000 2.05e-07 2.59e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1185) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1184) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1183) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1182) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1181) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1180) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1179) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1178) 2.33e-06    0.000 2.05e-07 2.54e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1177) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1176) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1175) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1174) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1173) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1172) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1171) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1170) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1169) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1168) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1167) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1166) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1165) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1164) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1163) 1.97e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1162) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1161) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1160) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1159) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1158) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1538) 8.03e-06 6.67e-06 1.23e-07 1.48e-05   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1157) 2.27e-06    0.000 2.05e-07 2.48e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1156) 2.22e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1155) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1154) 2.33e-06    0.000 2.05e-07 2.53e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1153) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1152) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1151) 2.30e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1150) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1149) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1148) 2.31e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1147) 2.30e-06    0.000 1.25e-07 2.43e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1146) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1145) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1144) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1143) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1142) 2.36e-06    0.000 2.05e-07 2.56e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1141) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1140) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1139) 2.02e-06    0.000 2.05e-07 2.22e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1138) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
      dataArrayWay_2 (dataArrayWay_0_1) 1.70e-03 1.74e-03 3.87e-03 7.31e-03   4.1
        dataArrayWay_0_ext (dataArrayWay_0_ext_1) 1.70e-03 1.74e-03 3.87e-03 7.31e-03   4.1
          mem_0_0 (split_dataArrayWay_0_ext_1) 1.70e-03 1.74e-03 3.87e-03 7.31e-03   4.1
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_824) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_823) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_822) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_821) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_820) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_819) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_818) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_817) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_816) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_815) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_814) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_813) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_812) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_811) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_810) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_809) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_808) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_807) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_806) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_805) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1014) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1013) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1012) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1011) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1010) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1009) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1008) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1007) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1006) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1005) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_804) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_803) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_802) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_801) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_800) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_799) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_798) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_797) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_796) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_795) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1004) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1003) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1002) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1001) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1000) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_999) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_998) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_997) 2.15e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_996) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_995) 1.96e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_794) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_793) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_792) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_791) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_790) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_789) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_788) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_787) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_786) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_785) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_994) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_993) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_992) 2.10e-06 2.63e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_991) 2.01e-06 1.62e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_990) 2.10e-06 2.36e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_989) 2.10e-06 2.39e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_988) 2.18e-06 1.52e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_987) 1.98e-06 1.33e-10 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_986) 2.01e-06 1.80e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_985) 2.18e-06 2.50e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_784) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_783) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_782) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_781) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_780) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_779) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_778) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_777) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_776) 2.06e-06 1.95e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_775) 2.07e-06 2.49e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_984) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_983) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_982) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_981) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_980) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_979) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_978) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_977) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_976) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_975) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_774) 2.00e-06 2.18e-10 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_773) 2.09e-06 2.56e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_772) 1.98e-06 2.01e-10 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_771) 2.04e-06 1.90e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_770) 2.08e-06 2.36e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_769) 2.12e-06 1.85e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_768) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_767) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_766) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_765) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_974) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_973) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_972) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_971) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_970) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_969) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_968) 2.18e-06 2.11e-10 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_967) 2.01e-06 2.01e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_966) 2.01e-06 1.57e-10 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_965) 1.95e-06 1.76e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_764) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_763) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_762) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_761) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_760) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_759) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_758) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_757) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_756) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_755) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_964) 2.05e-06 2.72e-10 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_963) 2.08e-06 1.72e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_962) 2.02e-06 1.87e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_961) 2.26e-06 1.88e-10 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_960) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_959) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_958) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_957) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_956) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_955) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_754) 2.28e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_753) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_752) 1.96e-06    0.000 6.11e-08 2.02e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_751) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_750) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_749) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_748) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_747) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_746) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_745) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_954) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_953) 2.15e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_952) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_951) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_950) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_949) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_948) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_947) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_946) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_945) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_744) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_743) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_742) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_741) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_740) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_739) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_738) 1.96e-06    0.000 6.11e-08 2.02e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_737) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_736) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_735) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_944) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_943) 1.96e-06    0.000 6.11e-08 2.02e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_942) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_941) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_940) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_939) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_938) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_937) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_936) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_935) 1.96e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_734) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_733) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_524) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_732) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_523) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_731) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_522) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_730) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_521) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_729) 2.33e-06    0.000 2.05e-07 2.54e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_520) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_728) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_519) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_727) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_518) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_726) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_517) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_725) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_516) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_515) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_934) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_933) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_932) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_931) 1.96e-06    0.000 6.11e-08 2.03e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_930) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_929) 2.18e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_928) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_927) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_926) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_925) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_514) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_513) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_924) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_923) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_922) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_921) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_920) 2.10e-06 1.68e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_919) 2.05e-06 2.28e-10 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_918) 2.08e-06 1.98e-10 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_917) 2.05e-06 1.23e-10 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_916) 2.11e-06 1.90e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_915) 2.09e-06 2.16e-10 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_914) 1.99e-06 1.80e-10 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_913) 2.26e-06 1.48e-10 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_912) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_911) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_910) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_909) 2.18e-06    0.000 1.25e-07 2.31e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_908) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_907) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_906) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_905) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_904) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_903) 2.08e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_902) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_901) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_900) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_899) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_898) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_897) 2.00e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_896) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_895) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_894) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_893) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_892) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_891) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_890) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_889) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_888) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_887) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_886) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_885) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_884) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_883) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_882) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_881) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_880) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_879) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_878) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_877) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_876) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_875) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_874) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_873) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_872) 2.03e-06 2.74e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_871) 2.14e-06 1.60e-10 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_870) 2.03e-06 2.97e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_869) 2.14e-06 2.77e-10 2.05e-07 2.35e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_868) 2.03e-06 2.43e-10 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_867) 2.04e-06 1.80e-10 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_866) 1.97e-06 2.17e-10 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_865) 2.07e-06 1.42e-10 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_864) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_863) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_862) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_861) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_860) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_859) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_858) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_857) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_856) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_855) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_854) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_853) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_852) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_851) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_850) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_849) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_848) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_847) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_846) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_845) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_844) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_843) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_842) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_841) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_840) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_839) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_838) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_837) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_836) 2.07e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_835) 2.03e-06    0.000 2.39e-07 2.27e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_834) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_833) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_624) 2.38e-06    0.000 1.25e-07 2.51e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_832) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_623) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_831) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_622) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_830) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_621) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_829) 2.14e-06    0.000 2.05e-07 2.35e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_620) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_828) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_619) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_827) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_618) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_826) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_617) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_825) 2.14e-06    0.000 2.05e-07 2.35e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_616) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_615) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_614) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_613) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_612) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_611) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_610) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_609) 3.39e-06 2.72e-06 1.36e-07 6.24e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_608) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_607) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_606) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_605) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_604) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_603) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_602) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_601) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_600) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_599) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_598) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_597) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_596) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_595) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_594) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_593) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_592) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_591) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_590) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_589) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_588) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_587) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_586) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_585) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_584) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_583) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_582) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_581) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_580) 1.94e-06    0.000 6.11e-08 2.00e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_579) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_578) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_577) 2.18e-06    0.000 7.37e-08 2.26e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_576) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_575) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_574) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_573) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_572) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_571) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_570) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_569) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_568) 1.99e-06    0.000 6.11e-08 2.05e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_567) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_566) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_565) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_564) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_563) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_562) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_561) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_560) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_559) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_558) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_557) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_556) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_555) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_554) 1.93e-06    0.000 6.11e-08 2.00e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_553) 1.98e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_552) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1024) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_551) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1023) 2.01e-06    0.000 2.05e-07 2.21e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_550) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1022) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_549) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1021) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_548) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1020) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_547) 2.03e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1019) 2.26e-06    0.000 2.39e-07 2.49e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_546) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1018) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_545) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1017) 2.26e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1016) 2.13e-06    0.000 7.37e-08 2.20e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1015) 2.04e-06    0.000 6.11e-08 2.10e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_544) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_543) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_542) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_541) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_540) 2.43e-06    0.000 2.05e-07 2.64e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_539) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_538) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_537) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_536) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_535) 2.35e-06    0.000 1.25e-07 2.48e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_534) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_533) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_532) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_531) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_530) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_529) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_528) 2.40e-06    0.000 2.05e-07 2.61e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_527) 1.98e-06    0.000 7.37e-08 2.05e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_526) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_525) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_724) 2.28e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_723) 2.33e-06    0.000 2.05e-07 2.54e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_722) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_721) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_720) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_719) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_718) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_717) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_716) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_715) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_714) 2.02e-06    0.000 6.11e-08 2.09e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_713) 2.28e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_712) 2.28e-06    0.000 1.25e-07 2.40e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_711) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_710) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_709) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_708) 2.33e-06    0.000 2.05e-07 2.54e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_707) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_706) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_705) 2.04e-06    0.000 1.25e-07 2.16e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_704) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_703) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_702) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_701) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_700) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_699) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_698) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_697) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_696) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_695) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_694) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_693) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_692) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_691) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_690) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_689) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_688) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_687) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_686) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_685) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_684) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_683) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_682) 2.33e-06    0.000 2.05e-07 2.53e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_681) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_680) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_679) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_678) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_677) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_676) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_675) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_674) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_673) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_672) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_671) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_670) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_669) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_668) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_667) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_666) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_665) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_664) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_663) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_662) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_661) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_660) 2.29e-06    0.000 1.25e-07 2.41e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_659) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_658) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_657) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_656) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_655) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_654) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_653) 2.34e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_652) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_651) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_650) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_649) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_648) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_647) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_646) 1.91e-06    0.000 1.25e-07 2.03e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_645) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1025) 5.28e-06 4.69e-06 7.53e-08 1.00e-05   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_644) 2.00e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_643) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_642) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_641) 1.97e-06    0.000 1.99e-07 2.17e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_640) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_639) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_638) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_637) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_636) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_635) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_634) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_633) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_632) 2.38e-06    0.000 1.25e-07 2.50e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_631) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_630) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_629) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_628) 2.38e-06    0.000 1.25e-07 2.50e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_627) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_626) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_625) 2.22e-06    0.000 7.37e-08 2.29e-06   0.0
      dataArrayWay_3 (dataArrayWay_0_0) 1.69e-03 1.83e-03 3.92e-03 7.44e-03   4.2
        dataArrayWay_0_ext (dataArrayWay_0_ext_0) 1.69e-03 1.83e-03 3.92e-03 7.44e-03   4.2
          mem_0_0 (split_dataArrayWay_0_ext_0) 1.69e-03 1.83e-03 3.92e-03 7.44e-03   4.2
            clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_312) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_311) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_310) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_309) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_308) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_307) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_306) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_305) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_304) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_303) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_302) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_301) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_300) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_299) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_298) 2.15e-06    0.000 2.39e-07 2.39e-06   0.0
            clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_297) 1.99e-06    0.000 2.39e-07 2.23e-06   0.0
            clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_296) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_295) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_294) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_293) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_502) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_501) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_500) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_499) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_498) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_497) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_496) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_495) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_494) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_493) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_292) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_291) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_290) 2.27e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_289) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_288) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_287) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_286) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_285) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_284) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_283) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_492) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_491) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_490) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_489) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_488) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_487) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_486) 2.32e-06    0.000 7.37e-08 2.39e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_485) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_484) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_483) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_282) 2.02e-06    0.000 2.05e-07 2.23e-06   0.0
            clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_281) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_280) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_279) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_278) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_277) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_276) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_275) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_274) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_273) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_482) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_481) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_480) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_479) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_478) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_477) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_476) 2.04e-06    0.000 6.11e-08 2.11e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_475) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_474) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_473) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_272) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_271) 1.99e-06    0.000 2.39e-07 2.23e-06   0.0
            clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_270) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_269) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_268) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_267) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_266) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_265) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_264) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_263) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_472) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_471) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_470) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_469) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_468) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_467) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_466) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_465) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_464) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_463) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_262) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_261) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_260) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_259) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_258) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_257) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_256) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_255) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_254) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_253) 2.10e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_462) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_461) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_460) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_459) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_458) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_457) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_456) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_455) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_454) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_453) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_252) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_251) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_250) 2.06e-06    0.000 6.11e-08 2.12e-06   0.0
            clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_249) 2.06e-06    0.000 6.11e-08 2.12e-06   0.0
            clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_248) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_247) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_246) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_245) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_244) 2.27e-06    0.000 7.37e-08 2.34e-06   0.0
            clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_243) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_452) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_451) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_450) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_449) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_448) 2.51e-06 3.36e-10 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_447) 2.25e-06 3.97e-10 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_446) 2.08e-06 2.59e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_445) 2.03e-06 1.70e-10 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_444) 2.11e-06 2.65e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_443) 2.13e-06 2.49e-10 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_242) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_241) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_240) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_239) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_238) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_237) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_236) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_235) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_234) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_233) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_442) 2.08e-06 3.08e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_441) 2.08e-06 1.52e-10 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_440) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_439) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_438) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_437) 2.02e-06    0.000 6.11e-08 2.08e-06   0.0
            clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_436) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_435) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_434) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_433) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_232) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_231) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_230) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_229) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_228) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_227) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_226) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_225) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_224) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_223) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_432) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_431) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_430) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_429) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_428) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
            clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_427) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_426) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_425) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_424) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_423) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_222) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_221) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_12) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_220) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_11) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_219) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_10) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_218) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_9) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_217) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_8) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_216) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_7) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_215) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_6) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_214) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_5) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_213) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_4) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_3) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_422) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_421) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_420) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_419) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_418) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
            clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_417) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_416) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_415) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_414) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_413) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_2) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_1) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_412) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_411) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_410) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_409) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_408) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_407) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_406) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_405) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_404) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_403) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_402) 2.16e-06    0.000 2.05e-07 2.37e-06   0.0
            clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_401) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_400) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_399) 2.09e-06    0.000 7.37e-08 2.16e-06   0.0
            clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_398) 2.52e-06    0.000 2.05e-07 2.72e-06   0.0
            clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_397) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_396) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_395) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_394) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_393) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_392) 2.08e-06    0.000 7.37e-08 2.15e-06   0.0
            clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_391) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_390) 2.02e-06    0.000 6.11e-08 2.08e-06   0.0
            clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_389) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_388) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_387) 2.25e-06    0.000 1.25e-07 2.38e-06   0.0
            clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_386) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
            clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_385) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_384) 2.15e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_383) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_382) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_381) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_380) 2.15e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_379) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_378) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_377) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_376) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_375) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_374) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_373) 2.16e-06    0.000 2.05e-07 2.36e-06   0.0
            clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_372) 2.27e-06    0.000 7.37e-08 2.34e-06   0.0
            clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_371) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_370) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_369) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_368) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_367) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_366) 2.20e-06    0.000 3.20e-07 2.52e-06   0.0
            clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_365) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_364) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_363) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_362) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_361) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_360) 2.49e-06    0.000 2.05e-07 2.70e-06   0.0
            clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_359) 2.27e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_358) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_357) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_356) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_355) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_354) 2.28e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_353) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_352) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_351) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_350) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_349) 2.26e-06    0.000 2.05e-07 2.46e-06   0.0
            clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_348) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_347) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_346) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_345) 2.15e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_344) 2.11e-06    0.000 7.37e-08 2.18e-06   0.0
            clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_343) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_342) 2.20e-06    0.000 3.20e-07 2.52e-06   0.0
            clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_341) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_340) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_339) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_338) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_337) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_336) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_335) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_334) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_333) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_332) 2.11e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_331) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
            clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_330) 2.28e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_329) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
            clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_328) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_327) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_326) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_325) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_324) 2.15e-06    0.000 2.39e-07 2.39e-06   0.0
            clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_323) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_322) 2.14e-06    0.000 1.25e-07 2.27e-06   0.0
            clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_321) 2.30e-06    0.000 2.05e-07 2.50e-06   0.0
            clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_112) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_320) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_111) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_319) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_110) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_318) 2.28e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_109) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_317) 2.17e-06    0.000 1.25e-07 2.30e-06   0.0
            clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_108) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_316) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_107) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_315) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_106) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_314) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_105) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_313) 1.98e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_104) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_103) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_102) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_101) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_100) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_99) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_98) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_97) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_96) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_95) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_94) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_93) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_92) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_91) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_90) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_89) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_88) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_87) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_86) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_85) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_84) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_83) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_82) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_81) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_80) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_79) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_78) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_77) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_76) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_75) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_74) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_73) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_72) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_71) 2.29e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_70) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_69) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_68) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_67) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_66) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_65) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_64) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_63) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_62) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_61) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_60) 2.35e-06    0.000 2.05e-07 2.55e-06   0.0
            clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_59) 2.31e-06    0.000 7.37e-08 2.38e-06   0.0
            clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_58) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_57) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_56) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_55) 2.31e-06    0.000 7.37e-08 2.38e-06   0.0
            clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_54) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_53) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_52) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_51) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_50) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_49) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_48) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_47) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_46) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_45) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_44) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_43) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_42) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_41) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_40) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_512) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_39) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_511) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_38) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_510) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_37) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_509) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_36) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_508) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_35) 2.29e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_507) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_34) 2.18e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_506) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_33) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_505) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_504) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_503) 2.25e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_32) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_31) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_30) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_29) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_28) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
            clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_27) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_26) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_25) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_24) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_23) 2.30e-06    0.000 7.37e-08 2.38e-06   0.0
            clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_22) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_21) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_20) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_19) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_18) 2.30e-06    0.000 1.25e-07 2.42e-06   0.0
            clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_17) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_16) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_15) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_14) 2.24e-06    0.000 1.25e-07 2.36e-06   0.0
            clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_13) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
            clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_212) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_211) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_210) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_209) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_208) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_207) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_206) 2.12e-06    0.000 7.37e-08 2.19e-06   0.0
            clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_205) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_204) 1.98e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_203) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_202) 2.27e-06    0.000 7.37e-08 2.34e-06   0.0
            clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_201) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_200) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_199) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_198) 2.27e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_197) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_196) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_195) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_194) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_193) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_192) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_191) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_190) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_189) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_188) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_187) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_186) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_185) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_184) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_183) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_182) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_181) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_180) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_179) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_178) 2.27e-06    0.000 7.37e-08 2.35e-06   0.0
            clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_177) 1.99e-06    0.000 7.37e-08 2.07e-06   0.0
            clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_176) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_175) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_174) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_173) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_172) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_171) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_170) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_169) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_168) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_167) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_166) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_165) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_164) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_163) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_162) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_161) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_160) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_159) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_158) 2.17e-06    0.000 7.37e-08 2.25e-06   0.0
            clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_157) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_156) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_155) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_154) 2.21e-06    0.000 1.25e-07 2.34e-06   0.0
            clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_153) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_152) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_151) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_150) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_149) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_148) 2.16e-06    0.000 7.37e-08 2.23e-06   0.0
            clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_147) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_146) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_145) 2.10e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_144) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_143) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_142) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_141) 2.20e-06    0.000 7.37e-08 2.27e-06   0.0
            clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_140) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_139) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_138) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_137) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_136) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_135) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_134) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_133) 2.16e-06    0.000 7.37e-08 2.24e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_0) 6.43e-06 7.00e-06 8.65e-08 1.35e-05   0.0
            clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_132) 2.01e-06    0.000 7.37e-08 2.08e-06   0.0
            clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_131) 2.04e-06    0.000 7.37e-08 2.12e-06   0.0
            clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_130) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_129) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_128) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_127) 1.98e-06    0.000 6.11e-08 2.04e-06   0.0
            clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_126) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_125) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_124) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_123) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_122) 2.06e-06    0.000 7.37e-08 2.13e-06   0.0
            clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_121) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_120) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_119) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_118) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_117) 2.03e-06    0.000 7.37e-08 2.10e-06   0.0
            clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_116) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_115) 2.24e-06    0.000 1.25e-07 2.37e-06   0.0
            clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_114) 2.09e-06    0.000 7.37e-08 2.17e-06   0.0
            clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_dataArrayWay_0_ext_0_113) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
      clk_gate_s2_tag_hit_3_reg (SNPS_CLOCK_GATE_HIGH_ICache_0) 4.99e-06 2.40e-06 3.46e-07 7.74e-06   0.0
      clk_gate_refill_paddr_reg (SNPS_CLOCK_GATE_HIGH_ICache_2) 1.39e-05 1.67e-05 2.13e-07 3.09e-05   0.0
      clk_gate__T_33_reg (SNPS_CLOCK_GATE_HIGH_ICache_1) 2.11e-06 9.44e-08 7.37e-08 2.27e-06   0.0
      clk_gate_vb_array_reg (SNPS_CLOCK_GATE_HIGH_ICache_3) 2.33e-06 2.46e-07 2.06e-07 2.78e-06   0.0
      tag_array (tag_array_0)         6.96e-04 6.54e-04 6.27e-04  1.98e-03   1.1
        tag_array_0_ext (tag_array_0_ext) 6.96e-04 6.54e-04 6.27e-04 1.98e-03   1.1
          mem_0_0 (split_tag_array_0_ext_3) 1.71e-04 1.29e-04 1.52e-04 4.51e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_245) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_244) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_243) 2.02e-06 4.20e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_242) 2.00e-06 3.80e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_241) 2.10e-06 4.66e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_240) 2.11e-06 4.46e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_239) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_218) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_217) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_216) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_215) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_214) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_213) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_212) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_211) 2.20e-06    0.000 1.25e-07 2.32e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_259) 5.28e-06 2.95e-06 7.53e-08 8.31e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_210) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_209) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_238) 2.11e-06 4.47e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_237) 2.06e-06 4.37e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_236) 2.14e-06 4.32e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_258) 2.00e-06 7.66e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_235) 1.99e-06 3.85e-10 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_257) 2.06e-06 8.06e-10 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_234) 1.95e-06 3.63e-10 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_256) 2.11e-06 1.21e-09 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_233) 2.14e-06 4.01e-10 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_255) 2.07e-06 7.18e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_232) 2.10e-06 3.69e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_254) 2.07e-06 3.61e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_231) 1.95e-06 3.66e-10 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_253) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_230) 2.00e-06 3.72e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_252) 2.02e-06 3.90e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_229) 2.07e-06    0.000 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_251) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_250) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_208) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_249) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_207) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_206) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_205) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_204) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_203) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_202) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_201) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_200) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_199) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_228) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_227) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_226) 2.07e-06 3.69e-10 1.25e-07 2.20e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_225) 2.11e-06 4.63e-10 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_224) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_223) 2.10e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_222) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_221) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_220) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_219) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_198) 1.99e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_197) 2.21e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_196) 2.20e-06    0.000 1.25e-07 2.33e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_195) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_248) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_247) 1.95e-06 3.80e-10 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_246) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
          mem_0_1 (split_tag_array_0_ext_2) 1.73e-04 1.62e-04 1.54e-04 4.90e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_180) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_179) 2.02e-06 3.83e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_178) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_177) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_176) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_175) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_174) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_153) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_152) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_151) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_150) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_149) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_148) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_147) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_146) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_194) 4.08e-06 2.48e-06 5.75e-08 6.62e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_145) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_144) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_173) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_172) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_171) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_193) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_170) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_192) 1.95e-06 4.01e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_169) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_191) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_168) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_190) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_167) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_189) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_166) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_188) 1.95e-06 3.76e-10 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_165) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_187) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_164) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_186) 1.95e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_185) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_143) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_184) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_142) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_141) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_140) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_139) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_138) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_137) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_136) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_135) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_134) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_163) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_162) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_161) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_160) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_159) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_158) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_157) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_156) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_155) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_154) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_133) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_132) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_131) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_130) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_183) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_182) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_181) 2.05e-06 4.71e-10 1.25e-07 2.17e-06   0.0
          mem_0_2 (split_tag_array_0_ext_1) 1.59e-04 9.04e-05 1.52e-04 4.01e-04   0.2
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_115) 2.02e-06 4.03e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_114) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_113) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_112) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_111) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_110) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_109) 2.03e-06 4.60e-10 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_88) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_87) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_86) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_85) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_84) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_83) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_82) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_81) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_129) 4.08e-06 2.53e-06 5.75e-08 6.67e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_80) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_79) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_108) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_107) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_106) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_128) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_105) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_127) 1.97e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_104) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_126) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_103) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_125) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_102) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_124) 2.00e-06 3.59e-10 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_101) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_123) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_100) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_122) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_99) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_121) 2.16e-06 3.82e-10 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_120) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_78) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_119) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_77) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_76) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_75) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_74) 2.00e-06    0.000 1.25e-07 2.13e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_73) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_72) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_71) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_70) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_69) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_98) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_97) 2.01e-06 4.34e-10 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_96) 2.00e-06    0.000 1.25e-07 2.12e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_95) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_94) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_93) 2.02e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_92) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_91) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_90) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_89) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_68) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_67) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_66) 2.16e-06    0.000 1.25e-07 2.28e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_65) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_118) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_117) 2.05e-06    0.000 1.25e-07 2.18e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_116) 1.99e-06    0.000 1.25e-07 2.11e-06   0.0
          mem_0_3 (split_tag_array_0_ext_0) 1.72e-04 1.61e-04 1.53e-04 4.86e-04   0.3
            clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_51) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_50) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_49) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_48) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_47) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_46) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_45) 2.13e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_24) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_23) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_22) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_21) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_20) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_19) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_18) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_17) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_0) 4.03e-06 2.51e-06 5.75e-08 6.59e-06   0.0
            clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_16) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_15) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_44) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_43) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_42) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_64) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_41) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_63) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_40) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_62) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_39) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_61) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_38) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_60) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_37) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_59) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_36) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
            clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_58) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_35) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_57) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_56) 2.12e-06 3.93e-10 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_14) 2.12e-06    0.000 1.25e-07 2.25e-06   0.0
            clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_55) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_13) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_12) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_11) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_10) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_9) 2.13e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_8) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_7) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_6) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_5) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_34) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_33) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_32) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
            clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_31) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_30) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_29) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_28) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_27) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_26) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_25) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_4) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_3) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_2) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_1) 2.14e-06    0.000 1.25e-07 2.26e-06   0.0
            clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_54) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_53) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
            clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_tag_array_0_ext_0_52) 1.97e-06    0.000 1.25e-07 2.10e-06   0.0
      MaxPeriodFibonacciLFSR (MaxPeriodFibonacciLFSR_0) 2.44e-06 1.31e-07 2.75e-06 5.32e-06   0.0
        clk_gate_state_11_reg (SNPS_CLOCK_GATE_HIGH_MaxPeriodFibonacciLFSR_0_0) 2.16e-06 7.70e-08 1.24e-07 2.37e-06   0.0
    bpdpipeline (BranchPredictionStage) 1.44e-02 1.03e-02 5.87e-03 3.06e-02  17.2
      bpd (GShareBrPredictor)         1.13e-02 6.46e-03 2.51e-03  2.02e-02  11.4
        clk_gate_r_f1_fetchpc_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_3) 8.04e-06 7.00e-06 1.23e-07 1.52e-05   0.0
        clk_gate_r_f1_history_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_4) 4.74e-06 3.09e-06 1.24e-07 7.95e-06   0.0
        clk_gate_r_f2_history_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_2) 8.01e-06 9.96e-06 1.23e-07 1.81e-05   0.0
        clk_gate_r_f4_history_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_1) 8.09e-06 8.94e-06 1.23e-07 1.72e-05   0.0
        clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_0) 2.64e-06 9.78e-07 7.41e-08 3.70e-06   0.0
        q_f3_history (ElasticReg_2)   3.88e-05 1.50e-05 5.65e-06  5.95e-05   0.0
          clk_gate__T_2_0_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_2_0) 6.60e-06 6.24e-06 1.24e-07 1.30e-05   0.0
          clk_gate__T_2_1_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_2_1) 2.01e-06 3.20e-08 1.25e-07 2.17e-06   0.0
        clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_GShareBrPredictor_5) 2.09e-06 5.07e-08 7.37e-08 2.21e-06   0.0
        counter_table (counter_table) 1.10e-02 6.29e-03 2.46e-03  1.98e-02  11.1
          counter_table_ext (counter_table_ext) 1.10e-02 6.29e-03 2.46e-03 1.98e-02  11.1
            mem_0_0 (split_counter_table_ext) 1.10e-02 6.29e-03 2.46e-03 1.98e-02  11.1
              clk_gate_ram_reg_200_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3897) 1.95e-06 1.45e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2170_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1927) 1.93e-06 6.94e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4054_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_43) 1.96e-06 7.71e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_201_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3896) 1.94e-06 4.24e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2171_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1926) 1.91e-06 8.08e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_4055_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_42) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_620_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3477) 1.99e-06 5.21e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2590_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1507) 1.94e-06 8.00e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_202_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3895) 1.94e-06 8.75e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2172_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1925) 1.94e-06 8.45e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4056_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_41) 1.97e-06 6.84e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_621_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3476) 1.95e-06 8.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2591_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1506) 1.95e-06 7.61e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_203_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3894) 1.98e-06 4.38e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2173_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1924) 1.95e-06 7.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2800_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1297) 1.93e-06 9.68e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4057_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_40) 1.95e-06 1.45e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_622_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3475) 1.95e-06 7.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2592_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1505) 1.91e-06 6.97e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_204_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3893) 2.00e-06 7.29e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2174_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1923) 1.94e-06 9.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2801_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1296) 1.95e-06 3.35e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4058_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_39) 1.91e-06 6.88e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_623_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3474) 1.97e-06 2.42e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2593_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1504) 1.91e-06 7.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_205_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3892) 1.94e-06 9.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2175_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1922) 1.96e-06 7.64e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2802_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1295) 1.96e-06 8.30e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4059_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_38) 1.97e-06 6.02e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_624_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3473) 1.96e-06 4.53e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2594_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1503) 1.93e-06 7.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_206_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3891) 1.97e-06 6.85e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2176_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1921) 1.98e-06 6.64e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2803_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1294) 1.98e-06 7.64e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_625_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3472) 1.94e-06 7.94e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2595_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1502) 1.93e-06 7.79e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_207_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3890) 1.98e-06 3.82e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2177_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1920) 1.96e-06 8.96e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2804_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1293) 1.95e-06 6.52e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_626_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3471) 1.96e-06 8.11e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2596_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1501) 1.97e-06 6.85e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_208_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3889) 1.90e-06 7.98e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_2178_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1919) 1.95e-06 9.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2805_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1292) 1.95e-06 7.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_627_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3470) 1.97e-06 2.11e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2597_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1500) 1.91e-06 2.93e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_209_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3888) 1.93e-06 8.80e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2179_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1918) 1.95e-06 9.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2806_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1291) 1.96e-06 8.05e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_628_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3469) 1.96e-06 7.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2598_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1499) 1.94e-06 8.33e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2807_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1290) 1.96e-06 7.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_629_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3468) 1.93e-06 7.63e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2599_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1498) 1.94e-06 6.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2808_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1289) 1.93e-06 6.94e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2809_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1288) 1.95e-06 7.97e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3010_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1087) 1.95e-06 6.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3011_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1086) 1.94e-06 7.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3430_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_667) 1.92e-06 7.17e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3012_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1085) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3431_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_666) 1.95e-06 7.75e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3013_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1084) 1.95e-06 6.88e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1130_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2967) 1.93e-06 9.17e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3850_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_247) 1.96e-06 7.19e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3432_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_665) 1.93e-06 8.66e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3014_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1083) 1.93e-06 6.43e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1131_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2966) 1.98e-06 7.93e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3851_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_246) 1.96e-06 8.03e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3433_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_664) 1.96e-06 6.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3015_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1082) 1.95e-06 8.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1550_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2547) 1.91e-06 7.54e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1132_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2965) 1.97e-06 7.70e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3852_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_245) 1.94e-06 2.51e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3434_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_663) 1.95e-06 7.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3016_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1081) 1.95e-06 8.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1551_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2546) 1.96e-06 7.63e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1133_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2964) 1.95e-06 8.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3853_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_244) 1.98e-06 8.13e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3435_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_662) 1.94e-06 7.05e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3017_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1080) 1.91e-06 7.19e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1970_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2127) 1.99e-06 9.36e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1552_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2545) 1.95e-06 7.34e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1134_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2963) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3854_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_243) 1.94e-06 6.40e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3436_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_661) 1.94e-06 1.41e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3018_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1079) 1.95e-06 6.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1971_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2126) 1.97e-06 7.71e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1553_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2544) 1.93e-06 7.11e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1135_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2962) 1.99e-06 9.08e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3855_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_242) 1.93e-06 1.79e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3437_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_660) 1.91e-06 1.53e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3019_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1078) 1.95e-06 7.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1972_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2125) 1.97e-06 9.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1554_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2543) 1.95e-06 7.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1136_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2961) 1.95e-06 7.51e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3856_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_241) 1.92e-06 8.25e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3438_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_659) 1.94e-06 7.76e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1973_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2124) 1.92e-06 7.22e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1555_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2542) 2.00e-06 7.42e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1137_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2960) 1.94e-06 2.57e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3857_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_240) 1.98e-06 6.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3439_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_658) 1.99e-06 7.46e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1974_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2123) 1.92e-06 6.81e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1556_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2541) 1.98e-06 8.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1138_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2959) 1.98e-06 2.29e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3858_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_239) 2.00e-06 1.48e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1975_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2122) 1.96e-06 7.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1557_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2540) 1.92e-06 8.09e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1139_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2958) 1.99e-06 9.03e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3859_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_238) 1.95e-06 6.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1976_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2121) 1.98e-06 2.36e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1558_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2539) 1.92e-06 7.68e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1977_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2120) 1.97e-06 6.70e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4060_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_37) 1.94e-06 6.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1559_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2538) 1.92e-06 8.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1978_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2119) 1.96e-06 7.19e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4061_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_36) 1.92e-06 9.12e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1979_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2118) 1.97e-06 7.67e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4062_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_35) 1.96e-06 6.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4063_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_34) 1.96e-06 6.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_210_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3887) 1.90e-06 6.54e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_2180_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1917) 1.98e-06 8.68e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_4064_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_33) 1.97e-06 2.94e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_211_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3886) 1.98e-06 9.54e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2181_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1916) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4065_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_32) 1.93e-06 1.55e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_630_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3467) 1.95e-06 9.01e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_212_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3885) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2182_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1915) 1.96e-06 6.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4066_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_31) 1.98e-06 3.65e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_631_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3466) 1.97e-06 1.36e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_213_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3884) 1.92e-06 4.49e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2183_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1914) 1.95e-06 6.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2810_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1287) 1.96e-06 7.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4067_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_30) 1.97e-06 2.20e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_632_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3465) 1.96e-06 1.52e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_214_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3883) 1.94e-06 7.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2184_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1913) 1.96e-06 8.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2811_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1286) 1.98e-06 7.41e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_4068_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_29) 1.92e-06 1.38e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_633_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3464) 1.94e-06 7.77e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_215_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3882) 1.98e-06 7.99e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2185_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1912) 1.91e-06 8.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2812_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1285) 1.94e-06 6.81e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4069_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_28) 1.93e-06 1.25e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_634_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3463) 1.97e-06 1.65e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_216_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3881) 1.90e-06 6.36e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_2186_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1911) 1.94e-06 8.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2813_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1284) 1.95e-06 8.15e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_635_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3462) 1.96e-06 6.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_217_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3880) 1.95e-06 7.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2187_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1910) 1.97e-06 7.42e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2814_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1283) 1.95e-06 6.50e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_636_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3461) 1.99e-06 8.06e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_218_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3879) 1.96e-06 6.25e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2188_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1909) 1.93e-06 7.67e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2815_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1282) 1.96e-06 7.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_637_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3460) 1.94e-06 7.72e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_219_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3878) 1.94e-06 9.31e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2189_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1908) 1.95e-06 8.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2816_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1281) 1.97e-06 8.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_638_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3459) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2817_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1280) 1.94e-06 7.78e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_639_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3458) 1.97e-06 6.97e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2818_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1279) 1.94e-06 7.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2819_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1278) 1.94e-06 7.01e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4087) 1.93e-06 7.50e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3020_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1077) 1.94e-06 7.64e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4086) 1.95e-06 8.67e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3021_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1076) 1.95e-06 8.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3440_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_657) 1.95e-06 1.42e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4085) 1.97e-06 7.31e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3022_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1075) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3441_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_656) 1.94e-06 1.61e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4084) 1.95e-06 6.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3023_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1074) 1.91e-06 6.64e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1140_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2957) 1.98e-06 1.34e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3860_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_237) 2.00e-06 1.63e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3442_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_655) 1.91e-06 1.37e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4083) 1.94e-06 7.13e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3024_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1073) 1.95e-06 7.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1141_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2956) 1.99e-06 7.79e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3861_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_236) 1.96e-06 1.59e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3443_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_654) 1.94e-06 1.43e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4082) 1.99e-06 7.60e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3025_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1072) 1.96e-06 6.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1560_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2537) 1.94e-06 7.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1142_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2955) 1.96e-06 7.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3862_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_235) 1.91e-06 4.18e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3444_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_653) 1.96e-06 6.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4081) 1.94e-06 7.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3026_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1071) 1.95e-06 7.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1561_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2536) 1.94e-06 7.79e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1143_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2954) 1.94e-06 7.53e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3863_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_234) 1.98e-06 7.16e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3445_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_652) 1.96e-06 5.88e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4080) 1.98e-06 8.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3027_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1070) 2.00e-06 4.96e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1980_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2117) 1.90e-06 6.79e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_1562_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2535) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1144_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2953) 1.96e-06 1.70e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3864_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_233) 1.95e-06 4.79e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3446_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_651) 1.93e-06 7.18e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4079) 1.98e-06 7.57e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3028_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1069) 1.95e-06 9.22e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1981_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2116) 1.97e-06 6.91e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1563_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2534) 1.96e-06 7.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1145_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2952) 1.93e-06 8.65e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3865_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_232) 2.00e-06 7.06e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3447_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_650) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4078) 1.93e-06 7.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3029_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1068) 1.98e-06 7.74e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1982_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2115) 1.92e-06 8.13e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1564_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2533) 2.00e-06 6.52e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1146_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2951) 1.95e-06 1.60e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3866_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_231) 1.95e-06 5.24e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3448_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_649) 1.98e-06 2.87e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1983_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2114) 1.91e-06 7.54e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1565_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2532) 2.00e-06 5.93e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1147_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2950) 1.95e-06 6.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3867_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_230) 1.97e-06 8.44e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3449_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_648) 1.94e-06 2.05e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1984_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2113) 1.95e-06 3.39e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1566_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2531) 1.96e-06 6.30e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1148_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2949) 1.97e-06 8.31e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3868_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_229) 1.95e-06 7.75e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1985_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2112) 1.95e-06 3.99e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1567_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2530) 2.00e-06 8.12e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1149_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2948) 1.98e-06 2.89e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3869_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_228) 1.92e-06 7.74e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1986_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2111) 1.94e-06 8.52e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1568_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2529) 1.98e-06 7.32e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1987_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2110) 1.96e-06 3.55e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4070_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_27) 1.92e-06 9.56e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1569_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2528) 1.99e-06 8.09e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1988_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2109) 1.95e-06 6.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4071_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_26) 1.92e-06 1.10e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1989_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2108) 1.97e-06 7.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4072_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_25) 1.97e-06 8.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4073_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_24) 1.96e-06 6.63e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_220_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3877) 1.96e-06 7.13e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2190_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1907) 1.96e-06 9.18e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4074_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_23) 1.96e-06 2.27e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_221_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3876) 1.91e-06 7.63e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2191_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1906) 1.96e-06 8.09e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2400_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1697) 1.91e-06 8.94e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_4075_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_22) 1.97e-06 1.42e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_640_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3457) 1.92e-06 2.21e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_222_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3875) 1.98e-06 7.50e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2192_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1905) 1.93e-06 9.75e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2401_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1696) 1.95e-06 2.46e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4076_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_21) 1.99e-06 1.63e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_641_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3456) 1.95e-06 2.60e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_223_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3874) 1.94e-06 7.89e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2193_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1904) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2820_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1277) 1.94e-06 6.80e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2402_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1695) 1.94e-06 8.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4077_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_20) 1.95e-06 1.37e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_642_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3455) 1.92e-06 6.51e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_224_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3873) 1.98e-06 6.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2194_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1903) 1.93e-06 8.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2821_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1276) 1.94e-06 7.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2403_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1694) 1.92e-06 2.53e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4078_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_19) 1.97e-06 8.24e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_643_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3454) 1.93e-06 1.97e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_225_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3872) 1.97e-06 7.06e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2195_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1902) 1.96e-06 9.11e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2822_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1275) 1.95e-06 7.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2404_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1693) 1.98e-06 7.61e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_4079_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_18) 1.98e-06 6.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_644_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3453) 1.92e-06 6.89e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_226_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3871) 1.98e-06 7.07e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2196_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1901) 1.93e-06 7.13e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2823_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1274) 1.95e-06 7.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2405_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1692) 1.96e-06 9.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_645_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3452) 1.93e-06 6.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_227_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3870) 1.97e-06 7.14e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2197_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1900) 1.96e-06 9.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2824_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1273) 1.94e-06 1.37e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2406_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1691) 1.96e-06 8.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_646_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3451) 1.92e-06 7.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_228_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3869) 1.90e-06 6.66e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_2198_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1899) 1.91e-06 7.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2825_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1272) 1.95e-06 7.39e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2407_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1690) 1.92e-06 7.60e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_647_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3450) 1.94e-06 7.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_229_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3868) 1.98e-06 2.48e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2199_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1898) 1.96e-06 1.02e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2826_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1271) 1.95e-06 7.55e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2408_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1689) 1.94e-06 6.53e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_648_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3449) 1.98e-06 7.18e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2827_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1270) 1.99e-06 8.28e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2409_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1688) 1.94e-06 8.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_649_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3448) 2.01e-06 7.57e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2828_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1269) 1.94e-06 6.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2829_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1268) 1.99e-06 7.30e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4077) 1.93e-06 8.27e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3030_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1067) 1.91e-06 7.45e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4076) 1.95e-06 7.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3031_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1066) 1.91e-06 8.69e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3450_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_647) 1.93e-06 3.91e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4075) 1.95e-06 8.94e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3032_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1065) 1.95e-06 6.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3451_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_646) 1.97e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4074) 1.95e-06 8.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3033_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1064) 1.94e-06 4.93e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1150_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2947) 1.96e-06 6.96e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3870_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_227) 1.95e-06 8.18e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3452_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_645) 1.95e-06 7.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4073) 1.93e-06 8.03e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3034_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1063) 1.95e-06 8.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1151_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2946) 1.99e-06 1.76e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3871_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_226) 1.95e-06 7.35e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3453_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_644) 1.93e-06 6.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4072) 1.93e-06 8.69e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3035_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1062) 1.95e-06 7.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1570_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2527) 1.99e-06 7.67e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1152_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2945) 1.93e-06 7.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3872_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_225) 1.97e-06 1.85e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3454_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_643) 1.97e-06 6.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4071) 1.99e-06 7.04e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3036_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1061) 1.96e-06 8.60e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1571_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2526) 1.91e-06 6.89e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1153_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2944) 1.92e-06 7.93e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3873_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_224) 1.96e-06 8.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3455_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_642) 1.98e-06 6.87e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4070) 1.98e-06 8.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3037_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1060) 1.94e-06 9.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1990_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2107) 1.97e-06 8.17e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1572_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2525) 1.91e-06 7.64e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1154_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2943) 1.93e-06 7.67e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3874_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_223) 1.98e-06 1.95e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3456_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_641) 1.98e-06 1.49e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4069) 1.95e-06 6.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3038_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1059) 1.98e-06 7.65e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1991_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2106) 1.97e-06 7.58e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1573_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2524) 1.98e-06 6.50e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1155_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2942) 1.94e-06 8.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3875_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_222) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3457_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_640) 1.97e-06 1.35e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4068) 1.94e-06 7.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3039_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1058) 2.00e-06 7.58e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1992_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2105) 1.97e-06 6.94e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1574_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2523) 1.98e-06 8.11e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1156_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2941) 1.93e-06 6.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3876_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_221) 1.94e-06 1.29e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3458_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_639) 1.98e-06 3.94e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1993_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2104) 1.97e-06 8.61e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1575_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2522) 1.98e-06 6.45e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1157_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2940) 1.91e-06 7.15e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3877_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_220) 1.98e-06 9.76e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3459_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_638) 1.96e-06 7.48e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1994_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2103) 1.93e-06 8.31e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1576_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2521) 1.98e-06 8.15e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1158_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2939) 1.92e-06 6.69e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3878_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_219) 1.97e-06 7.72e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1995_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2102) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1577_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2520) 1.96e-06 7.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1159_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2938) 1.98e-06 7.52e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3879_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_218) 1.98e-06 1.01e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1996_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2101) 1.96e-06 7.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1578_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2519) 1.95e-06 1.42e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1997_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2100) 1.96e-06 7.19e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4080_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_17) 1.97e-06 2.36e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1579_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2518) 1.91e-06 7.49e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1998_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2099) 1.97e-06 8.15e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4081_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_16) 2.00e-06 1.29e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1999_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2098) 1.97e-06 8.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4082_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_15) 1.95e-06 8.27e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4083_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_14) 1.94e-06 7.23e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_230_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3867) 1.94e-06 7.54e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4084_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_13) 1.95e-06 6.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_231_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3866) 1.94e-06 6.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2410_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1687) 1.94e-06 9.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4085_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_12) 1.96e-06 6.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_650_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3447) 1.96e-06 7.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_232_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3865) 1.92e-06 2.20e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2411_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1686) 1.92e-06 6.94e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4086_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_11) 1.95e-06 7.07e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_651_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3446) 1.98e-06 8.35e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_233_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3864) 1.97e-06 8.01e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2830_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1267) 1.96e-06 8.63e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2412_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1685) 1.94e-06 7.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4087_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_10) 1.98e-06 7.05e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_652_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3445) 1.95e-06 6.88e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_234_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3863) 1.92e-06 7.32e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2831_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1266) 1.94e-06 7.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2413_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1684) 1.93e-06 1.64e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4088_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_9) 1.95e-06 8.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_653_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3444) 1.94e-06 8.33e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_235_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3862) 1.92e-06 8.78e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2832_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1265) 1.98e-06 7.36e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2414_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1683) 1.94e-06 8.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4089_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_8) 1.97e-06 1.95e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_654_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3443) 1.96e-06 7.23e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_236_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3861) 1.95e-06 2.49e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2833_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1264) 1.99e-06 8.26e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2415_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1682) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_655_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3442) 1.98e-06 7.36e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_237_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3860) 1.96e-06 7.00e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2834_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1263) 1.95e-06 8.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2416_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1681) 1.94e-06 6.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_656_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3441) 1.95e-06 1.59e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_238_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3859) 1.92e-06 8.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2835_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1262) 1.99e-06 7.11e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2417_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1680) 1.97e-06 6.76e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_657_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3440) 2.01e-06 1.61e-10 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_239_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3858) 1.93e-06 4.20e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2836_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1261) 1.94e-06 8.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2418_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1679) 1.92e-06 7.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_658_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3439) 2.00e-06 1.58e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2837_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1260) 1.96e-06 7.09e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2419_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1678) 1.94e-06 6.80e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_659_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3438) 1.96e-06 1.43e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2838_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1259) 1.99e-06 8.03e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2839_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1258) 1.95e-06 7.87e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4067) 1.99e-06 7.26e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3040_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1057) 1.96e-06 4.93e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4066) 1.93e-06 6.44e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3041_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1056) 1.97e-06 9.81e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3460_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_637) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4065) 1.92e-06 1.98e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3042_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1055) 1.97e-06 5.05e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3461_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_636) 1.93e-06 1.73e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4064) 1.95e-06 6.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3043_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1054) 1.94e-06 7.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1160_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2937) 1.91e-06 8.08e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3880_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_217) 2.00e-06 1.43e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3462_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_635) 1.97e-06 2.18e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4063) 1.95e-06 2.17e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3044_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1053) 1.95e-06 6.97e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1161_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2936) 1.95e-06 8.93e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3881_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_216) 1.95e-06 1.50e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3463_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_634) 1.95e-06 1.81e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4062) 1.93e-06 8.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3045_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1052) 1.96e-06 2.09e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1580_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2517) 1.96e-06 9.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1162_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2935) 1.97e-06 7.01e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3882_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_215) 1.94e-06 1.79e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3464_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_633) 1.98e-06 9.08e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4061) 1.93e-06 1.49e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3046_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1051) 1.96e-06 1.36e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1581_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2516) 1.95e-06 6.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1163_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2934) 1.98e-06 7.07e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3883_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_214) 1.97e-06 3.57e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3465_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_632) 1.98e-06 1.48e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4060) 1.92e-06 1.46e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3047_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1050) 1.95e-06 2.27e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1582_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2515) 1.96e-06 9.51e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1164_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2933) 1.96e-06 7.37e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3884_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_213) 1.95e-06 2.36e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3466_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_631) 1.96e-06 2.11e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4059) 1.93e-06 7.64e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3048_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1049) 1.94e-06 7.56e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1583_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2514) 1.92e-06 1.61e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1165_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2932) 1.91e-06 8.81e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3885_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_212) 1.94e-06 1.54e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3467_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_630) 1.98e-06 6.98e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4058) 1.96e-06 8.01e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3049_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1048) 1.94e-06 8.28e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1584_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2513) 1.97e-06 8.24e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1166_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2931) 1.95e-06 8.32e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3886_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_211) 1.95e-06 7.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3468_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_629) 2.00e-06 3.13e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1585_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2512) 1.91e-06 8.33e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1167_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2930) 1.92e-06 6.37e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3887_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_210) 1.95e-06 6.76e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3469_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_628) 1.94e-06 1.11e-09 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1586_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2511) 1.96e-06 6.30e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1168_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2929) 1.95e-06 1.01e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3888_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_209) 1.92e-06 8.36e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1587_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2510) 2.00e-06 1.38e-09 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_1169_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2928) 1.99e-06 7.89e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3889_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_208) 1.95e-06 7.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1588_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2509) 1.96e-06 8.03e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4090_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_7) 1.97e-06 6.39e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1589_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2508) 1.95e-06 8.77e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4091_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_6) 1.96e-06 7.88e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4092_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_5) 1.99e-06 9.01e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2000_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2097) 1.93e-06 2.77e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4093_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4) 1.97e-06 8.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_240_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3857) 1.92e-06 2.20e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2001_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2096) 1.97e-06 6.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4094_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3) 1.92e-06 2.29e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_241_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3856) 2.00e-06 7.29e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2420_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1677) 1.94e-06 7.64e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2002_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2095) 1.94e-06 8.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4095_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2) 1.98e-06 6.96e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_660_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3437) 1.95e-06 6.45e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_242_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3855) 1.93e-06 9.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2421_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1676) 1.94e-06 8.48e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2003_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2094) 1.97e-06 2.39e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_661_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3436) 1.99e-06 9.27e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_243_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3854) 1.93e-06 4.30e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2840_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1257) 1.95e-06 1.21e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2422_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1675) 1.94e-06 9.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2004_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2093) 1.97e-06 7.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_662_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3435) 2.01e-06 7.48e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_244_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3853) 1.97e-06 1.95e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2841_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1256) 1.97e-06 6.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2423_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1674) 1.95e-06 6.45e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2005_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2092) 1.91e-06 7.07e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_663_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3434) 1.96e-06 1.49e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_245_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3852) 1.97e-06 7.26e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2842_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1255) 1.96e-06 1.04e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2424_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1673) 1.93e-06 2.09e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2006_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2091) 1.98e-06 9.04e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_664_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3433) 1.91e-06 8.64e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_246_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3851) 1.93e-06 8.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2843_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1254) 1.95e-06 2.18e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2425_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1672) 1.97e-06 6.84e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2007_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2090) 1.96e-06 1.73e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_665_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3432) 1.95e-06 7.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_247_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3850) 1.98e-06 6.70e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2844_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1253) 1.94e-06 8.35e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2426_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1671) 1.91e-06 2.26e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2008_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2089) 1.94e-06 7.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_666_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3431) 2.00e-06 8.82e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_248_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3849) 1.93e-06 8.44e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2845_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1252) 1.94e-06 1.74e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2427_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1670) 1.95e-06 8.03e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2009_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2088) 1.94e-06 1.32e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_667_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3430) 1.93e-06 6.33e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_249_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3848) 2.00e-06 8.09e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2846_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1251) 1.94e-06 6.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2428_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1669) 1.94e-06 8.50e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_668_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3429) 1.96e-06 1.83e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2847_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1250) 1.99e-06 1.36e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2429_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1668) 1.97e-06 7.11e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_669_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3428) 1.95e-06 7.73e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2848_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1249) 1.95e-06 1.68e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2849_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1248) 1.94e-06 7.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4057) 1.97e-06 1.42e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3050_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1047) 1.95e-06 6.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4056) 1.95e-06 8.77e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3051_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1046) 2.00e-06 9.69e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3470_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_627) 1.97e-06 1.47e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4055) 1.98e-06 7.97e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3052_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1045) 1.94e-06 7.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3471_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_626) 1.95e-06 3.60e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4054) 1.92e-06 6.82e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3053_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1044) 1.96e-06 1.77e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1170_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2927) 1.97e-06 6.75e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3890_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_207) 1.96e-06 9.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3472_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_625) 1.96e-06 7.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4053) 1.95e-06 9.34e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3054_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1043) 1.93e-06 7.10e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1171_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2926) 1.93e-06 6.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3891_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_206) 1.97e-06 6.78e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3473_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_624) 1.98e-06 7.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4052) 1.95e-06 7.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3055_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1042) 1.94e-06 8.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1590_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2507) 1.92e-06 1.55e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1172_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2925) 1.95e-06 6.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3892_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_205) 1.94e-06 6.97e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3474_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_623) 1.96e-06 6.07e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4051) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3056_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1041) 1.93e-06 1.49e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1591_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2506) 1.96e-06 7.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1173_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2924) 1.91e-06 6.86e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1800_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2297) 1.92e-06 7.80e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3893_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_204) 1.94e-06 7.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3475_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_622) 1.98e-06 1.37e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4050) 1.92e-06 6.33e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3057_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1040) 1.95e-06 8.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1592_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2505) 1.93e-06 7.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1174_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2923) 1.99e-06 6.86e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1801_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2296) 2.00e-06 6.55e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3894_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_203) 1.96e-06 1.51e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3476_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_621) 1.96e-06 6.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4049) 1.95e-06 6.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3058_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1039) 1.95e-06 7.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1593_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2504) 1.90e-06 6.41e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1175_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2922) 1.91e-06 7.49e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1802_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2295) 1.95e-06 7.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3895_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_202) 1.95e-06 7.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3477_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_620) 1.94e-06 6.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4048) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3059_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1038) 1.95e-06 7.87e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1594_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2503) 1.94e-06 9.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1176_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2921) 1.97e-06 8.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1803_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2294) 1.98e-06 1.68e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3896_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_201) 1.98e-06 7.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3478_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_619) 1.98e-06 7.15e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1595_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2502) 1.90e-06 7.05e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1177_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2920) 1.95e-06 7.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1804_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2293) 1.97e-06 6.73e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3897_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_200) 1.98e-06 6.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3479_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_618) 1.98e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1596_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2501) 1.91e-06 8.27e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1178_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2919) 1.97e-06 6.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1805_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2292) 2.00e-06 1.68e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3898_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_199) 1.95e-06 6.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1597_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2500) 1.92e-06 7.62e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1179_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2918) 1.92e-06 9.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1806_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2291) 1.94e-06 3.64e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3899_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_198) 1.98e-06 7.08e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1598_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2499) 1.96e-06 8.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1807_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2290) 1.94e-06 1.40e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1599_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2498) 1.96e-06 6.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1808_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2289) 1.93e-06 6.54e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1809_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2288) 1.96e-06 9.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2010_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2087) 1.92e-06 7.22e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_250_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3847) 1.92e-06 8.81e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2011_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2086) 1.91e-06 7.76e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_251_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3846) 1.94e-06 8.09e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2430_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1667) 1.94e-06 8.27e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2012_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2085) 1.95e-06 8.22e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_670_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3427) 1.98e-06 6.60e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_252_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3845) 1.92e-06 8.50e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2431_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1666) 1.92e-06 6.95e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2013_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2084) 1.92e-06 6.88e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_671_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3426) 1.95e-06 7.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_253_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3844) 1.94e-06 8.44e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2850_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1247) 1.94e-06 1.60e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2432_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1665) 1.93e-06 9.63e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2014_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2083) 1.97e-06 8.21e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_672_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3425) 1.95e-06 8.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_254_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3843) 1.94e-06 7.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2851_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1246) 1.97e-06 8.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2433_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1664) 1.91e-06 9.04e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2015_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2082) 1.97e-06 8.00e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_673_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3424) 1.92e-06 8.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_255_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3842) 1.98e-06 7.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2852_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1245) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2434_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1663) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2016_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2081) 1.95e-06 7.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_674_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3423) 1.95e-06 2.97e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_256_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3841) 1.94e-06 7.54e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2853_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1244) 1.94e-06 3.78e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2435_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1662) 1.95e-06 6.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2017_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2080) 1.97e-06 7.37e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_675_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3422) 1.93e-06 6.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_257_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3840) 1.94e-06 6.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2854_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1243) 1.94e-06 2.93e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2436_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1661) 1.95e-06 7.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2018_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2079) 1.95e-06 6.88e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_676_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3421) 1.93e-06 6.24e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_258_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3839) 1.95e-06 7.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2855_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1242) 1.95e-06 4.10e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2437_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1660) 1.93e-06 7.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2019_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2078) 1.94e-06 8.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_677_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3420) 1.95e-06 2.86e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_259_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3838) 1.95e-06 7.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2856_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1241) 1.94e-06 1.58e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2438_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1659) 1.93e-06 7.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_678_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3419) 1.92e-06 7.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2857_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1240) 1.95e-06 7.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2439_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1658) 1.91e-06 8.74e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_679_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3418) 1.92e-06 2.10e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2858_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1239) 1.94e-06 8.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2859_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1238) 1.95e-06 7.36e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4047) 1.99e-06 7.99e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3060_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1037) 2.00e-06 9.05e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4046) 1.92e-06 6.66e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3061_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1036) 1.95e-06 8.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3480_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_617) 1.96e-06 2.53e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4045) 1.94e-06 1.57e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3062_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1035) 1.95e-06 7.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3481_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_616) 1.96e-06 7.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4044) 1.99e-06 8.02e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3063_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1034) 1.94e-06 8.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1180_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2917) 1.97e-06 6.20e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3482_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_615) 1.96e-06 1.48e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4043) 1.95e-06 6.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3064_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1033) 1.95e-06 5.88e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1181_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2916) 1.95e-06 7.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3483_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_614) 1.96e-06 8.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4042) 1.99e-06 8.16e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3065_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1032) 1.95e-06 2.80e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1182_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2915) 1.98e-06 6.95e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3484_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_613) 1.96e-06 1.48e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4041) 1.95e-06 6.57e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3066_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1031) 2.00e-06 7.56e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1183_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2914) 1.93e-06 6.86e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1810_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2287) 1.95e-06 8.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3485_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_612) 1.98e-06 3.43e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4040) 1.96e-06 9.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3067_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1030) 2.00e-06 6.90e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1184_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2913) 1.92e-06 6.73e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1811_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2286) 1.92e-06 7.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3486_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_611) 1.98e-06 3.11e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4039) 1.98e-06 8.26e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3068_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1029) 1.91e-06 9.02e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1185_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2912) 1.93e-06 8.34e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1812_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2285) 1.97e-06 6.80e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3487_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_610) 1.98e-06 7.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4038) 1.93e-06 8.34e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3069_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1028) 1.95e-06 8.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1186_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2911) 1.92e-06 6.97e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1813_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2284) 2.00e-06 8.47e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3488_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_609) 1.94e-06 6.62e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1187_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2910) 1.91e-06 7.30e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1814_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2283) 1.93e-06 6.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3489_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_608) 1.93e-06 2.47e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1188_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2909) 1.93e-06 7.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1815_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2282) 1.92e-06 7.02e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1189_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2908) 1.92e-06 7.29e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1816_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2281) 2.00e-06 7.95e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1817_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2280) 1.97e-06 1.43e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1818_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2279) 1.95e-06 7.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1819_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2278) 1.94e-06 6.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2020_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2077) 1.95e-06 8.27e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_260_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3837) 1.93e-06 9.80e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2021_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2076) 1.95e-06 7.76e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_261_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3836) 1.98e-06 7.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2440_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1657) 1.96e-06 6.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2022_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2075) 1.97e-06 6.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_680_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3417) 1.95e-06 7.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_262_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3835) 1.92e-06 6.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2441_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1656) 1.93e-06 7.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2023_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2074) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_681_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3416) 1.97e-06 8.38e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_263_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3834) 1.95e-06 7.39e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2860_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1237) 1.98e-06 7.49e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2442_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1655) 1.95e-06 7.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2024_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2073) 1.91e-06 7.58e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_682_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3415) 1.96e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_264_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3833) 1.95e-06 6.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2861_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1236) 1.94e-06 6.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2443_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1654) 1.92e-06 7.17e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2025_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2072) 1.97e-06 7.92e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_683_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3414) 1.96e-06 7.18e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_265_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3832) 1.94e-06 7.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2862_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1235) 1.98e-06 6.86e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2444_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1653) 1.96e-06 8.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2026_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2071) 1.94e-06 7.20e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_684_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3413) 1.95e-06 7.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_266_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3831) 1.93e-06 8.88e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2863_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1234) 1.94e-06 6.78e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2445_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1652) 1.98e-06 2.24e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2027_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2070) 1.99e-06 1.00e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_685_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3412) 1.95e-06 7.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_267_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3830) 1.97e-06 6.74e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2864_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1233) 1.94e-06 7.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2446_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1651) 1.91e-06 2.78e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2028_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2069) 1.96e-06 6.33e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_686_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3411) 2.00e-06 1.25e-10 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_268_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3829) 1.95e-06 7.18e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2865_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1232) 1.98e-06 7.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2447_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1650) 1.96e-06 1.65e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2029_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2068) 1.92e-06 3.95e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_687_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3410) 1.97e-06 4.76e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_269_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3828) 1.95e-06 8.39e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2866_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1231) 1.94e-06 7.65e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2448_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1649) 1.98e-06 7.67e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_688_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3409) 1.93e-06 1.36e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2867_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1230) 1.94e-06 6.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2449_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1648) 1.93e-06 7.37e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_689_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3408) 2.00e-06 6.64e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2868_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1229) 1.98e-06 6.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2869_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1228) 1.96e-06 7.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4037) 1.95e-06 8.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3070_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1027) 1.91e-06 6.43e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4036) 1.98e-06 7.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3071_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1026) 1.95e-06 7.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3490_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_607) 1.98e-06 6.48e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4035) 1.94e-06 7.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3072_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1025) 1.98e-06 7.13e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3491_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_606) 1.98e-06 1.09e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4034) 1.99e-06 7.28e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3073_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1024) 1.92e-06 7.33e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3700_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_397) 1.91e-06 7.76e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1190_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2907) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3492_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_605) 1.92e-06 7.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_64_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4033) 1.99e-06 8.00e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3074_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1023) 1.98e-06 6.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3701_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_396) 1.94e-06 7.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1191_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2906) 1.98e-06 6.98e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1400_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2697) 1.92e-06 4.25e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3493_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_604) 1.93e-06 7.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_65_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4032) 1.93e-06 8.16e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3075_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1022) 1.98e-06 8.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3702_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_395) 1.94e-06 7.24e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1192_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2905) 1.95e-06 1.49e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1401_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2696) 1.97e-06 7.69e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3494_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_603) 1.97e-06 2.66e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_66_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4031) 1.91e-06 8.52e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3076_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1021) 1.92e-06 6.45e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3703_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_394) 1.97e-06 7.30e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1193_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2904) 1.95e-06 8.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1820_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2277) 1.95e-06 7.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1402_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2695) 1.98e-06 4.13e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3495_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_602) 1.97e-06 7.43e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_67_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4030) 1.95e-06 6.99e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3077_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1020) 1.93e-06 9.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3704_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_393) 1.99e-06 6.96e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1194_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2903) 1.96e-06 2.74e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1821_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2276) 1.94e-06 6.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1403_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2694) 1.97e-06 6.98e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3496_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_601) 1.96e-06 6.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_68_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4029) 1.91e-06 6.88e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3078_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1019) 1.92e-06 7.03e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3705_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_392) 1.93e-06 8.84e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1195_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2902) 1.93e-06 1.49e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1822_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2275) 1.98e-06 8.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1404_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2693) 1.96e-06 8.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3497_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_600) 1.95e-06 8.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_69_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4028) 1.93e-06 6.86e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3079_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1018) 1.93e-06 6.06e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3706_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_391) 1.99e-06 4.38e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1196_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2901) 1.95e-06 1.95e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1823_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2274) 1.92e-06 8.11e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1405_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2692) 1.95e-06 6.72e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3498_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_599) 1.94e-06 6.77e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3707_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_390) 1.95e-06 8.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1197_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2900) 1.96e-06 1.50e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1824_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2273) 1.99e-06 7.83e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1406_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2691) 1.96e-06 8.65e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3499_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_598) 1.98e-06 2.69e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3708_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_389) 1.96e-06 9.00e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1198_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2899) 1.93e-06 7.41e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1825_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2272) 1.99e-06 7.29e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1407_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2690) 1.98e-06 7.03e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3709_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_388) 1.93e-06 8.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1199_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2898) 1.93e-06 1.46e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1826_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2271) 1.95e-06 6.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1408_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2689) 1.96e-06 6.93e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1827_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2270) 1.96e-06 7.61e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1409_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2688) 1.94e-06 8.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1828_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2269) 1.97e-06 4.30e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1829_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2268) 1.99e-06 1.31e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2030_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2067) 1.97e-06 8.84e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_270_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3827) 1.95e-06 7.75e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2031_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2066) 1.92e-06 6.91e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_271_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3826) 1.96e-06 6.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2450_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1647) 1.94e-06 1.04e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2032_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2065) 1.91e-06 3.56e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_690_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3407) 1.98e-06 1.43e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_272_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3825) 1.93e-06 7.25e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2451_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1646) 1.94e-06 7.85e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2033_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2064) 1.93e-06 8.08e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_691_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3406) 1.96e-06 4.69e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_273_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3824) 1.95e-06 7.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_900_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3197) 1.96e-06 7.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2870_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1227) 1.99e-06 9.31e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2452_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1645) 1.95e-06 7.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2034_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2063) 1.92e-06 7.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_692_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3405) 1.96e-06 6.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_274_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3823) 1.98e-06 8.85e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_901_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3196) 2.00e-06 6.44e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2871_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1226) 1.99e-06 1.61e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2453_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1644) 1.98e-06 3.17e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2035_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2062) 1.95e-06 7.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_693_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3404) 1.94e-06 1.36e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_275_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3822) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_902_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3195) 1.95e-06 8.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2872_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1225) 1.95e-06 1.32e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2454_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1643) 1.92e-06 8.85e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2036_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2061) 1.97e-06 7.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_694_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3403) 1.94e-06 8.22e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_276_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3821) 1.98e-06 8.13e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_903_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3194) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2873_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1224) 1.99e-06 1.68e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2455_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1642) 1.96e-06 8.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2037_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2060) 1.97e-06 6.67e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_695_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3402) 1.93e-06 7.40e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_277_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3820) 1.94e-06 7.43e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_904_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3193) 2.00e-06 7.51e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2874_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1223) 1.95e-06 1.77e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2456_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1641) 1.95e-06 4.32e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2038_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2059) 1.92e-06 7.45e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_696_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3401) 2.01e-06 6.63e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_278_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3819) 1.95e-06 7.15e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_905_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3192) 1.96e-06 7.63e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2875_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1222) 1.96e-06 7.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2457_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1640) 1.95e-06 5.96e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2039_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2058) 1.91e-06 8.14e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_697_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3400) 2.01e-06 7.33e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_279_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3818) 1.95e-06 6.52e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_906_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3191) 2.00e-06 6.63e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2876_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1221) 1.98e-06 7.08e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2458_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1639) 1.95e-06 4.78e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_698_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3399) 1.91e-06 6.99e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_907_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3190) 1.94e-06 6.22e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2877_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1220) 1.99e-06 7.27e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2459_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1638) 1.93e-06 2.81e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_699_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3398) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_908_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3189) 1.93e-06 8.35e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2878_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1219) 1.93e-06 6.69e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_909_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3188) 1.96e-06 8.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2879_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1218) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_70_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4027) 1.99e-06 8.30e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3080_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1017) 1.98e-06 6.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_71_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4026) 1.96e-06 8.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3081_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1016) 1.92e-06 8.50e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_72_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4025) 1.95e-06 7.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3082_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1015) 1.97e-06 8.32e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_73_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4024) 1.93e-06 4.75e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3083_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1014) 1.95e-06 9.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3710_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_387) 1.97e-06 8.10e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_74_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4023) 1.97e-06 7.46e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3084_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1013) 1.96e-06 7.75e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3711_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_386) 1.97e-06 7.28e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1410_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2687) 1.95e-06 7.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_75_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4022) 1.95e-06 8.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3085_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1012) 1.97e-06 7.26e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3712_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_385) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1411_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2686) 1.92e-06 8.21e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_76_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4021) 1.98e-06 8.22e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3086_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1011) 1.92e-06 6.64e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3713_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_384) 1.96e-06 8.37e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1830_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2267) 1.96e-06 7.25e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1412_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2685) 1.96e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_77_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4020) 1.98e-06 8.64e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3087_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1010) 1.98e-06 7.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3714_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_383) 1.97e-06 7.85e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1831_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2266) 1.95e-06 2.32e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1413_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2684) 1.92e-06 7.94e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_78_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4019) 1.98e-06 8.08e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3088_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1009) 1.97e-06 7.96e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3715_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_382) 1.97e-06 7.78e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1832_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2265) 1.95e-06 7.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1414_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2683) 1.94e-06 6.81e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_79_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4018) 1.93e-06 7.19e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3089_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1008) 1.92e-06 9.58e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3716_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_381) 1.95e-06 7.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1833_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2264) 1.94e-06 9.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1415_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2682) 1.94e-06 7.48e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3717_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_380) 1.92e-06 8.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1834_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2263) 2.00e-06 6.64e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1416_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2681) 1.95e-06 8.06e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3718_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_379) 1.95e-06 7.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1835_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2262) 1.98e-06 8.83e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1417_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2680) 1.93e-06 7.15e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3719_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_378) 1.95e-06 6.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1836_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2261) 1.93e-06 1.59e-09 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1418_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2679) 1.96e-06 5.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1837_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2260) 1.97e-06 7.37e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1419_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2678) 1.96e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1838_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2259) 1.94e-06 7.64e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1839_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2258) 1.98e-06 1.64e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2040_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2057) 1.97e-06 1.86e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_280_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3817) 1.98e-06 9.18e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2041_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2056) 1.97e-06 1.60e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_281_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3816) 1.93e-06 7.73e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2460_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1637) 1.98e-06 8.84e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2042_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2055) 1.91e-06 1.48e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_282_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3815) 1.98e-06 9.33e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2461_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1636) 1.96e-06 2.90e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2043_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2054) 1.97e-06 1.02e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_283_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3814) 1.95e-06 7.76e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_910_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3187) 1.96e-06 8.06e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2880_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1217) 1.94e-06 1.61e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2462_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1635) 1.92e-06 1.35e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2044_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2053) 1.91e-06 8.10e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_284_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3813) 1.95e-06 6.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_911_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3186) 2.00e-06 7.02e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2881_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1216) 1.97e-06 8.78e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2463_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1634) 1.94e-06 8.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2045_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2052) 1.93e-06 2.40e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_285_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3812) 1.95e-06 6.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_912_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3185) 2.00e-06 6.70e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2882_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1215) 1.94e-06 6.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2464_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1633) 1.98e-06 7.69e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2046_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2051) 1.95e-06 2.55e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_286_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3811) 1.96e-06 7.03e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_913_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3184) 1.95e-06 7.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2883_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1214) 1.94e-06 7.89e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2465_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1632) 1.98e-06 1.07e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2047_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2050) 1.95e-06 2.25e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_287_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3810) 1.98e-06 7.16e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_914_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3183) 2.00e-06 9.38e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2884_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1213) 1.95e-06 1.71e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2466_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1631) 1.91e-06 9.48e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2048_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2049) 1.95e-06 8.07e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_288_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3809) 1.94e-06 6.28e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_915_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3182) 1.95e-06 7.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2885_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1212) 1.97e-06 8.07e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2467_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1630) 1.95e-06 7.67e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2049_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2048) 1.97e-06 9.27e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_289_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3808) 1.94e-06 7.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_916_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3181) 1.99e-06 9.25e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2886_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1211) 1.95e-06 1.71e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2468_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1629) 1.95e-06 7.68e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_917_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3180) 1.94e-06 7.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2887_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1210) 1.95e-06 1.57e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2469_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1628) 1.91e-06 8.19e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_918_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3179) 1.96e-06 8.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2888_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1209) 1.99e-06 6.84e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_919_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3178) 2.00e-06 6.97e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2889_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1208) 1.94e-06 7.14e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_80_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4017) 1.97e-06 7.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3090_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1007) 1.97e-06 7.55e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_81_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4016) 1.96e-06 8.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3091_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1006) 1.98e-06 6.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3300_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_797) 1.92e-06 8.34e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_82_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4015) 1.93e-06 7.07e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3092_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1005) 1.97e-06 7.64e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3301_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_796) 1.94e-06 8.99e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1000_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3097) 1.92e-06 1.16e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_83_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4014) 1.92e-06 6.67e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3093_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1004) 1.97e-06 7.15e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3720_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_377) 1.95e-06 7.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3302_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_795) 1.96e-06 7.27e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1001_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3096) 1.95e-06 7.01e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_84_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4013) 1.95e-06 7.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3094_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1003) 1.96e-06 7.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3721_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_376) 1.95e-06 7.34e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3303_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_794) 1.96e-06 7.30e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1420_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2677) 1.97e-06 7.77e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1002_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3095) 1.99e-06 7.43e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_85_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4012) 1.95e-06 4.40e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3095_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1002) 1.98e-06 6.37e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3722_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_375) 1.96e-06 8.59e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3304_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_793) 1.94e-06 1.57e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1421_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2676) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1003_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3094) 1.94e-06 8.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_86_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4011) 1.99e-06 6.53e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3096_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1001) 1.95e-06 7.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3723_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_374) 1.98e-06 8.34e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3305_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_792) 2.01e-06 7.34e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_1840_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2257) 1.96e-06 1.74e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1422_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2675) 1.95e-06 8.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1004_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3093) 1.93e-06 1.25e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_87_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4010) 1.92e-06 7.17e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3097_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1000) 1.96e-06 7.94e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3724_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_373) 1.91e-06 1.41e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3306_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_791) 1.95e-06 1.58e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1841_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2256) 1.94e-06 9.26e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1423_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2674) 1.92e-06 8.09e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1005_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3092) 1.95e-06 4.53e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_88_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4009) 1.97e-06 7.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3098_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_999) 1.96e-06 8.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3725_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_372) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3307_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_790) 1.95e-06 1.66e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1842_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2255) 1.97e-06 1.67e-08 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1424_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2673) 1.98e-06 7.05e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1006_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3091) 1.93e-06 8.50e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_89_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4008) 1.95e-06 7.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3099_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_998) 1.98e-06 7.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3726_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_371) 1.98e-06 6.84e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3308_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_789) 1.93e-06 1.41e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1843_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2254) 2.04e-06 2.82e-08 6.11e-08 2.13e-06   0.0
              clk_gate_ram_reg_1425_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2672) 1.93e-06 7.74e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1007_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3090) 1.95e-06 1.45e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3727_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_370) 2.00e-06 1.34e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3309_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_788) 1.98e-06 1.65e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1844_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2253) 2.02e-06 1.38e-08 6.11e-08 2.09e-06   0.0
              clk_gate_ram_reg_1426_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2671) 1.95e-06 7.81e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1008_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3089) 1.94e-06 5.52e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3728_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_369) 1.98e-06 6.78e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1845_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2252) 2.02e-06 1.40e-08 6.11e-08 2.09e-06   0.0
              clk_gate_ram_reg_1427_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2670) 1.92e-06 7.08e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1009_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3088) 2.00e-06 6.65e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3729_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_368) 1.95e-06 7.27e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1846_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2251) 2.00e-06 7.79e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1428_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2669) 1.96e-06 7.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1847_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2250) 1.94e-06 8.45e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1429_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2668) 1.92e-06 7.52e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1848_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2249) 1.97e-06 4.61e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1849_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2248) 2.00e-06 8.20e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2050_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2047) 1.93e-06 1.46e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_290_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3807) 1.94e-06 7.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2051_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2046) 1.95e-06 8.34e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_291_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3806) 1.98e-06 7.47e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_500_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3597) 1.92e-06 1.46e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2470_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1627) 1.91e-06 9.38e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2052_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2045) 1.93e-06 9.02e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_292_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3805) 1.98e-06 7.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_501_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3596) 1.95e-06 1.93e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2471_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1626) 1.91e-06 8.41e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2053_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2044) 1.93e-06 1.68e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_293_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3804) 1.94e-06 7.05e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_920_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3177) 1.95e-06 8.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2890_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1207) 1.97e-06 7.46e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_502_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3595) 1.91e-06 7.21e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2472_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1625) 1.96e-06 7.74e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2054_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2043) 1.97e-06 8.63e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_294_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3803) 1.94e-06 6.97e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_921_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3176) 1.99e-06 8.94e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2891_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1206) 1.96e-06 7.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_503_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3594) 1.92e-06 6.29e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2473_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1624) 1.92e-06 7.54e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2055_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2042) 1.97e-06 8.34e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_295_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3802) 1.95e-06 7.15e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_922_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3175) 1.99e-06 7.65e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2892_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1205) 1.94e-06 8.43e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_504_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3593) 1.93e-06 1.47e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2474_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1623) 1.95e-06 9.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2056_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2041) 1.96e-06 8.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_296_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3801) 1.98e-06 3.39e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_923_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3174) 1.95e-06 7.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2893_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1204) 1.94e-06 8.41e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_505_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3592) 1.93e-06 9.57e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2475_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1622) 1.97e-06 7.36e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2057_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2040) 1.97e-06 8.28e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_297_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3800) 1.96e-06 6.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_924_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3173) 1.95e-06 8.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2894_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1203) 1.99e-06 7.07e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_506_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3591) 1.96e-06 1.55e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2476_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1621) 1.98e-06 6.46e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2058_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2039) 1.94e-06 8.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_298_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3799) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_925_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3172) 1.99e-06 8.25e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2895_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1202) 1.94e-06 7.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_507_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3590) 1.91e-06 1.51e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2477_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1620) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2059_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2038) 1.93e-06 7.45e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_299_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3798) 1.98e-06 8.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_926_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3171) 1.95e-06 8.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2896_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1201) 1.97e-06 7.07e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_508_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3589) 1.92e-06 2.43e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2478_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1619) 1.91e-06 3.42e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_927_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3170) 1.95e-06 8.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2897_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1200) 1.96e-06 7.96e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_509_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3588) 1.91e-06 1.37e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2479_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1618) 1.97e-06 1.39e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_928_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3169) 2.00e-06 6.65e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2898_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1199) 1.97e-06 7.25e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_929_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3168) 1.94e-06 9.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2899_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1198) 1.99e-06 6.78e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_90_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4007) 1.95e-06 6.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_91_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4006) 1.95e-06 7.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3310_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_787) 1.93e-06 6.84e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_92_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4005) 1.95e-06 6.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3311_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_786) 1.96e-06 1.61e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1010_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3087) 1.94e-06 6.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_93_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4004) 1.99e-06 8.36e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3730_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_367) 1.96e-06 8.44e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3312_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_785) 1.93e-06 6.84e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1011_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3086) 2.00e-06 7.61e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_94_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4003) 1.95e-06 6.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3731_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_366) 2.00e-06 7.76e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3313_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_784) 1.96e-06 9.23e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1430_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2667) 1.92e-06 7.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1012_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3085) 1.95e-06 2.23e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_95_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4002) 1.95e-06 9.03e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3732_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_365) 1.99e-06 8.15e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3314_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_783) 1.92e-06 7.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1431_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2666) 1.95e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1013_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3084) 1.96e-06 1.29e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_96_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4001) 1.91e-06 7.16e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3733_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_364) 1.95e-06 8.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3315_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_782) 1.96e-06 7.08e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1850_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2247) 2.00e-06 6.55e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1432_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2665) 1.96e-06 8.52e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1014_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3083) 1.94e-06 6.95e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_97_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4000) 1.99e-06 7.14e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3734_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_363) 1.95e-06 8.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3316_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_781) 1.99e-06 8.20e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1851_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2246) 1.99e-06 7.14e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1433_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2664) 1.96e-06 7.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1015_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3082) 2.00e-06 8.30e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_98_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3999) 1.93e-06 7.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3735_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_362) 1.95e-06 7.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3317_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_780) 1.96e-06 7.43e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1852_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2245) 1.93e-06 8.07e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1434_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2663) 1.95e-06 6.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1016_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3081) 1.94e-06 7.01e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_99_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3998) 1.93e-06 8.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3736_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_361) 1.96e-06 9.43e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3318_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_779) 1.92e-06 7.44e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1853_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2244) 2.00e-06 7.19e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1435_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2662) 1.96e-06 8.73e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1017_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3080) 2.00e-06 1.66e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3737_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_360) 1.99e-06 9.21e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3319_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_778) 1.96e-06 7.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1854_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2243) 1.99e-06 7.42e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1436_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2661) 1.91e-06 6.14e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1018_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3079) 2.00e-06 6.43e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3738_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_359) 1.96e-06 7.96e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1855_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2242) 1.98e-06 8.27e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1437_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2660) 1.97e-06 7.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1019_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3078) 2.00e-06 7.27e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3739_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_358) 2.00e-06 7.45e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1856_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2241) 1.91e-06 6.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1438_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2659) 1.92e-06 8.48e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1857_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2240) 1.99e-06 6.75e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1439_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2658) 1.92e-06 7.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1858_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2239) 1.96e-06 7.29e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1859_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2238) 1.95e-06 7.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2060_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2037) 1.94e-06 7.94e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2061_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2036) 1.91e-06 7.47e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_510_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3587) 1.91e-06 8.13e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2480_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1617) 1.92e-06 8.05e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2062_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2035) 1.96e-06 8.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_511_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3586) 1.91e-06 7.58e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2481_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1616) 1.98e-06 8.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2063_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2034) 1.97e-06 7.48e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_930_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3167) 1.99e-06 8.03e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_512_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3585) 1.96e-06 6.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2482_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1615) 1.92e-06 7.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2064_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2033) 1.96e-06 9.05e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_931_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3166) 1.94e-06 1.05e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_513_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3584) 1.98e-06 7.16e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2483_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1614) 1.97e-06 7.82e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2065_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2032) 1.97e-06 8.46e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_932_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3165) 1.96e-06 8.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_514_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3583) 1.96e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2484_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1613) 1.91e-06 7.68e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2066_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2031) 1.94e-06 8.51e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_933_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3164) 2.00e-06 6.56e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_515_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3582) 1.98e-06 7.64e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2485_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1612) 1.91e-06 7.55e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2067_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2030) 1.95e-06 8.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_934_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3163) 1.93e-06 8.36e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_516_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3581) 1.92e-06 7.56e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2486_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1611) 1.92e-06 7.13e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2068_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2029) 1.94e-06 7.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_935_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3162) 2.00e-06 6.80e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_517_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3580) 1.98e-06 1.34e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2487_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1610) 1.93e-06 7.47e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2069_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2028) 1.95e-06 8.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_936_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3161) 1.95e-06 7.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_518_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3579) 1.92e-06 1.46e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2488_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1609) 1.93e-06 1.56e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_937_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3160) 2.00e-06 7.94e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_519_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3578) 1.99e-06 1.40e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2489_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1608) 1.98e-06 1.56e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_938_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3159) 1.99e-06 7.31e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_939_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3158) 1.95e-06 7.29e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3320_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_777) 1.91e-06 7.21e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3321_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_776) 1.91e-06 7.53e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1020_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3077) 1.99e-06 6.70e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3740_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_357) 1.95e-06 8.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3322_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_775) 1.92e-06 6.58e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1021_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3076) 1.99e-06 8.64e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3741_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_356) 1.97e-06 8.15e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3323_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_774) 1.91e-06 8.38e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1440_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2657) 1.94e-06 7.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1022_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3075) 2.00e-06 6.72e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3742_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_355) 1.95e-06 6.68e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3324_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_773) 1.95e-06 7.97e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1441_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2656) 1.96e-06 6.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1023_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3074) 1.95e-06 7.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3743_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_354) 2.00e-06 6.11e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3325_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_772) 1.96e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1860_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2237) 1.99e-06 8.75e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1442_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2655) 1.94e-06 8.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1024_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3073) 1.96e-06 7.33e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3744_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_353) 2.00e-06 7.06e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3326_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_771) 1.98e-06 6.58e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1861_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2236) 1.91e-06 7.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1443_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2654) 1.92e-06 8.87e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1025_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3072) 1.96e-06 3.15e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3745_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_352) 1.96e-06 7.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3327_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_770) 1.96e-06 7.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1862_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2235) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1444_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2653) 1.94e-06 8.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1026_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3071) 1.97e-06 1.44e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3746_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_351) 1.96e-06 8.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3328_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_769) 1.98e-06 7.23e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1863_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2234) 1.95e-06 7.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1445_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2652) 1.94e-06 6.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1027_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3070) 1.94e-06 2.24e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3747_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_350) 1.97e-06 7.43e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3329_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_768) 1.98e-06 7.00e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1864_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2233) 2.00e-06 6.84e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1446_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2651) 1.94e-06 6.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1028_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3069) 1.94e-06 1.63e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3748_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_349) 1.92e-06 7.50e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1865_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2232) 1.92e-06 8.59e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1447_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2650) 1.94e-06 7.51e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1029_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3068) 1.93e-06 1.71e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3749_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_348) 2.00e-06 5.98e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1866_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2231) 1.95e-06 6.72e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1448_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2649) 1.96e-06 8.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1867_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2230) 1.98e-06 1.03e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1449_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2648) 1.98e-06 7.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1868_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2229) 1.94e-06 6.96e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1869_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2228) 2.00e-06 6.91e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_100_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3997) 1.91e-06 7.55e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2070_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2027) 1.96e-06 6.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_101_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3996) 1.95e-06 6.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2071_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2026) 1.90e-06 8.88e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_520_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3577) 1.94e-06 8.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2490_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1607) 1.95e-06 1.23e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_102_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3995) 1.93e-06 7.85e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2072_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2025) 1.95e-06 7.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_521_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3576) 1.94e-06 7.54e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2491_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1606) 1.98e-06 1.23e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_103_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3994) 1.93e-06 7.35e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2073_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2024) 1.94e-06 7.23e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2700_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1397) 1.92e-06 1.33e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_940_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3157) 2.00e-06 7.85e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_522_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3575) 1.94e-06 7.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2492_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1605) 1.98e-06 7.36e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_104_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3993) 1.97e-06 1.39e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2074_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2023) 1.94e-06 6.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2701_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1396) 1.96e-06 6.87e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_941_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3156) 1.93e-06 7.86e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_523_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3574) 2.00e-06 8.06e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2493_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1604) 1.93e-06 7.35e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_105_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3992) 1.98e-06 5.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2075_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2022) 1.95e-06 6.45e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2702_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1395) 1.95e-06 1.38e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_942_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3155) 1.95e-06 7.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_524_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3573) 1.96e-06 7.25e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2494_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1603) 1.91e-06 1.54e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_106_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3991) 1.95e-06 7.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2076_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2021) 1.94e-06 8.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2703_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1394) 1.96e-06 7.87e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_943_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3154) 1.95e-06 7.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_525_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3572) 1.98e-06 7.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2495_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1602) 1.93e-06 7.64e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_107_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3990) 1.95e-06 7.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2077_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2020) 1.94e-06 1.94e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2704_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1393) 1.95e-06 7.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_944_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3153) 1.99e-06 7.65e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_526_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3571) 1.95e-06 9.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2496_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1601) 1.95e-06 9.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_108_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3989) 1.98e-06 1.12e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2078_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2019) 1.97e-06 7.38e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2705_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1392) 1.95e-06 8.29e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_945_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3152) 1.95e-06 1.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_527_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3570) 2.00e-06 6.99e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2497_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1600) 1.98e-06 8.78e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_109_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3988) 1.92e-06 6.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2079_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2018) 1.95e-06 6.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2706_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1391) 1.95e-06 7.07e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_946_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3151) 2.00e-06 7.15e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_528_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3569) 1.94e-06 7.97e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2498_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1599) 1.95e-06 8.07e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2707_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1390) 1.98e-06 6.95e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_947_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3150) 1.95e-06 1.43e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_529_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3568) 1.96e-06 7.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2499_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1598) 1.95e-06 7.07e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2708_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1389) 1.93e-06 7.10e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_948_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3149) 1.98e-06 7.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2709_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1388) 1.96e-06 7.51e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_949_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3148) 1.96e-06 8.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3330_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_767) 1.92e-06 6.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3331_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_766) 1.98e-06 1.21e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1030_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3067) 1.95e-06 1.24e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3750_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_347) 1.96e-06 8.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3332_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_765) 1.98e-06 8.65e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1031_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3066) 1.95e-06 1.38e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3751_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_346) 1.96e-06 8.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3333_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_764) 1.92e-06 7.42e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1450_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2647) 1.96e-06 6.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1032_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3065) 1.99e-06 6.83e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3752_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_345) 1.95e-06 7.61e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3334_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_763) 1.95e-06 2.49e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1451_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2646) 1.93e-06 7.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1033_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3064) 1.98e-06 6.88e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3753_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_344) 2.00e-06 6.74e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3335_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_762) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1870_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2227) 2.00e-06 8.75e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1452_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2645) 1.93e-06 1.18e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1034_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3063) 1.95e-06 1.46e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3754_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_343) 1.91e-06 6.64e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3336_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_761) 1.97e-06 6.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1871_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2226) 1.98e-06 7.59e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1453_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2644) 1.96e-06 7.41e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1035_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3062) 1.99e-06 7.88e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3755_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_342) 1.95e-06 7.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3337_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_760) 1.96e-06 6.67e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1872_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2225) 1.95e-06 7.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1454_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2643) 1.95e-06 1.64e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1036_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3061) 1.94e-06 1.67e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3756_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_341) 1.98e-06 7.70e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3338_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_759) 1.94e-06 7.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1873_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2224) 1.96e-06 9.23e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1455_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2642) 1.92e-06 2.30e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1037_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3060) 1.98e-06 1.39e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3757_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_340) 1.91e-06 7.98e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3339_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_758) 1.94e-06 6.86e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1874_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2223) 1.97e-06 6.64e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1456_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2641) 1.97e-06 7.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1038_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3059) 1.96e-06 1.53e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3758_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_339) 1.99e-06 7.88e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1875_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2222) 1.98e-06 8.37e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1457_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2640) 1.95e-06 9.03e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1039_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3058) 1.96e-06 1.46e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3759_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_338) 1.95e-06 8.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1876_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2221) 2.00e-06 7.26e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1458_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2639) 1.98e-06 8.13e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1877_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2220) 1.94e-06 7.12e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1459_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2638) 1.99e-06 1.69e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1878_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2219) 1.99e-06 7.64e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1879_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2218) 1.92e-06 7.49e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_110_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3987) 1.97e-06 7.21e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2080_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2017) 1.94e-06 1.67e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_111_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3986) 1.99e-06 3.18e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2081_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2016) 1.97e-06 8.54e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_530_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3567) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_112_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3985) 1.97e-06 1.05e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2082_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2015) 1.97e-06 1.99e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_531_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3566) 1.98e-06 8.49e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_113_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3984) 1.98e-06 7.88e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2083_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2014) 1.95e-06 7.50e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2710_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1387) 1.96e-06 7.70e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_950_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3147) 2.00e-06 8.20e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_532_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3565) 1.93e-06 8.21e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_114_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3983) 1.94e-06 8.12e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2084_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2013) 1.93e-06 1.05e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2711_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1386) 1.98e-06 5.83e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_951_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3146) 2.00e-06 7.08e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_533_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3564) 1.98e-06 8.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_115_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3982) 1.95e-06 2.89e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2085_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2012) 1.94e-06 9.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2712_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1385) 1.95e-06 6.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_952_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3145) 1.95e-06 7.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_534_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3563) 1.98e-06 8.80e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_116_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3981) 1.95e-06 1.50e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2086_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2011) 1.97e-06 7.97e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2713_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1384) 1.98e-06 8.21e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_953_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3144) 2.00e-06 2.47e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_535_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3562) 1.94e-06 6.76e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_117_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3980) 1.96e-06 8.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2087_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2010) 1.95e-06 6.94e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2714_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1383) 1.95e-06 7.60e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_954_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3143) 1.95e-06 6.64e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_536_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3561) 1.94e-06 7.33e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_118_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3979) 1.94e-06 6.52e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2088_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2009) 1.96e-06 6.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2715_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1382) 1.98e-06 7.66e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_955_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3142) 2.00e-06 6.74e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_537_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3560) 1.92e-06 7.15e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_119_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3978) 1.99e-06 6.46e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2089_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2008) 1.93e-06 6.84e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2716_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1381) 1.93e-06 6.88e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_956_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3141) 1.96e-06 8.19e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_538_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3559) 1.94e-06 8.41e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2717_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1380) 1.94e-06 6.20e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_957_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3140) 1.96e-06 7.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_539_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3558) 1.97e-06 6.20e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2718_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1379) 1.95e-06 8.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_958_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3139) 2.00e-06 7.46e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2719_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1378) 1.98e-06 6.66e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_959_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3138) 2.00e-06 6.74e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3340_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_757) 1.94e-06 6.23e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3341_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_756) 1.98e-06 7.25e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1040_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3057) 1.93e-06 6.66e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3760_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_337) 1.99e-06 7.26e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3342_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_755) 1.93e-06 6.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1041_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3056) 1.98e-06 7.24e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3761_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_336) 1.99e-06 8.40e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3343_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_754) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1460_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2637) 1.98e-06 6.52e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1042_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3055) 1.93e-06 8.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3762_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_335) 1.95e-06 7.57e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3344_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_753) 1.98e-06 2.71e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1461_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2636) 1.98e-06 7.66e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1043_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3054) 1.96e-06 6.64e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3763_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_334) 1.95e-06 6.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3345_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_752) 1.96e-06 1.56e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1880_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2217) 1.95e-06 6.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1462_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2635) 1.91e-06 7.77e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1044_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3053) 1.98e-06 6.33e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3764_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_333) 1.98e-06 8.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3346_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_751) 1.94e-06 2.52e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1881_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2216) 1.95e-06 7.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1463_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2634) 1.96e-06 7.47e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1045_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3052) 1.94e-06 7.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3765_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_332) 1.96e-06 8.47e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3347_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_750) 1.94e-06 6.56e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1882_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2215) 1.93e-06 6.94e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1464_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2633) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1046_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3051) 1.98e-06 7.84e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3766_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_331) 1.95e-06 8.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3348_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_749) 1.97e-06 1.40e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1883_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2214) 1.94e-06 8.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1465_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2632) 1.92e-06 6.87e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1047_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3050) 1.95e-06 6.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3767_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_330) 1.96e-06 6.61e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3349_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_748) 1.96e-06 1.20e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1884_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2213) 1.93e-06 7.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1466_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2631) 1.96e-06 8.08e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1048_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3049) 1.96e-06 8.02e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3768_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_329) 1.99e-06 7.48e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1885_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2212) 1.95e-06 8.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1467_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2630) 1.94e-06 8.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1049_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3048) 1.98e-06 5.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3769_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_328) 1.95e-06 8.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1886_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2211) 1.95e-06 6.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1468_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2629) 1.93e-06 6.64e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1887_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2210) 1.92e-06 6.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1469_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2628) 1.96e-06 8.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1888_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2209) 1.94e-06 6.90e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1889_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2208) 1.99e-06 9.16e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_120_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3977) 1.99e-06 7.91e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2090_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2007) 1.93e-06 7.41e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_121_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3976) 1.98e-06 2.25e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2091_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2006) 1.95e-06 8.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2300_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1797) 1.95e-06 8.12e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_540_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3557) 1.91e-06 7.33e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_122_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3975) 1.95e-06 9.67e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2092_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2005) 1.90e-06 8.44e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2301_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1796) 1.93e-06 7.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_541_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3556) 1.99e-06 7.70e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_123_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3974) 1.93e-06 7.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2093_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2004) 1.94e-06 8.73e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2720_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1377) 1.92e-06 8.66e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2302_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1795) 1.96e-06 9.76e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_960_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3137) 1.96e-06 1.55e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_542_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3555) 2.00e-06 7.16e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_124_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3973) 1.95e-06 7.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2094_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2003) 1.96e-06 9.52e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2721_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1376) 1.93e-06 6.70e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2303_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1794) 1.96e-06 8.07e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_961_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3136) 1.96e-06 3.14e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_543_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3554) 1.97e-06 6.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_125_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3972) 1.93e-06 2.10e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2095_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2002) 1.96e-06 8.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2722_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1375) 1.93e-06 7.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2304_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1793) 1.98e-06 7.55e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_962_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3135) 1.96e-06 8.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_544_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3553) 1.92e-06 1.98e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_126_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3971) 1.99e-06 6.73e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2096_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2001) 1.94e-06 9.14e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2723_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1374) 1.95e-06 6.48e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2305_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1792) 1.93e-06 8.48e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_963_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3134) 1.96e-06 7.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_545_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3552) 1.98e-06 6.83e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_127_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3970) 1.95e-06 8.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2097_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2000) 1.96e-06 9.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2724_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1373) 1.94e-06 7.02e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2306_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1791) 1.95e-06 7.88e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_964_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3133) 1.94e-06 8.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_546_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3551) 1.95e-06 2.34e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_128_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3969) 1.97e-06 1.97e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2098_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1999) 1.95e-06 7.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2725_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1372) 1.96e-06 2.09e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2307_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1790) 1.92e-06 6.64e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_965_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3132) 2.00e-06 7.33e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_547_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3550) 1.98e-06 7.91e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_129_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3968) 1.98e-06 1.47e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2099_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1998) 1.93e-06 8.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2726_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1371) 1.95e-06 1.38e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2308_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1789) 1.98e-06 1.42e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_966_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3131) 1.95e-06 7.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_548_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3549) 1.96e-06 8.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2727_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1370) 1.92e-06 1.84e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2309_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1788) 1.96e-06 8.76e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_967_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3130) 2.00e-06 8.43e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_549_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3548) 1.92e-06 6.84e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2728_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1369) 1.92e-06 7.84e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_968_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3129) 1.96e-06 7.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2729_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1368) 1.95e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_969_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3128) 2.00e-06 6.80e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3350_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_747) 1.93e-06 1.34e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3351_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_746) 1.98e-06 7.12e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1050_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3047) 1.93e-06 8.86e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3770_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_327) 1.91e-06 7.27e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3352_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_745) 1.96e-06 9.38e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1051_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3046) 1.99e-06 7.36e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3771_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_326) 1.95e-06 8.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3353_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_744) 1.93e-06 1.31e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1470_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2627) 1.98e-06 7.28e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1052_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3045) 1.97e-06 7.57e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3772_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_325) 1.98e-06 6.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3354_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_743) 1.96e-06 7.86e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1471_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2626) 1.93e-06 8.52e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1053_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3044) 1.96e-06 6.92e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3773_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_324) 1.95e-06 7.86e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3355_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_742) 1.95e-06 8.79e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1890_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2207) 1.99e-06 7.20e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1472_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2625) 1.94e-06 7.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1054_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3043) 1.99e-06 8.11e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3774_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_323) 1.98e-06 9.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3356_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_741) 1.91e-06 1.91e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1891_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2206) 1.96e-06 6.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1473_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2624) 1.94e-06 7.63e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1055_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3042) 1.96e-06 7.11e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3775_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_322) 1.94e-06 6.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3357_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_740) 1.91e-06 3.74e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1892_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2205) 1.93e-06 7.09e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1474_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2623) 1.94e-06 8.67e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1056_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3041) 1.96e-06 5.52e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3776_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_321) 1.97e-06 7.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3358_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_739) 1.93e-06 6.83e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1893_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2204) 1.99e-06 6.95e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1475_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2622) 1.92e-06 8.61e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1057_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3040) 1.97e-06 7.56e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3777_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_320) 2.00e-06 8.14e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3359_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_738) 1.94e-06 3.31e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1894_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2203) 1.96e-06 7.83e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1476_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2621) 1.96e-06 6.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1058_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3039) 1.96e-06 5.89e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3778_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_319) 1.92e-06 6.84e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1895_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2202) 1.93e-06 7.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1477_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2620) 1.96e-06 7.36e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1059_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3038) 1.94e-06 2.00e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3779_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_318) 1.97e-06 8.50e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1896_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2201) 1.94e-06 6.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1478_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2619) 1.92e-06 8.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1897_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2200) 2.00e-06 9.02e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1479_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2618) 1.92e-06 7.53e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1898_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2199) 1.94e-06 6.28e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1899_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2198) 1.94e-06 1.91e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_130_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3967) 1.97e-06 6.65e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_131_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3966) 1.92e-06 7.81e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2310_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1787) 1.93e-06 1.34e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_550_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3547) 1.92e-06 6.67e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_132_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3965) 1.97e-06 7.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2311_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1786) 1.96e-06 1.77e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_551_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3546) 1.99e-06 8.05e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_133_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3964) 1.92e-06 8.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2730_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1367) 1.93e-06 7.18e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2312_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1785) 1.97e-06 6.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_970_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3127) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_552_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3545) 1.95e-06 2.53e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_134_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3963) 1.91e-06 8.20e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2731_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1366) 1.98e-06 6.75e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2313_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1784) 1.94e-06 7.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_971_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3126) 1.95e-06 6.86e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_553_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3544) 1.97e-06 1.50e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_135_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3962) 1.94e-06 7.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2732_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1365) 1.95e-06 6.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2314_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1783) 1.97e-06 7.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_972_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3125) 1.93e-06 1.40e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_554_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3543) 1.96e-06 7.61e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_136_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3961) 1.94e-06 7.19e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2733_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1364) 1.92e-06 6.48e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2315_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1782) 1.92e-06 8.21e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_973_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3124) 2.00e-06 2.19e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_555_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3542) 1.95e-06 8.18e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_137_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3960) 1.92e-06 7.91e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2734_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1363) 1.95e-06 7.57e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2316_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1781) 1.94e-06 1.36e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_974_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3123) 1.96e-06 1.55e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_556_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3541) 1.96e-06 1.53e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_138_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3959) 1.94e-06 8.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2735_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1362) 1.98e-06 7.02e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2317_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1780) 1.95e-06 1.47e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_975_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3122) 1.95e-06 1.43e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_557_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3540) 1.99e-06 1.37e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_139_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3958) 1.94e-06 9.50e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2736_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1361) 1.93e-06 2.18e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2318_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1779) 1.92e-06 1.51e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_976_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3121) 1.99e-06 3.34e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_558_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3539) 1.97e-06 2.69e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2737_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1360) 1.95e-06 6.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2319_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1778) 1.92e-06 1.38e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_977_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3120) 1.94e-06 3.52e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_559_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3538) 1.94e-06 9.85e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2738_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1359) 1.95e-06 2.69e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_978_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3119) 1.95e-06 8.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2739_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1358) 1.95e-06 7.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_979_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3118) 1.95e-06 7.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3360_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_737) 1.94e-06 9.36e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3361_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_736) 1.93e-06 8.43e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1060_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3037) 1.94e-06 4.66e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3780_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_317) 1.95e-06 7.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3362_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_735) 1.98e-06 9.46e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1061_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3036) 1.96e-06 7.59e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3781_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_316) 1.92e-06 7.73e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3363_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_734) 1.98e-06 1.32e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1480_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2617) 1.92e-06 8.14e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1062_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3035) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3782_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_315) 1.95e-06 9.03e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3364_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_733) 1.92e-06 1.47e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1481_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2616) 1.95e-06 7.51e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1063_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3034) 1.97e-06 5.24e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3783_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_314) 1.96e-06 7.02e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3365_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_732) 1.94e-06 5.41e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1482_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2615) 1.97e-06 7.50e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1064_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3033) 1.96e-06 1.45e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3784_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_313) 1.95e-06 6.45e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3366_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_731) 1.95e-06 5.78e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1483_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2614) 1.93e-06 7.74e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1065_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3032) 1.96e-06 8.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3785_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_312) 1.95e-06 6.55e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3367_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_730) 1.95e-06 4.90e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1484_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2613) 1.96e-06 6.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1066_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3031) 1.95e-06 7.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3786_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_311) 1.95e-06 7.01e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3368_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_729) 1.93e-06 8.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1485_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2612) 1.96e-06 7.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1067_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3030) 1.99e-06 7.01e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3787_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_310) 1.95e-06 7.73e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3369_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_728) 1.93e-06 6.63e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1486_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2611) 1.93e-06 7.25e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1068_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3029) 1.93e-06 8.21e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3788_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_309) 1.99e-06 7.73e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1487_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2610) 1.92e-06 7.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1069_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3028) 1.95e-06 7.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3789_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_308) 1.96e-06 6.31e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1488_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2609) 1.97e-06 7.16e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1489_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2608) 1.92e-06 1.45e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_140_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3957) 1.93e-06 7.59e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_141_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3956) 1.93e-06 8.65e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2320_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1777) 1.93e-06 7.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_560_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3537) 1.99e-06 6.84e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_142_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3955) 1.93e-06 9.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2321_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1776) 1.94e-06 1.45e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_561_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3536) 1.96e-06 7.54e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_143_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3954) 1.92e-06 7.90e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2740_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1357) 1.95e-06 8.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2322_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1775) 1.97e-06 2.14e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_980_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3117) 1.96e-06 9.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_562_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3535) 2.00e-06 1.58e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_144_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3953) 1.94e-06 6.25e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2741_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1356) 1.96e-06 7.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2323_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1774) 1.94e-06 8.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_981_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3116) 1.99e-06 8.15e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_563_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3534) 1.98e-06 1.14e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_145_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3952) 1.97e-06 7.70e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2742_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1355) 1.96e-06 6.65e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2324_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1773) 1.97e-06 6.56e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_982_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3115) 1.96e-06 5.71e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_564_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3533) 1.95e-06 2.23e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_146_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3951) 2.00e-06 8.12e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2743_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1354) 1.95e-06 6.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2325_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1772) 1.95e-06 6.83e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_983_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3114) 1.98e-06 1.58e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_565_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3532) 1.96e-06 8.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_147_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3950) 1.94e-06 7.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2744_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1353) 1.95e-06 2.03e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2326_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1771) 1.95e-06 7.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_984_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3113) 1.95e-06 7.73e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_566_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3531) 1.98e-06 8.88e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_148_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3949) 1.94e-06 1.71e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2745_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1352) 1.96e-06 1.54e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2327_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1770) 1.94e-06 7.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_985_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3112) 2.00e-06 2.16e-09 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_567_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3530) 1.97e-06 7.70e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_149_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3948) 1.96e-06 1.55e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2746_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1351) 1.96e-06 3.13e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2328_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1769) 1.95e-06 8.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_986_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3111) 1.95e-06 6.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_568_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3529) 1.94e-06 6.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2747_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1350) 1.95e-06 1.29e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2329_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1768) 1.97e-06 6.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_987_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3110) 1.94e-06 6.79e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_569_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3528) 1.98e-06 8.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2748_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1349) 1.95e-06 7.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_988_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3109) 2.00e-06 8.13e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2749_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1348) 1.95e-06 7.27e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_989_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3108) 1.94e-06 7.14e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3370_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_727) 1.94e-06 1.29e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3371_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_726) 1.98e-06 6.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1070_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3027) 1.98e-06 6.60e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3790_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_307) 1.95e-06 8.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3372_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_725) 1.98e-06 1.89e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1071_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3026) 1.96e-06 6.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3791_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_306) 1.95e-06 7.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3373_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_724) 1.94e-06 7.26e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1490_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2607) 1.96e-06 7.66e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1072_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3025) 1.98e-06 7.25e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3792_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_305) 1.91e-06 7.01e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3374_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_723) 1.98e-06 8.18e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1491_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2606) 1.92e-06 8.07e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1073_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3024) 1.98e-06 7.46e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1700_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2397) 1.94e-06 7.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3793_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_304) 1.95e-06 7.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3375_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_722) 1.94e-06 6.51e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1492_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2605) 1.92e-06 7.22e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1074_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3023) 1.99e-06 9.44e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1701_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2396) 1.94e-06 6.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3794_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_303) 1.99e-06 2.63e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3376_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_721) 1.91e-06 1.98e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1493_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2604) 1.91e-06 6.25e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1075_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3022) 1.99e-06 6.81e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1702_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2395) 1.93e-06 7.41e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3795_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_302) 1.95e-06 7.59e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3377_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_720) 1.98e-06 8.52e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1494_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2603) 1.92e-06 1.35e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1076_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3021) 1.95e-06 1.78e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1703_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2394) 1.93e-06 7.79e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3796_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_301) 1.95e-06 9.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3378_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_719) 1.94e-06 2.03e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1495_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2602) 1.93e-06 7.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1077_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3020) 1.96e-06 8.73e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1704_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2393) 1.91e-06 6.87e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3797_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_300) 1.95e-06 8.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3379_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_718) 1.98e-06 7.58e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1496_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2601) 1.96e-06 6.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1078_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3019) 1.98e-06 7.78e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1705_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2392) 1.91e-06 7.56e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3798_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_299) 1.96e-06 1.57e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1497_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2600) 1.97e-06 3.87e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1079_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3018) 1.99e-06 8.66e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1706_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2391) 1.98e-06 1.39e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3799_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_298) 1.95e-06 7.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1498_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2599) 1.95e-06 9.10e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1707_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2390) 1.92e-06 1.44e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1499_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2598) 1.96e-06 6.88e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1708_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2389) 1.96e-06 8.67e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1709_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2388) 1.96e-06 6.93e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_150_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3947) 1.95e-06 7.86e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_151_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3946) 1.91e-06 6.83e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2330_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1767) 1.97e-06 7.32e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_570_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3527) 1.94e-06 8.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_152_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3945) 2.00e-06 1.47e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2331_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1766) 1.96e-06 7.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_571_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3526) 1.96e-06 6.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_153_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3944) 1.90e-06 1.50e-10 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_2750_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1347) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2332_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1765) 1.94e-06 8.79e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_990_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3107) 1.95e-06 7.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_572_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3525) 1.96e-06 6.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_154_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3943) 2.00e-06 7.82e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2751_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1346) 1.96e-06 7.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2333_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1764) 1.94e-06 2.02e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_991_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3106) 2.00e-06 6.40e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_573_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3524) 1.93e-06 7.17e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_155_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3942) 1.98e-06 7.19e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2752_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1345) 1.94e-06 8.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2334_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1763) 1.94e-06 8.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_992_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3105) 1.96e-06 1.25e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_574_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3523) 1.95e-06 7.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_156_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3941) 1.98e-06 6.75e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2753_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1344) 1.93e-06 6.78e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2335_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1762) 1.94e-06 7.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_993_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3104) 1.96e-06 6.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_575_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3522) 1.97e-06 7.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_157_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3940) 1.92e-06 6.57e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2754_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1343) 1.95e-06 7.12e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2336_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1761) 1.94e-06 1.02e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_994_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3103) 2.00e-06 8.12e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_576_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3521) 1.96e-06 7.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_158_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3939) 1.94e-06 8.67e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2755_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1342) 1.93e-06 6.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2337_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1760) 1.96e-06 8.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_995_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3102) 1.94e-06 8.94e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_577_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3520) 1.92e-06 1.40e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_159_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3938) 1.92e-06 8.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2756_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1341) 1.95e-06 8.01e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2338_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1759) 1.93e-06 8.44e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_996_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3101) 1.94e-06 5.47e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_578_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3519) 1.98e-06 7.06e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2757_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1340) 1.95e-06 6.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2339_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1758) 1.91e-06 8.13e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_997_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3100) 2.00e-06 4.17e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_579_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3518) 1.98e-06 7.39e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2758_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1339) 1.92e-06 6.97e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_998_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3099) 2.00e-06 8.44e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2759_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1338) 1.92e-06 6.83e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_999_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3098) 1.93e-06 7.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3380_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_717) 1.98e-06 6.72e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3381_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_716) 1.93e-06 7.02e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1080_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3017) 1.98e-06 1.48e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3382_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_715) 1.93e-06 1.43e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1081_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3016) 1.99e-06 1.72e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3383_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_714) 1.98e-06 1.30e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1082_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3015) 1.96e-06 7.82e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3384_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_713) 1.93e-06 4.86e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1083_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3014) 1.96e-06 7.52e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1710_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2387) 1.96e-06 8.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3385_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_712) 1.98e-06 4.98e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1084_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3013) 1.95e-06 8.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1711_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2386) 1.97e-06 1.48e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3386_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_711) 1.94e-06 4.95e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1085_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3012) 1.99e-06 8.30e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1712_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2385) 1.97e-06 4.64e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3387_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_710) 1.98e-06 7.99e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1086_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3011) 1.98e-06 2.13e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1713_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2384) 1.96e-06 8.59e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3388_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_709) 1.98e-06 8.37e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1087_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3010) 1.99e-06 8.06e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1714_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2383) 1.91e-06 7.85e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3389_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_708) 1.96e-06 6.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1088_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3009) 1.97e-06 6.58e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1715_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2382) 1.99e-06 1.61e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1089_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3008) 1.96e-06 7.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1716_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2381) 1.91e-06 7.80e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1717_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2380) 1.95e-06 4.54e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1718_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2379) 1.97e-06 1.76e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1719_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2378) 1.99e-06 8.36e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_160_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3937) 1.98e-06 7.89e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_161_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3936) 1.98e-06 7.14e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2340_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1757) 1.98e-06 8.58e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_580_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3517) 1.98e-06 7.60e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_162_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3935) 1.91e-06 8.16e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2341_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1756) 1.94e-06 8.70e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_581_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3516) 1.98e-06 8.14e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_163_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3934) 1.97e-06 1.49e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2760_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1337) 1.96e-06 8.79e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2342_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1755) 1.96e-06 8.70e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_582_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3515) 1.92e-06 6.16e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_164_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3933) 1.92e-06 1.35e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2761_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1336) 1.95e-06 7.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2343_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1754) 1.96e-06 9.09e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_583_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3514) 1.92e-06 7.20e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_165_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3932) 1.98e-06 1.32e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2762_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1335) 1.92e-06 8.95e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2344_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1753) 1.96e-06 6.88e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_584_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3513) 1.96e-06 7.35e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_166_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3931) 1.94e-06 1.46e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2763_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1334) 1.96e-06 1.40e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2345_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1752) 1.90e-06 7.47e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_585_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3512) 1.94e-06 7.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_167_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3930) 1.94e-06 1.30e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2764_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1333) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2346_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1751) 1.94e-06 8.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_586_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3511) 1.94e-06 7.52e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_168_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3929) 2.00e-06 7.05e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2765_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1332) 1.95e-06 8.22e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2347_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1750) 1.94e-06 7.83e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_587_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3510) 1.97e-06 7.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_169_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3928) 1.92e-06 8.47e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2766_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1331) 1.95e-06 6.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2348_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1749) 1.93e-06 7.03e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_588_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3509) 1.99e-06 3.76e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2767_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1330) 1.97e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2349_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1748) 1.94e-06 6.48e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_589_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3508) 1.94e-06 7.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2768_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1329) 1.98e-06 8.25e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2769_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1328) 1.96e-06 7.37e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3390_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_707) 1.91e-06 6.86e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3391_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_706) 1.98e-06 7.54e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3600_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_497) 1.96e-06 9.27e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1090_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3007) 1.94e-06 7.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3392_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_705) 1.92e-06 1.91e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3601_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_496) 1.91e-06 6.88e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1091_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3006) 1.94e-06 8.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1300_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2797) 1.95e-06 6.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3393_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_704) 1.93e-06 9.60e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3602_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_495) 2.00e-06 8.66e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1092_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3005) 1.96e-06 7.83e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1301_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2796) 1.93e-06 8.08e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3394_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_703) 1.92e-06 6.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3603_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_494) 1.99e-06 7.08e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1093_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3004) 1.93e-06 8.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1720_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2377) 1.94e-06 1.55e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1302_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2795) 1.93e-06 7.16e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3395_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_702) 1.98e-06 6.50e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3604_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_493) 1.93e-06 8.14e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1094_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3003) 1.95e-06 6.99e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1721_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2376) 1.92e-06 7.34e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1303_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2794) 1.95e-06 8.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3396_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_701) 1.91e-06 6.66e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3605_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_492) 1.98e-06 6.98e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1095_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3002) 1.97e-06 8.19e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1722_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2375) 1.94e-06 9.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1304_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2793) 1.96e-06 1.85e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3397_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_700) 1.98e-06 6.55e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3606_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_491) 1.93e-06 9.04e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1096_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3001) 1.98e-06 7.76e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1723_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2374) 1.96e-06 7.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1305_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2792) 1.95e-06 1.38e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3398_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_699) 1.93e-06 8.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3607_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_490) 1.95e-06 8.77e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1097_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3000) 1.99e-06 6.39e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1724_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2373) 1.97e-06 8.14e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1306_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2791) 1.96e-06 1.65e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3399_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_698) 1.94e-06 8.53e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3608_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_489) 1.95e-06 7.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1098_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2999) 1.95e-06 6.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1725_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2372) 1.94e-06 6.72e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1307_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2790) 1.98e-06 1.45e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3609_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_488) 1.93e-06 7.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1099_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2998) 1.99e-06 9.44e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1726_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2371) 1.91e-06 7.73e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1308_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2789) 1.98e-06 1.51e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1727_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2370) 1.92e-06 7.31e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1309_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2788) 1.95e-06 2.21e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1728_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2369) 1.96e-06 1.52e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1729_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2368) 1.93e-06 2.12e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_170_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3927) 1.92e-06 1.36e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_171_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3926) 1.98e-06 8.71e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2350_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1747) 1.94e-06 7.61e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_590_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3507) 1.94e-06 9.18e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_172_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3925) 1.96e-06 6.91e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2351_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1746) 1.97e-06 7.63e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_591_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3506) 1.94e-06 7.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_173_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3924) 1.93e-06 8.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_800_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3297) 1.91e-06 7.84e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2770_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1327) 1.92e-06 6.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2352_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1745) 1.94e-06 8.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_592_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3505) 1.94e-06 7.03e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_174_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3923) 1.97e-06 7.18e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_801_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3296) 1.94e-06 8.54e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2771_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1326) 1.98e-06 6.85e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2353_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1744) 1.94e-06 8.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_593_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3504) 1.93e-06 8.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_175_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3922) 1.91e-06 7.60e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_802_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3295) 1.94e-06 7.19e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2772_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1325) 1.96e-06 6.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2354_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1743) 1.94e-06 8.81e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_594_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3503) 1.92e-06 7.27e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_176_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3921) 1.97e-06 7.41e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_803_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3294) 1.91e-06 6.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2773_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1324) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2355_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1742) 1.94e-06 6.73e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_595_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3502) 1.97e-06 7.60e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_177_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3920) 1.97e-06 6.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_804_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3293) 1.91e-06 6.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2774_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1323) 1.95e-06 8.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2356_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1741) 1.94e-06 8.43e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_596_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3501) 1.93e-06 7.49e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_178_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3919) 1.92e-06 7.93e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_805_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3292) 1.91e-06 7.58e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2775_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1322) 1.95e-06 6.68e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2357_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1740) 1.93e-06 6.62e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_597_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3500) 1.99e-06 7.61e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_179_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3918) 1.98e-06 8.04e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_806_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3291) 1.92e-06 6.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2776_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1321) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2358_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1739) 1.95e-06 6.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_598_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3499) 1.94e-06 7.21e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_807_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3290) 1.93e-06 6.83e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2777_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1320) 1.93e-06 1.90e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2359_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1738) 1.96e-06 7.73e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_599_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3498) 1.95e-06 7.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_808_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3289) 1.92e-06 4.36e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2778_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1319) 1.95e-06 7.46e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_809_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3288) 1.97e-06 7.69e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2779_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1318) 1.98e-06 6.86e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3610_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_487) 1.98e-06 8.58e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3611_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_486) 1.95e-06 6.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1310_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2787) 1.98e-06 7.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3612_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_485) 1.96e-06 8.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1311_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2786) 1.98e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3613_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_484) 1.99e-06 7.00e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1730_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2367) 1.94e-06 1.56e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1312_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2785) 1.92e-06 7.23e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3614_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_483) 1.96e-06 7.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1731_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2366) 1.94e-06 2.06e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1313_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2784) 1.95e-06 7.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3615_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_482) 1.99e-06 7.70e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1732_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2365) 1.92e-06 6.50e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1314_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2783) 1.95e-06 6.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3616_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_481) 1.95e-06 7.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1733_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2364) 1.92e-06 7.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1315_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2782) 1.92e-06 8.03e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3617_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_480) 1.96e-06 9.12e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1734_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2363) 1.93e-06 7.24e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1316_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2781) 1.92e-06 7.31e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3618_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_479) 1.96e-06 8.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1735_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2362) 1.93e-06 7.16e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1317_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2780) 1.92e-06 2.29e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3619_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_478) 1.98e-06 7.27e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1736_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2361) 1.95e-06 6.86e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1318_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2779) 1.95e-06 7.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1737_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2360) 1.92e-06 6.90e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1319_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2778) 1.96e-06 8.61e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1738_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2359) 1.93e-06 6.96e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1739_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2358) 1.93e-06 7.20e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_180_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3917) 1.96e-06 7.45e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_181_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3916) 1.96e-06 7.64e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2360_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1737) 1.94e-06 9.67e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_182_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3915) 1.93e-06 1.84e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2361_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1736) 1.95e-06 7.19e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_183_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3914) 1.94e-06 9.03e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_810_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3287) 1.96e-06 7.10e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2780_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1317) 1.95e-06 8.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2362_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1735) 1.95e-06 8.94e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_184_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3913) 1.93e-06 1.61e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_811_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3286) 1.95e-06 7.58e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2781_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1316) 1.96e-06 6.71e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2363_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1734) 1.97e-06 8.28e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_185_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3912) 1.95e-06 7.52e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_812_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3285) 1.96e-06 8.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2782_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1315) 1.93e-06 6.60e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2364_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1733) 1.93e-06 6.61e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_186_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3911) 2.00e-06 8.41e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_813_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3284) 1.93e-06 7.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2783_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1314) 1.95e-06 7.15e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2365_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1732) 1.94e-06 7.55e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_187_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3910) 1.94e-06 8.40e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_814_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3283) 1.96e-06 8.98e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2784_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1313) 1.94e-06 8.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2366_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1731) 1.94e-06 9.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_188_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3909) 1.96e-06 6.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_815_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3282) 1.95e-06 6.99e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2785_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1312) 1.95e-06 7.62e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2367_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1730) 1.96e-06 6.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_189_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3908) 1.97e-06 7.06e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_816_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3281) 1.94e-06 6.85e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2786_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1311) 1.92e-06 6.80e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2368_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1729) 1.98e-06 1.71e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_817_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3280) 1.96e-06 7.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2787_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1310) 1.95e-06 6.68e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2369_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1728) 1.94e-06 1.72e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_818_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3279) 1.97e-06 7.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2788_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1309) 1.94e-06 7.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_819_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3278) 1.95e-06 8.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2789_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1308) 1.93e-06 1.49e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3200_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_897) 1.98e-06 7.53e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3201_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_896) 1.96e-06 7.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3620_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_477) 1.92e-06 1.03e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3202_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_895) 1.96e-06 9.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3621_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_476) 1.93e-06 8.27e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3203_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_894) 1.97e-06 6.91e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1320_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2777) 1.92e-06 7.48e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3622_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_475) 1.93e-06 8.34e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3204_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_893) 1.97e-06 7.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1321_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2776) 1.98e-06 7.46e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3623_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_474) 1.93e-06 9.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3205_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_892) 1.97e-06 7.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1740_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2357) 1.94e-06 7.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1322_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2775) 1.96e-06 8.78e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3624_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_473) 1.93e-06 7.67e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3206_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_891) 1.96e-06 7.23e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1741_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2356) 1.91e-06 7.55e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1323_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2774) 1.98e-06 7.36e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3625_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_472) 1.99e-06 8.66e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3207_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_890) 1.96e-06 7.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1742_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2355) 1.94e-06 7.77e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1324_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2773) 1.92e-06 8.31e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3626_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_471) 1.94e-06 6.77e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3208_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_889) 1.98e-06 7.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1743_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2354) 1.96e-06 7.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1325_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2772) 1.96e-06 2.59e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3627_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_470) 1.93e-06 9.75e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3209_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_888) 2.01e-06 7.20e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_1744_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2353) 1.93e-06 2.42e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1326_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2771) 1.97e-06 8.10e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3628_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_469) 1.99e-06 6.91e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1745_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2352) 1.92e-06 2.25e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1327_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2770) 1.97e-06 6.98e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3629_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_468) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1746_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2351) 1.96e-06 1.34e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1328_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2769) 1.98e-06 6.80e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1747_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2350) 1.96e-06 1.50e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1329_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2768) 1.97e-06 8.16e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1748_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2349) 1.92e-06 1.33e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1749_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2348) 1.98e-06 1.46e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_190_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3907) 1.96e-06 6.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_191_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3906) 1.98e-06 7.14e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_400_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3697) 1.91e-06 8.51e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2370_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1727) 1.92e-06 3.29e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_192_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3905) 1.98e-06 6.75e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_401_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3696) 1.92e-06 2.27e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2371_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1726) 1.92e-06 7.97e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_193_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3904) 1.97e-06 6.89e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_820_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3277) 1.92e-06 2.28e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2790_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1307) 1.95e-06 6.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_402_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3695) 1.95e-06 2.58e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2372_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1725) 1.98e-06 7.98e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_194_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3903) 1.92e-06 7.63e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_821_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3276) 1.94e-06 3.13e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2791_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1306) 1.92e-06 1.35e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_403_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3694) 1.96e-06 8.28e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2373_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1724) 1.91e-06 1.00e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_195_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3902) 1.96e-06 8.11e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_822_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3275) 2.01e-06 7.55e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2792_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1305) 1.93e-06 6.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_404_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3693) 1.91e-06 7.89e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2374_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1723) 1.96e-06 9.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_196_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3901) 1.97e-06 6.77e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_823_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3274) 1.96e-06 8.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2793_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1304) 1.95e-06 6.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_405_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3692) 1.92e-06 7.30e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2375_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1722) 1.96e-06 9.13e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_197_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3900) 1.97e-06 7.04e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_824_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3273) 1.99e-06 8.90e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2794_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1303) 1.92e-06 6.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_406_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3691) 1.92e-06 6.96e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2376_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1721) 1.95e-06 3.21e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_198_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3899) 1.93e-06 8.48e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_825_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3272) 2.01e-06 7.84e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2795_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1302) 1.96e-06 7.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_407_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3690) 1.91e-06 7.83e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2377_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1720) 1.97e-06 2.10e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_199_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3898) 1.97e-06 7.18e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_826_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3271) 1.95e-06 8.27e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2796_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1301) 1.93e-06 6.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_408_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3689) 1.98e-06 8.11e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2378_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1719) 1.96e-06 7.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_827_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3270) 1.96e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2797_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1300) 1.95e-06 6.46e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_409_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3688) 1.98e-06 7.04e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2379_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1718) 1.92e-06 7.18e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_828_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3269) 1.96e-06 7.06e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2798_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1299) 1.93e-06 6.82e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_829_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3268) 1.99e-06 8.52e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2799_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1298) 1.95e-06 1.67e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3210_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_887) 1.91e-06 7.63e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3211_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_886) 1.96e-06 7.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3630_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_467) 1.99e-06 8.52e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3212_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_885) 1.93e-06 6.82e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3631_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_466) 1.93e-06 8.67e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3213_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_884) 1.91e-06 8.09e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1330_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2767) 1.98e-06 8.29e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3632_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_465) 1.99e-06 6.73e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3214_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_883) 1.98e-06 9.16e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1331_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2766) 1.98e-06 7.17e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3633_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_464) 1.94e-06 8.12e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3215_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_882) 1.92e-06 8.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1750_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2347) 1.96e-06 2.10e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1332_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2765) 1.92e-06 4.03e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3634_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_463) 1.96e-06 7.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3216_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_881) 1.92e-06 7.43e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1751_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2346) 1.96e-06 1.93e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1333_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2764) 1.92e-06 4.12e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3635_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_462) 1.93e-06 8.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3217_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_880) 2.01e-06 8.23e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_1752_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2345) 1.91e-06 8.72e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1334_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2763) 1.93e-06 7.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3636_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_461) 1.99e-06 8.24e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3218_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_879) 1.92e-06 7.42e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1753_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2344) 1.93e-06 2.02e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1335_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2762) 1.98e-06 8.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3637_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_460) 1.99e-06 7.57e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3219_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_878) 1.96e-06 6.76e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1754_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2343) 1.96e-06 2.62e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1336_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2761) 1.97e-06 8.63e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3638_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_459) 1.96e-06 7.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1755_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2342) 1.91e-06 1.49e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1337_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2760) 1.93e-06 6.80e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3639_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_458) 1.95e-06 6.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1756_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2341) 1.96e-06 1.70e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1338_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2759) 1.96e-06 7.67e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1757_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2340) 1.96e-06 8.82e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1339_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2758) 1.97e-06 6.97e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1758_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2339) 1.96e-06 7.82e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1759_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2338) 1.92e-06 1.22e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_410_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3687) 1.95e-06 9.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2380_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1717) 1.94e-06 5.14e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_411_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3686) 1.91e-06 6.14e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2381_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1716) 1.98e-06 1.32e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_830_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3267) 1.92e-06 7.83e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_412_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3685) 1.93e-06 6.69e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2382_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1715) 1.95e-06 9.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_831_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3266) 1.96e-06 9.44e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_413_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3684) 1.92e-06 8.75e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2383_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1714) 1.97e-06 1.30e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_832_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3265) 1.92e-06 1.34e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_414_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3683) 1.91e-06 6.70e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2384_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1713) 1.96e-06 7.80e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_833_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3264) 1.94e-06 2.26e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_415_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3682) 1.96e-06 9.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2385_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1712) 1.95e-06 7.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_834_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3263) 1.91e-06 7.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_416_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3681) 1.92e-06 7.67e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2386_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1711) 1.97e-06 1.54e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_835_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3262) 1.91e-06 7.57e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_417_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3680) 1.95e-06 6.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2387_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1710) 1.97e-06 7.68e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_836_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3261) 1.97e-06 8.25e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_418_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3679) 1.95e-06 8.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2388_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1709) 1.94e-06 9.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_837_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3260) 1.91e-06 1.59e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_419_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3678) 1.96e-06 8.29e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2389_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1708) 1.94e-06 8.40e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_838_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3259) 1.92e-06 7.36e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_839_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3258) 1.93e-06 6.98e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3220_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_877) 1.95e-06 7.33e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3221_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_876) 1.91e-06 8.34e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3640_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_457) 1.94e-06 7.35e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3222_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_875) 1.96e-06 7.14e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3641_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_456) 1.96e-06 7.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3223_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_874) 1.91e-06 8.74e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1340_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2757) 1.92e-06 1.50e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3642_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_455) 1.92e-06 8.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3224_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_873) 1.94e-06 8.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1341_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2756) 1.97e-06 1.66e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3643_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_454) 1.95e-06 7.73e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3225_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_872) 1.92e-06 1.26e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1760_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2337) 1.96e-06 6.66e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1342_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2755) 1.92e-06 7.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3644_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_453) 1.94e-06 7.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3226_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_871) 1.91e-06 7.50e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1761_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2336) 1.96e-06 7.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1343_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2754) 1.98e-06 1.68e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3645_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_452) 1.93e-06 9.40e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3227_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_870) 1.96e-06 8.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1762_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2335) 1.94e-06 6.90e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1344_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2753) 1.92e-06 8.60e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3646_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_451) 1.94e-06 8.25e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3228_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_869) 1.95e-06 7.80e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1763_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2334) 1.92e-06 7.50e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1345_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2752) 1.95e-06 7.87e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3647_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_450) 1.99e-06 8.52e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3229_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_868) 1.92e-06 7.69e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1764_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2333) 1.92e-06 6.56e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1346_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2751) 1.95e-06 8.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3648_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_449) 1.93e-06 8.02e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1765_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2332) 1.93e-06 6.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1347_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2750) 1.95e-06 8.44e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3649_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_448) 1.96e-06 9.54e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1766_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2331) 1.93e-06 6.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1348_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2749) 1.92e-06 2.14e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1767_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2330) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1349_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2748) 1.92e-06 7.08e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1768_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2329) 1.98e-06 7.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1769_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2328) 1.94e-06 6.99e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_420_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3677) 1.93e-06 7.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2390_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1707) 1.94e-06 4.40e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_421_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3676) 1.95e-06 7.73e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2391_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1706) 1.94e-06 6.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2600_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1497) 1.97e-06 6.78e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_840_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3257) 2.01e-06 7.26e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_422_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3675) 1.95e-06 6.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2392_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1705) 1.96e-06 6.82e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2601_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1496) 1.94e-06 7.57e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_841_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3256) 1.95e-06 6.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_423_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3674) 1.95e-06 8.58e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2393_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1704) 1.94e-06 8.50e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2602_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1495) 1.94e-06 7.43e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_842_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3255) 1.96e-06 2.04e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_424_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3673) 1.91e-06 8.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2394_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1703) 1.93e-06 8.23e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2603_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1494) 1.95e-06 7.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_843_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3254) 1.95e-06 1.64e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_425_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3672) 1.96e-06 6.45e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2395_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1702) 1.94e-06 8.76e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2604_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1493) 1.98e-06 6.95e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_844_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3253) 1.95e-06 1.44e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_426_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3671) 1.95e-06 6.67e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2396_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1701) 1.93e-06 8.11e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2605_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1492) 1.94e-06 7.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_845_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3252) 1.95e-06 1.38e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_427_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3670) 1.93e-06 7.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2397_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1700) 1.92e-06 7.75e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2606_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1491) 1.98e-06 7.70e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_846_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3251) 1.99e-06 1.67e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_428_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3669) 1.93e-06 1.43e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2398_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1699) 1.94e-06 9.15e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2607_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1490) 1.95e-06 7.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_847_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3250) 1.97e-06 1.70e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_429_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3668) 1.93e-06 8.26e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2399_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1698) 1.97e-06 8.26e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2608_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1489) 1.94e-06 3.33e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_848_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3249) 1.96e-06 7.34e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2609_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1488) 1.98e-06 7.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_849_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3248) 1.95e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3230_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_867) 1.95e-06 8.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3231_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_866) 1.96e-06 8.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3650_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_447) 1.92e-06 9.90e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3232_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_865) 1.92e-06 1.42e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3651_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_446) 1.92e-06 9.87e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3233_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_864) 1.94e-06 9.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1350_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2747) 1.97e-06 8.71e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3652_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_445) 1.98e-06 7.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3234_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_863) 1.96e-06 1.96e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1351_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2746) 1.97e-06 8.88e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3653_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_444) 1.98e-06 7.56e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3235_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_862) 1.97e-06 1.33e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1770_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2327) 1.92e-06 7.67e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1352_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2745) 1.93e-06 6.40e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3654_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_443) 1.98e-06 8.67e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3236_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_861) 1.97e-06 8.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1771_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2326) 1.92e-06 7.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1353_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2744) 1.95e-06 6.67e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3655_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_442) 1.93e-06 1.00e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3237_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_860) 1.92e-06 7.19e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1772_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2325) 1.95e-06 2.42e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1354_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2743) 1.91e-06 7.07e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3656_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_441) 1.96e-06 6.71e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3238_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_859) 1.96e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1773_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2324) 1.96e-06 9.13e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1355_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2742) 1.98e-06 7.28e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3657_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_440) 1.95e-06 7.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3239_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_858) 1.94e-06 2.14e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1774_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2323) 1.96e-06 6.12e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1356_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2741) 1.96e-06 8.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3658_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_439) 2.00e-06 6.45e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1775_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2322) 1.99e-06 5.17e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1357_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2740) 1.96e-06 6.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3659_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_438) 1.97e-06 7.51e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1776_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2321) 1.98e-06 2.62e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1358_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2739) 1.97e-06 1.08e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1777_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2320) 1.91e-06 7.51e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1359_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2738) 1.95e-06 7.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1778_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2319) 1.91e-06 9.48e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1779_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2318) 1.99e-06 5.14e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_430_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3667) 1.93e-06 7.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_431_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3666) 1.96e-06 3.46e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2610_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1487) 1.99e-06 4.54e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_850_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3247) 1.96e-06 7.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_432_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3665) 1.92e-06 1.37e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2611_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1486) 1.95e-06 6.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_851_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3246) 1.97e-06 8.79e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_433_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3664) 1.91e-06 8.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2612_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1485) 1.92e-06 7.52e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_852_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3245) 2.01e-06 7.32e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_434_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3663) 1.91e-06 6.89e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2613_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1484) 1.97e-06 7.27e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_853_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3244) 1.94e-06 7.03e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_435_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3662) 1.94e-06 2.97e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2614_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1483) 1.98e-06 8.22e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_854_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3243) 1.96e-06 9.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_436_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3661) 1.91e-06 6.62e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2615_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1482) 1.94e-06 7.43e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_855_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3242) 1.96e-06 9.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_437_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3660) 1.93e-06 6.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2616_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1481) 1.98e-06 3.09e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_856_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3241) 1.92e-06 7.08e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_438_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3659) 1.92e-06 8.06e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2617_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1480) 1.98e-06 8.68e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_857_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3240) 1.94e-06 7.13e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_439_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3658) 1.91e-06 6.92e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2618_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1479) 1.94e-06 7.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_858_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3239) 2.00e-06 8.65e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2619_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1478) 1.98e-06 7.68e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_859_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3238) 1.95e-06 6.85e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3240_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_857) 1.95e-06 1.37e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3241_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_856) 1.92e-06 1.58e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3660_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_437) 1.96e-06 8.60e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3242_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_855) 1.94e-06 8.04e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3661_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_436) 1.93e-06 7.08e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3243_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_854) 1.98e-06 8.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1360_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2737) 1.95e-06 6.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3662_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_435) 1.96e-06 6.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3244_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_853) 1.91e-06 6.91e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1361_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2736) 1.97e-06 9.04e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3663_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_434) 1.93e-06 8.61e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3245_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_852) 1.93e-06 7.59e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1780_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2317) 1.90e-06 9.02e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_1362_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2735) 1.95e-06 6.72e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3664_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_433) 2.00e-06 8.13e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3246_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_851) 1.91e-06 6.86e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1781_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2316) 1.94e-06 6.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1363_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2734) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3665_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_432) 1.93e-06 6.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3247_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_850) 1.98e-06 8.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1782_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2315) 1.99e-06 8.96e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1364_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2733) 1.93e-06 7.24e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3666_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_431) 1.93e-06 7.26e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3248_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_849) 1.95e-06 7.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1783_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2314) 1.92e-06 6.80e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1365_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2732) 1.96e-06 9.08e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3667_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_430) 1.93e-06 8.97e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3249_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_848) 1.91e-06 6.68e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1784_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2313) 1.94e-06 7.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1366_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2731) 1.96e-06 6.71e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3668_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_429) 1.96e-06 6.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1785_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2312) 1.91e-06 2.18e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1367_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2730) 1.98e-06 2.95e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3669_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_428) 1.99e-06 1.76e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1786_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2311) 1.91e-06 7.53e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1368_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2729) 1.95e-06 6.57e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1787_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2310) 1.96e-06 1.93e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1369_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2728) 1.99e-06 5.33e-09 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1788_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2309) 1.96e-06 6.91e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1789_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2308) 1.91e-06 7.04e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2200_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1897) 1.94e-06 7.96e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_440_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3657) 1.95e-06 8.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2201_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1896) 1.94e-06 8.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_441_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3656) 1.92e-06 7.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2620_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1477) 1.98e-06 6.62e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2202_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1895) 1.94e-06 9.18e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_860_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3237) 1.96e-06 6.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_442_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3655) 1.98e-06 7.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2621_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1476) 1.93e-06 7.82e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2203_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1894) 1.97e-06 8.37e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_861_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3236) 1.92e-06 6.91e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_443_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3654) 1.91e-06 7.47e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2622_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1475) 1.97e-06 9.05e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2204_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1893) 1.98e-06 7.91e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_862_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3235) 1.94e-06 7.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_444_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3653) 1.91e-06 7.69e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2623_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1474) 1.96e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2205_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1892) 1.98e-06 7.89e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_863_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3234) 1.96e-06 8.60e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_445_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3652) 1.95e-06 9.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2624_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1473) 1.97e-06 6.51e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2206_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1891) 1.97e-06 7.11e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_864_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3233) 1.92e-06 7.18e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_446_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3651) 1.91e-06 7.35e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2625_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1472) 1.91e-06 6.37e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2207_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1890) 1.98e-06 7.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_865_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3232) 1.92e-06 7.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_447_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3650) 1.92e-06 7.78e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2626_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1471) 1.97e-06 7.04e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2208_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1889) 1.96e-06 7.82e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_866_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3231) 1.94e-06 8.24e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_448_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3649) 1.92e-06 7.53e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2627_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1470) 1.93e-06 6.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2209_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1888) 1.96e-06 8.25e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_867_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3230) 1.93e-06 9.14e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_449_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3648) 1.95e-06 2.63e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2628_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1469) 1.93e-06 6.63e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_868_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3229) 1.92e-06 6.55e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2629_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1468) 1.93e-06 6.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_869_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3228) 1.94e-06 7.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3250_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_847) 1.95e-06 8.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3251_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_846) 1.91e-06 6.59e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3670_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_427) 1.95e-06 8.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3252_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_845) 1.98e-06 9.13e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3671_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_426) 1.93e-06 9.13e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3253_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_844) 2.00e-06 7.37e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1370_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2727) 1.94e-06 7.55e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3672_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_425) 1.93e-06 7.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3254_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_843) 1.98e-06 7.29e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1371_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2726) 1.98e-06 7.23e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3673_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_424) 1.99e-06 8.11e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3255_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_842) 1.96e-06 7.28e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1790_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2307) 1.96e-06 6.61e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1372_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2725) 1.94e-06 7.57e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3674_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_423) 1.96e-06 1.01e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3256_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_841) 2.01e-06 6.98e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_1791_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2306) 1.93e-06 7.82e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1373_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2724) 1.97e-06 8.89e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3675_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_422) 1.97e-06 7.39e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3257_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_840) 1.91e-06 8.16e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1792_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2305) 1.94e-06 7.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1374_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2723) 1.96e-06 8.14e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3676_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_421) 1.96e-06 9.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3258_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_839) 1.96e-06 8.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1793_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2304) 1.99e-06 1.35e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1375_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2722) 1.95e-06 8.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3677_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_420) 1.99e-06 6.81e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3259_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_838) 1.91e-06 6.41e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1794_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2303) 1.93e-06 7.83e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1376_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2721) 1.92e-06 7.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3678_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_419) 1.96e-06 8.10e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1795_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2302) 1.95e-06 6.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1377_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2720) 1.95e-06 8.48e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3679_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_418) 1.95e-06 7.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1796_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2301) 1.99e-06 8.58e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1378_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2719) 1.94e-06 8.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1797_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2300) 1.91e-06 8.08e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1379_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2718) 1.92e-06 8.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1798_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2299) 1.98e-06 8.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1799_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2298) 1.99e-06 8.75e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2210_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1887) 1.96e-06 1.53e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_450_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3647) 1.93e-06 7.39e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2211_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1886) 1.95e-06 8.88e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_451_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3646) 1.93e-06 7.20e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2630_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1467) 1.94e-06 7.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2212_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1885) 1.94e-06 8.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_870_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3227) 1.95e-06 7.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_452_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3645) 1.93e-06 7.04e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2631_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1466) 1.94e-06 7.28e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2213_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1884) 1.96e-06 6.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_871_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3226) 1.93e-06 7.48e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_453_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3644) 1.96e-06 8.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2632_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1465) 1.98e-06 8.31e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2214_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1883) 1.98e-06 8.38e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_872_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3225) 1.95e-06 9.17e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_454_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3643) 1.95e-06 8.29e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2633_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1464) 1.98e-06 6.14e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2215_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1882) 1.98e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_873_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3224) 1.97e-06 1.49e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_455_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3642) 1.94e-06 8.40e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2634_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1463) 1.95e-06 6.65e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2216_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1881) 1.92e-06 7.16e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_874_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3223) 1.96e-06 7.14e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_456_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3641) 1.95e-06 8.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2635_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1462) 1.96e-06 8.62e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2217_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1880) 1.97e-06 7.47e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_875_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3222) 1.95e-06 7.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_457_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3640) 1.91e-06 7.43e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2636_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1461) 1.94e-06 7.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2218_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1879) 1.93e-06 7.90e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_876_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3221) 1.96e-06 1.33e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_458_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3639) 1.89e-06 9.83e-11 6.11e-08 1.95e-06   0.0
              clk_gate_ram_reg_2637_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1460) 1.94e-06 7.52e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2219_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1878) 1.98e-06 7.62e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_877_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3220) 2.00e-06 8.26e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_459_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3638) 1.92e-06 7.68e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2638_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1459) 1.98e-06 8.37e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_878_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3219) 1.96e-06 6.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2639_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1458) 1.95e-06 7.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_879_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3218) 1.96e-06 8.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3260_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_837) 1.91e-06 6.97e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3261_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_836) 1.96e-06 7.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3680_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_417) 1.93e-06 7.79e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3262_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_835) 1.98e-06 8.49e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3681_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_416) 1.92e-06 8.11e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3263_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_834) 1.96e-06 7.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1380_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2717) 1.95e-06 8.96e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3682_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_415) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3264_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_833) 1.92e-06 6.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1381_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2716) 1.95e-06 7.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3683_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_414) 1.98e-06 7.71e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3265_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_832) 1.92e-06 7.90e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1382_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2715) 1.94e-06 7.61e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3684_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_413) 1.93e-06 7.52e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3266_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_831) 1.97e-06 6.75e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1383_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2714) 1.96e-06 7.34e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3685_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_412) 1.93e-06 9.25e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3267_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_830) 1.97e-06 7.07e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1384_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2713) 1.95e-06 7.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3686_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_411) 1.93e-06 8.74e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3268_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_829) 1.91e-06 7.71e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1385_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2712) 1.97e-06 9.33e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3687_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_410) 1.98e-06 6.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3269_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_828) 1.97e-06 1.52e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1386_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2711) 1.96e-06 8.14e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3688_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_409) 1.94e-06 6.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1387_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2710) 1.93e-06 7.99e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3689_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_408) 1.96e-06 7.98e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1388_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2709) 1.95e-06 1.28e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1389_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2708) 1.94e-06 2.52e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2220_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1877) 1.91e-06 8.61e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_460_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3637) 1.95e-06 6.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2221_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1876) 1.95e-06 1.67e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_461_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3636) 1.98e-06 7.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2640_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1457) 1.97e-06 1.31e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2222_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1875) 1.95e-06 1.88e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_880_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3217) 1.95e-06 1.63e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_462_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3635) 1.92e-06 8.14e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2641_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1456) 1.98e-06 1.42e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2223_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1874) 1.96e-06 2.45e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_881_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3216) 1.95e-06 1.46e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_463_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3634) 1.96e-06 1.04e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2642_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1455) 1.97e-06 1.43e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2224_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1873) 1.98e-06 8.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_882_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3215) 1.92e-06 6.48e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_464_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3633) 1.89e-06 9.07e-11 6.11e-08 1.95e-06   0.0
              clk_gate_ram_reg_2643_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1454) 1.98e-06 1.45e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2225_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1872) 1.95e-06 8.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_883_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3214) 1.96e-06 8.71e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_465_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3632) 1.92e-06 1.46e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2644_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1453) 1.98e-06 8.48e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2226_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1871) 1.97e-06 6.96e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_884_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3213) 1.97e-06 7.71e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_466_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3631) 1.98e-06 7.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2645_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1452) 1.91e-06 6.90e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2227_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1870) 1.98e-06 8.48e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_885_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3212) 1.95e-06 2.54e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_467_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3630) 1.93e-06 7.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2646_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1451) 1.98e-06 1.36e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2228_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1869) 1.96e-06 1.05e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_886_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3211) 1.94e-06 7.25e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_468_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3629) 1.92e-06 7.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2647_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1450) 1.98e-06 1.41e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2229_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1868) 1.93e-06 9.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_887_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3210) 1.96e-06 8.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_469_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3628) 1.92e-06 7.26e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2648_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1449) 1.97e-06 6.83e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_888_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3209) 1.94e-06 1.54e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2649_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1448) 1.91e-06 7.63e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_889_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3208) 1.95e-06 6.97e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3270_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_827) 1.96e-06 8.60e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3271_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_826) 1.96e-06 1.40e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3690_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_407) 1.93e-06 7.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3272_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_825) 2.01e-06 8.01e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_3691_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_406) 1.98e-06 1.02e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3273_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_824) 1.98e-06 7.87e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3900_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_197) 2.00e-06 1.83e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1390_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2707) 1.96e-06 8.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3692_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_405) 1.93e-06 7.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3274_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_823) 1.96e-06 8.97e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3901_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_196) 1.98e-06 1.65e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1391_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2706) 1.97e-06 1.90e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1600_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2497) 1.94e-06 7.22e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3693_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_404) 1.99e-06 1.04e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3275_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_822) 1.96e-06 7.33e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3902_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_195) 1.92e-06 7.70e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1392_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2705) 1.97e-06 4.09e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1601_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2496) 1.96e-06 6.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3694_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_403) 1.94e-06 6.84e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3276_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_821) 1.95e-06 7.10e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3903_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_194) 1.95e-06 7.76e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1393_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2704) 1.96e-06 7.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1602_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2495) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3695_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_402) 1.99e-06 8.41e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3277_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_820) 1.91e-06 7.24e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3904_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_193) 1.95e-06 6.87e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1394_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2703) 1.92e-06 8.62e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1603_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2494) 1.93e-06 6.73e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3696_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_401) 1.94e-06 8.02e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3278_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_819) 2.01e-06 7.84e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_3905_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_192) 1.96e-06 8.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1395_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2702) 1.97e-06 1.66e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1604_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2493) 1.94e-06 7.54e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3697_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_400) 1.93e-06 7.85e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3279_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_818) 1.98e-06 9.15e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3906_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_191) 1.94e-06 6.94e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1396_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2701) 1.97e-06 9.28e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1605_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2492) 1.93e-06 6.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3698_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_399) 1.99e-06 6.39e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3907_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_190) 1.94e-06 6.87e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1397_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2700) 1.94e-06 7.74e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1606_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2491) 1.93e-06 7.37e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3699_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_398) 1.99e-06 8.47e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3908_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_189) 1.93e-06 8.25e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1398_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2699) 1.92e-06 7.96e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1607_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2490) 1.93e-06 7.66e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3909_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_188) 1.93e-06 9.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1399_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2698) 1.98e-06 8.00e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1608_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2489) 1.92e-06 6.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1609_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2488) 2.00e-06 7.47e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2230_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1867) 1.91e-06 8.52e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_470_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3627) 1.91e-06 7.35e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2231_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1866) 1.96e-06 8.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_471_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3626) 1.93e-06 7.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2650_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1447) 1.92e-06 7.20e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2232_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1865) 1.91e-06 7.68e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_890_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3207) 1.95e-06 7.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_472_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3625) 1.91e-06 7.93e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2651_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1446) 1.94e-06 8.13e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2233_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1864) 1.96e-06 9.20e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_891_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3206) 1.96e-06 8.13e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_0) 1.91e-06 6.87e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_473_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3624) 1.93e-06 3.70e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2652_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1445) 1.98e-06 6.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2234_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1863) 1.94e-06 8.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_892_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3205) 1.94e-06 7.77e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4096) 1.95e-06 7.66e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_474_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3623) 1.91e-06 7.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2653_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1444) 1.92e-06 7.69e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2235_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1862) 1.93e-06 9.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_893_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3204) 1.93e-06 8.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4095) 1.91e-06 7.78e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_475_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3622) 1.95e-06 8.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2654_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1443) 1.94e-06 8.79e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2236_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1861) 1.95e-06 9.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_894_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3203) 1.96e-06 9.88e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4094) 1.95e-06 6.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_476_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3621) 1.91e-06 8.90e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2655_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1442) 1.98e-06 7.19e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2237_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1860) 1.96e-06 9.89e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_895_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3202) 1.95e-06 6.91e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4093) 1.91e-06 7.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_477_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3620) 1.92e-06 7.74e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2656_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1441) 1.97e-06 5.80e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2238_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1859) 1.98e-06 8.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_896_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3201) 1.94e-06 8.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4092) 1.93e-06 7.48e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_478_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3619) 1.93e-06 7.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2657_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1440) 1.97e-06 6.12e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2239_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1858) 1.93e-06 5.99e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_897_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3200) 2.00e-06 7.24e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4091) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_479_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3618) 1.91e-06 7.75e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2658_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1439) 1.93e-06 7.57e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_898_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3199) 1.96e-06 7.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4090) 1.93e-06 8.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2659_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1438) 1.93e-06 6.46e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_899_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3198) 2.00e-06 7.44e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4089) 1.93e-06 1.42e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_4088) 1.95e-06 1.91e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3280_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_817) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3281_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_816) 1.96e-06 6.12e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3282_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_815) 1.92e-06 7.09e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3283_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_814) 1.91e-06 9.01e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3910_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_187) 1.95e-06 1.36e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3284_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_813) 1.98e-06 7.18e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3911_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_186) 1.97e-06 1.48e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1610_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2487) 1.95e-06 2.43e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3285_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_812) 1.95e-06 8.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3912_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_185) 1.98e-06 7.11e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1611_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2486) 1.96e-06 6.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3286_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_811) 1.98e-06 8.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3913_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_184) 1.95e-06 7.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1612_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2485) 1.95e-06 7.50e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3287_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_810) 1.98e-06 8.12e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3914_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_183) 1.89e-06 7.74e-11 6.11e-08 1.95e-06   0.0
              clk_gate_ram_reg_1613_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2484) 1.94e-06 7.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3288_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_809) 1.91e-06 7.73e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3915_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_182) 1.97e-06 7.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1614_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2483) 1.93e-06 7.70e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3289_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_808) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3916_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_181) 1.94e-06 2.58e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1615_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2482) 1.98e-06 9.34e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3917_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_180) 1.95e-06 7.66e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1616_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2481) 1.95e-06 8.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3918_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_179) 1.97e-06 5.22e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1617_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2480) 1.90e-06 8.07e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3919_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_178) 1.95e-06 1.44e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1618_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2479) 1.94e-06 6.99e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1619_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2478) 1.90e-06 7.30e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2240_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1857) 1.94e-06 1.46e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_480_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3617) 1.92e-06 6.99e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2241_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1856) 1.95e-06 6.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_481_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3616) 1.96e-06 8.67e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2660_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1437) 1.97e-06 7.31e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2242_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1855) 1.94e-06 1.36e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_482_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3615) 1.95e-06 8.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2661_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1436) 1.93e-06 8.65e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2243_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1854) 1.95e-06 1.68e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_483_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3614) 1.96e-06 9.10e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2662_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1435) 1.94e-06 8.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2244_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1853) 1.98e-06 1.54e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_484_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3613) 1.93e-06 1.76e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2663_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1434) 1.94e-06 7.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2245_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1852) 1.93e-06 2.41e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_485_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3612) 1.95e-06 6.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2664_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1433) 1.93e-06 9.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2246_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1851) 1.96e-06 7.21e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_486_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3611) 1.95e-06 7.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2665_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1432) 1.93e-06 8.37e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2247_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1850) 1.98e-06 1.66e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_487_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3610) 1.94e-06 6.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2666_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1431) 1.91e-06 7.34e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2248_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1849) 1.95e-06 8.27e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_488_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3609) 1.95e-06 2.52e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2667_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1430) 1.99e-06 9.23e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2249_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1848) 1.97e-06 8.57e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_489_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3608) 1.92e-06 7.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2668_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1429) 1.94e-06 7.68e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2669_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1428) 1.92e-06 7.45e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3290_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_807) 1.98e-06 9.20e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3291_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_806) 1.91e-06 9.44e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3500_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_597) 1.96e-06 8.91e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3292_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_805) 1.92e-06 6.74e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3501_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_596) 2.00e-06 1.42e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1200_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2897) 1.94e-06 7.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3293_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_804) 1.92e-06 8.19e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3920_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_177) 2.00e-06 1.20e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3502_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_595) 1.97e-06 6.40e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1201_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2896) 1.93e-06 7.06e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3294_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_803) 1.95e-06 7.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3921_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_176) 1.96e-06 1.85e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3503_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_594) 1.98e-06 7.10e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1620_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2477) 1.92e-06 7.28e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1202_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2895) 2.00e-06 8.41e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3295_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_802) 2.00e-06 8.82e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3922_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_175) 2.00e-06 7.38e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3504_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_593) 1.94e-06 1.30e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1621_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2476) 1.93e-06 7.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1203_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2894) 1.93e-06 7.61e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3296_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_801) 1.92e-06 6.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3923_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_174) 1.97e-06 6.96e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3505_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_592) 1.97e-06 6.44e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1622_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2475) 1.90e-06 8.93e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1204_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2893) 2.00e-06 8.94e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3297_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_800) 1.97e-06 8.07e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3924_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_173) 1.98e-06 6.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3506_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_591) 1.95e-06 8.48e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1623_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2474) 1.91e-06 7.44e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1205_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2892) 2.00e-06 9.63e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3298_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_799) 1.94e-06 8.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3925_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_172) 1.94e-06 8.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3507_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_590) 1.97e-06 7.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1624_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2473) 1.95e-06 8.55e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1206_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2891) 1.99e-06 7.04e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3299_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_798) 1.97e-06 7.14e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3926_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_171) 1.97e-06 1.78e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3508_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_589) 1.92e-06 2.55e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1625_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2472) 1.97e-06 6.39e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1207_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2890) 1.92e-06 8.85e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3927_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_170) 1.97e-06 8.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3509_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_588) 1.92e-06 7.80e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1626_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2471) 1.91e-06 6.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1208_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2889) 1.92e-06 8.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3928_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_169) 2.00e-06 7.91e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1627_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2470) 1.96e-06 6.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1209_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2888) 1.99e-06 7.62e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3929_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_168) 1.92e-06 1.72e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1628_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2469) 1.96e-06 8.20e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_R_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1) 1.22e-05 2.47e-05 6.54e-07 3.76e-05   0.0
              clk_gate_ram_reg_1629_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2468) 1.95e-06 9.15e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2250_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1847) 1.94e-06 7.91e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_490_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3607) 1.92e-06 7.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2251_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1846) 1.97e-06 9.12e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_491_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3606) 1.95e-06 8.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_700_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3397) 1.92e-06 7.34e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2670_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1427) 1.94e-06 7.86e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2252_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1845) 1.96e-06 7.77e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_492_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3605) 1.95e-06 3.99e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_701_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3396) 1.93e-06 7.38e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2671_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1426) 1.94e-06 8.22e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2253_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1844) 1.93e-06 7.64e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_493_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3604) 1.91e-06 2.47e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_702_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3395) 1.94e-06 7.51e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2672_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1425) 1.93e-06 9.16e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2254_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1843) 1.96e-06 9.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_494_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3603) 1.93e-06 7.04e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_703_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3394) 1.93e-06 7.26e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2673_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1424) 1.94e-06 6.72e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2255_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1842) 1.98e-06 7.85e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_495_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3602) 1.95e-06 8.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_704_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3393) 1.92e-06 7.27e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2674_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1423) 1.98e-06 6.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2256_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1841) 1.92e-06 8.30e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_496_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3601) 1.93e-06 5.47e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_705_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3392) 1.92e-06 7.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2675_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1422) 1.94e-06 8.22e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2257_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1840) 1.95e-06 9.28e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_497_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3600) 1.93e-06 8.19e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_706_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3391) 1.93e-06 6.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2676_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1421) 1.98e-06 8.69e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2258_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1839) 1.94e-06 8.67e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_498_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3599) 1.92e-06 6.92e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_707_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3390) 1.93e-06 7.32e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2677_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1420) 1.93e-06 7.29e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2259_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1838) 1.96e-06 9.45e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_499_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3598) 1.91e-06 7.98e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_708_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3389) 1.92e-06 7.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2678_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1419) 1.95e-06 6.77e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_709_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3388) 1.93e-06 6.58e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2679_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1418) 1.96e-06 8.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3510_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_587) 1.95e-06 8.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3511_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_586) 1.96e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1210_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2887) 1.97e-06 6.83e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3930_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_167) 1.99e-06 7.79e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3512_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_585) 1.98e-06 7.32e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1211_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2886) 1.91e-06 7.02e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3931_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_166) 1.96e-06 8.52e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3513_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_584) 1.98e-06 7.22e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1630_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2467) 2.00e-06 6.44e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1212_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2885) 1.95e-06 9.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3932_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_165) 1.95e-06 1.44e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3514_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_583) 1.96e-06 8.24e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1631_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2466) 1.90e-06 7.41e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1213_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2884) 1.92e-06 7.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3933_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_164) 1.92e-06 1.47e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3515_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_582) 1.98e-06 5.29e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1632_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2465) 1.96e-06 6.87e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1214_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2883) 2.00e-06 9.23e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3934_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_163) 1.94e-06 7.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3516_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_581) 1.96e-06 7.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1633_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2464) 1.94e-06 7.18e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1215_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2882) 1.91e-06 7.02e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3935_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_162) 1.98e-06 1.52e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3517_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_580) 1.94e-06 2.23e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1634_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2463) 1.96e-06 8.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1216_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2881) 1.91e-06 1.34e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3936_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_161) 1.95e-06 6.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3518_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_579) 1.93e-06 7.65e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1635_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2462) 1.91e-06 6.73e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1217_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2880) 1.92e-06 6.68e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3937_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_160) 1.92e-06 7.41e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3519_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_578) 1.97e-06 8.21e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1636_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2461) 1.94e-06 7.74e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1218_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2879) 1.94e-06 6.93e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3938_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_159) 1.93e-06 6.90e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1637_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2460) 1.98e-06 7.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1219_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2878) 1.94e-06 6.85e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3939_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_158) 1.93e-06 8.01e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1638_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2459) 1.98e-06 7.62e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1639_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2458) 1.93e-06 6.73e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2260_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1837) 1.96e-06 8.58e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2261_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1836) 1.98e-06 7.83e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_710_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3387) 1.94e-06 7.65e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2680_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1417) 1.95e-06 7.51e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2262_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1835) 1.98e-06 6.95e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_711_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3386) 1.94e-06 6.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2681_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1416) 1.94e-06 6.66e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2263_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1834) 1.96e-06 9.16e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_712_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3385) 2.01e-06 6.86e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2682_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1415) 1.94e-06 8.12e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2264_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1833) 1.92e-06 7.27e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_713_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3384) 1.98e-06 7.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2683_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1414) 1.98e-06 8.15e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2265_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1832) 1.98e-06 8.95e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_714_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3383) 1.95e-06 6.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2684_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1413) 1.91e-06 8.70e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2266_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1831) 1.91e-06 6.80e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_715_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3382) 1.93e-06 1.79e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2685_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1412) 1.97e-06 6.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2267_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1830) 1.97e-06 7.84e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_716_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3381) 1.93e-06 6.24e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2686_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1411) 1.98e-06 6.26e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2268_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1829) 1.93e-06 9.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_717_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3380) 1.96e-06 7.67e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2687_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1410) 1.96e-06 6.47e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2269_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1828) 1.93e-06 1.10e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_718_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3379) 1.93e-06 8.03e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2688_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1409) 1.97e-06 7.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_719_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3378) 1.95e-06 2.65e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2689_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1408) 1.93e-06 6.23e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3100_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_997) 1.95e-06 2.15e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3101_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_996) 1.93e-06 9.83e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3520_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_577) 1.93e-06 6.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3102_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_995) 1.98e-06 7.59e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3521_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_576) 1.93e-06 6.95e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3103_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_994) 1.98e-06 2.10e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1220_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2877) 1.93e-06 1.49e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3940_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_157) 1.92e-06 6.83e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3522_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_575) 1.92e-06 7.60e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3104_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_993) 1.98e-06 8.35e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1221_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2876) 1.93e-06 1.54e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3941_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_156) 1.96e-06 2.43e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3523_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_574) 1.92e-06 6.91e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3105_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_992) 1.92e-06 7.30e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1640_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2457) 1.98e-06 9.01e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1222_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2875) 1.98e-06 6.80e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3942_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_155) 1.98e-06 2.56e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3524_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_573) 1.98e-06 7.35e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3106_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_991) 1.92e-06 7.78e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1641_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2456) 1.93e-06 6.81e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1223_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2874) 1.98e-06 7.60e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3943_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_154) 1.97e-06 2.29e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3525_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_572) 1.92e-06 7.64e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3107_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_990) 1.95e-06 8.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1642_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2455) 2.00e-06 7.07e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1224_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2873) 1.91e-06 7.59e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3944_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_153) 1.94e-06 7.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3526_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_571) 1.97e-06 8.17e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3108_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_989) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1643_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2454) 1.96e-06 8.00e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1225_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2872) 1.91e-06 8.05e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3945_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_152) 1.97e-06 7.93e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3527_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_570) 1.97e-06 7.38e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3109_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_988) 1.92e-06 1.53e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1644_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2453) 1.95e-06 2.48e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1226_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2871) 1.95e-06 7.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3946_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_151) 1.92e-06 6.76e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3528_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_569) 1.94e-06 8.74e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1645_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2452) 1.95e-06 7.29e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1227_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2870) 1.99e-06 8.16e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3947_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_150) 1.96e-06 8.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3529_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_568) 1.97e-06 6.77e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1646_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2451) 1.95e-06 6.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1228_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2869) 1.96e-06 1.57e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3948_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_149) 1.94e-06 8.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1647_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2450) 1.96e-06 5.22e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1229_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2868) 1.97e-06 6.45e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3949_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_148) 2.00e-06 8.47e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1648_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2449) 1.99e-06 2.23e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1649_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2448) 1.94e-06 3.04e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_300_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3797) 1.93e-06 2.04e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2270_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1827) 1.93e-06 7.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_301_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3796) 1.95e-06 7.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2271_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1826) 1.96e-06 8.43e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_720_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3377) 1.95e-06 7.39e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2690_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1407) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_302_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3795) 1.95e-06 8.40e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2272_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1825) 1.94e-06 7.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_721_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3376) 2.01e-06 9.18e-10 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2691_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1406) 1.93e-06 6.57e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_303_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3794) 1.98e-06 7.13e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2273_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1824) 1.98e-06 7.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2900_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1197) 1.99e-06 7.69e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_722_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3375) 1.95e-06 6.80e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2692_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1405) 1.95e-06 7.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_304_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3793) 1.95e-06 2.77e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2274_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1823) 1.93e-06 7.83e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2901_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1196) 1.97e-06 6.86e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_723_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3374) 1.95e-06 7.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2693_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1404) 1.95e-06 7.62e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_305_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3792) 1.93e-06 7.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2275_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1822) 1.94e-06 8.11e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2902_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1195) 1.99e-06 9.83e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_724_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3373) 1.94e-06 8.78e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2694_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1403) 1.92e-06 6.43e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_306_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3791) 1.96e-06 1.37e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2276_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1821) 1.95e-06 9.61e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2903_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1194) 1.94e-06 6.89e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_725_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3372) 1.95e-06 7.40e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2695_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1402) 1.92e-06 7.71e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_307_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3790) 1.94e-06 2.34e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2277_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1820) 1.96e-06 7.81e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2904_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1193) 1.95e-06 7.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_726_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3371) 1.96e-06 3.20e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2696_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1401) 1.95e-06 7.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_308_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3789) 1.96e-06 1.33e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2278_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1819) 1.98e-06 8.27e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2905_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1192) 1.94e-06 7.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_727_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3370) 1.96e-06 7.37e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2697_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1400) 1.95e-06 6.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_309_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3788) 1.95e-06 4.93e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2279_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1818) 1.96e-06 7.09e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2906_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1191) 1.93e-06 7.03e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_728_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3369) 1.95e-06 7.89e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2698_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1399) 1.95e-06 7.94e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2907_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1190) 1.94e-06 7.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_729_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3368) 1.95e-06 8.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2699_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1398) 1.98e-06 7.14e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2908_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1189) 1.98e-06 6.83e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2909_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1188) 1.93e-06 7.14e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3110_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_987) 1.93e-06 1.74e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3111_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_986) 1.91e-06 1.74e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3530_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_567) 1.96e-06 7.12e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3112_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_985) 1.97e-06 7.80e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3531_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_566) 1.95e-06 8.14e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3113_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_984) 1.98e-06 8.39e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1230_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2867) 1.95e-06 1.52e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3950_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_147) 1.94e-06 8.59e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3532_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_565) 1.94e-06 6.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3114_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_983) 1.96e-06 7.74e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1231_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2866) 1.93e-06 7.10e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3951_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_146) 1.97e-06 9.40e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3533_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_564) 1.96e-06 8.43e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3115_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_982) 1.95e-06 6.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1650_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2447) 1.91e-06 6.81e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1232_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2865) 1.95e-06 7.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3952_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_145) 1.94e-06 6.67e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3534_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_563) 1.98e-06 6.75e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3116_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_981) 1.97e-06 8.29e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1651_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2446) 1.96e-06 6.00e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1233_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2864) 1.91e-06 7.46e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3953_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_144) 2.00e-06 7.49e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3535_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_562) 1.97e-06 8.31e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3117_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_980) 1.96e-06 7.53e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1652_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2445) 1.93e-06 8.12e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1234_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2863) 1.94e-06 7.64e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3954_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_143) 1.92e-06 7.80e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3536_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_561) 1.96e-06 1.29e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3118_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_979) 1.97e-06 7.05e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1653_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2444) 1.93e-06 6.99e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1235_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2862) 1.93e-06 8.28e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3955_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_142) 1.95e-06 7.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3537_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_560) 1.94e-06 7.03e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3119_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_978) 1.95e-06 8.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1654_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2443) 1.95e-06 8.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1236_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2861) 1.93e-06 1.70e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3956_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_141) 1.98e-06 6.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3538_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_559) 1.96e-06 1.51e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1655_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2442) 1.96e-06 7.46e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1237_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2860) 1.95e-06 2.12e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3957_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_140) 1.97e-06 7.51e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3539_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_558) 1.98e-06 8.35e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1656_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2441) 1.96e-06 2.48e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1238_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2859) 1.91e-06 1.38e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3958_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_139) 1.94e-06 7.82e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1657_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2440) 1.94e-06 7.33e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1239_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2858) 1.93e-06 1.43e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3959_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_138) 1.97e-06 8.26e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1658_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2439) 1.96e-06 2.29e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1659_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2438) 1.90e-06 7.83e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_310_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3787) 1.95e-06 8.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2280_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1817) 1.95e-06 8.63e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_311_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3786) 1.95e-06 7.10e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2281_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1816) 1.96e-06 9.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_730_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3367) 1.92e-06 6.53e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_312_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3785) 1.94e-06 7.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2282_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1815) 1.92e-06 8.20e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_731_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3366) 1.93e-06 7.27e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_313_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3784) 1.94e-06 7.36e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2283_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1814) 1.93e-06 7.80e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2910_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1187) 1.94e-06 1.90e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_732_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3365) 2.00e-06 7.72e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_314_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3783) 1.98e-06 8.94e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2284_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1813) 1.95e-06 8.18e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2911_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1186) 1.96e-06 7.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_733_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3364) 1.94e-06 6.56e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_315_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3782) 1.95e-06 9.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2285_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1812) 1.91e-06 9.07e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2912_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1185) 1.95e-06 7.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_734_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3363) 1.96e-06 8.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_316_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3781) 1.93e-06 7.12e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2286_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1811) 1.93e-06 8.05e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2913_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1184) 1.94e-06 7.69e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_735_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3362) 1.98e-06 7.78e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_317_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3780) 1.94e-06 8.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2287_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1810) 1.97e-06 6.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2914_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1183) 1.97e-06 8.20e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_736_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3361) 1.96e-06 7.45e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_318_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3779) 1.96e-06 7.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2288_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1809) 1.96e-06 7.79e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2915_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1182) 1.97e-06 8.18e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_737_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3360) 1.92e-06 6.95e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_319_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3778) 1.96e-06 6.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2289_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1808) 1.93e-06 7.23e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2916_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1181) 1.97e-06 8.19e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_738_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3359) 1.92e-06 8.11e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2917_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1180) 1.94e-06 7.87e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_739_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3358) 1.93e-06 6.91e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2918_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1179) 1.94e-06 5.79e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2919_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1178) 1.96e-06 9.45e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3120_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_977) 1.96e-06 7.63e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3121_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_976) 1.96e-06 8.11e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3540_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_557) 1.98e-06 6.99e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3122_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_975) 1.98e-06 7.43e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3541_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_556) 1.94e-06 7.25e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3123_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_974) 1.95e-06 8.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1240_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2857) 1.95e-06 7.12e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3960_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_137) 2.00e-06 1.61e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3542_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_555) 1.97e-06 7.67e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3124_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_973) 1.92e-06 7.22e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1241_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2856) 1.97e-06 6.76e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3961_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_136) 1.96e-06 7.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3543_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_554) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3125_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_972) 1.94e-06 6.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1660_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2437) 1.97e-06 6.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1242_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2855) 1.95e-06 1.13e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3962_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_135) 1.95e-06 1.77e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3544_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_553) 1.94e-06 7.45e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3126_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_971) 1.96e-06 8.47e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1661_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2436) 1.94e-06 8.45e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1243_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2854) 1.98e-06 7.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3963_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_134) 1.98e-06 7.71e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3545_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_552) 1.96e-06 7.66e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3127_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_970) 1.98e-06 7.79e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1662_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2435) 1.90e-06 7.60e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1244_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2853) 1.95e-06 1.01e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3964_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_133) 1.98e-06 8.52e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3546_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_551) 1.96e-06 8.04e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3128_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_969) 1.92e-06 7.82e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1663_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2434) 1.96e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1245_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2852) 2.00e-06 7.98e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3965_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_132) 2.00e-06 7.59e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3547_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_550) 1.98e-06 9.39e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3129_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_968) 1.93e-06 8.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1664_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2433) 1.96e-06 7.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1246_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2851) 1.94e-06 7.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3966_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_131) 1.97e-06 8.10e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3548_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_549) 1.96e-06 6.93e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1665_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2432) 1.94e-06 6.46e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1247_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2850) 1.91e-06 8.22e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3967_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_130) 1.97e-06 9.54e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3549_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_548) 1.92e-06 8.09e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1666_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2431) 1.92e-06 6.88e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1248_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2849) 1.93e-06 1.28e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3968_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_129) 1.92e-06 7.18e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1667_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2430) 1.92e-06 8.12e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1249_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2848) 1.93e-06 1.40e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3969_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_128) 1.95e-06 3.76e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1668_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2429) 1.96e-06 7.34e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1669_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2428) 1.92e-06 7.87e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_320_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3777) 1.94e-06 7.59e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2290_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1807) 1.93e-06 1.11e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_321_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3776) 1.94e-06 6.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2291_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1806) 1.97e-06 7.23e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2500_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1597) 1.93e-06 9.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_740_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3357) 1.92e-06 6.94e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_322_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3775) 1.98e-06 7.20e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2292_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1805) 1.97e-06 8.42e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2501_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1596) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_741_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3356) 1.92e-06 8.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_323_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3774) 1.95e-06 8.32e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2293_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1804) 1.96e-06 9.98e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2920_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1177) 1.95e-06 7.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2502_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1595) 1.98e-06 8.80e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_742_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3355) 1.92e-06 6.74e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_324_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3773) 1.94e-06 7.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2294_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1803) 1.96e-06 9.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2921_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1176) 1.99e-06 6.74e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2503_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1594) 1.95e-06 8.30e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_743_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3354) 1.94e-06 6.15e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_325_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3772) 1.95e-06 7.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2295_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1802) 1.93e-06 6.83e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2922_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1175) 1.94e-06 9.58e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2504_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1593) 1.98e-06 7.24e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_744_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3353) 1.96e-06 8.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_326_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3771) 1.94e-06 7.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2296_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1801) 1.91e-06 9.45e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2923_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1174) 1.99e-06 8.28e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2505_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1592) 1.96e-06 8.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_745_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3352) 1.97e-06 7.84e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_327_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3770) 1.95e-06 6.35e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2297_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1800) 1.93e-06 8.37e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2924_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1173) 1.94e-06 8.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2506_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1591) 1.95e-06 9.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_746_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3351) 1.95e-06 6.55e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_328_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3769) 1.95e-06 7.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2298_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1799) 1.97e-06 7.66e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2925_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1172) 1.98e-06 6.68e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2507_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1590) 1.92e-06 7.43e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_747_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3350) 1.98e-06 7.97e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_329_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3768) 1.95e-06 7.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2299_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1798) 1.93e-06 9.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2926_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1171) 1.94e-06 9.01e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2508_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1589) 1.96e-06 8.17e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_748_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3349) 1.93e-06 4.19e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2927_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1170) 1.95e-06 6.40e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2509_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1588) 1.95e-06 6.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_749_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3348) 1.92e-06 7.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2928_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1169) 1.94e-06 8.00e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2929_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1168) 1.95e-06 7.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3130_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_967) 1.95e-06 7.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3131_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_966) 1.97e-06 6.86e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3550_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_547) 1.97e-06 8.47e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3132_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_965) 1.97e-06 7.79e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3551_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_546) 1.98e-06 6.89e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3133_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_964) 1.92e-06 9.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1250_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2847) 1.94e-06 3.94e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3970_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_127) 1.93e-06 3.37e-09 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3552_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_545) 1.93e-06 2.98e-09 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3134_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_963) 1.92e-06 6.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1251_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2846) 1.91e-06 1.27e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3971_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_126) 1.92e-06 6.37e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3553_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_544) 1.98e-06 7.17e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3135_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_962) 1.94e-06 7.80e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1670_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2427) 1.93e-06 7.85e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1252_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2845) 1.93e-06 1.67e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3972_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_125) 1.92e-06 7.57e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3554_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_543) 1.93e-06 3.05e-09 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3136_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_961) 1.95e-06 7.18e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1671_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2426) 1.93e-06 7.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1253_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2844) 1.94e-06 1.63e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3973_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_124) 1.95e-06 1.54e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3555_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_542) 1.92e-06 7.04e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3137_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_960) 1.98e-06 9.55e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1672_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2425) 1.92e-06 7.32e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1254_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2843) 1.94e-06 1.37e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3974_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_123) 1.92e-06 1.38e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3556_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_541) 1.98e-06 6.73e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3138_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_959) 1.93e-06 8.83e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1673_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2424) 1.94e-06 7.05e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1255_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2842) 1.92e-06 1.61e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3975_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_122) 1.92e-06 3.23e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3557_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_540) 1.98e-06 7.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3139_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_958) 1.93e-06 8.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1674_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2423) 1.91e-06 9.21e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1256_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2841) 1.97e-06 2.07e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3976_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_121) 1.94e-06 1.28e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3558_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_539) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1675_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2422) 1.93e-06 6.53e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1257_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2840) 1.95e-06 1.81e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3977_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_120) 1.96e-06 8.11e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3559_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_538) 1.94e-06 6.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1676_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2421) 1.96e-06 6.78e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1258_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2839) 1.95e-06 1.27e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3978_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_119) 2.00e-06 7.58e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1677_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2420) 1.95e-06 6.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1259_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2838) 1.92e-06 1.53e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3979_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_118) 1.97e-06 1.45e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1678_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2419) 1.99e-06 8.76e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1679_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2418) 1.92e-06 9.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_330_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3767) 1.93e-06 1.64e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_331_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3766) 1.95e-06 2.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2510_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1587) 1.96e-06 8.06e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_750_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3347) 1.96e-06 8.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_332_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3765) 1.95e-06 1.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2511_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1586) 1.97e-06 8.75e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_751_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3346) 1.93e-06 7.45e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_333_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3764) 1.93e-06 1.73e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2930_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1167) 1.93e-06 6.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2512_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1585) 1.95e-06 9.10e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_752_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3345) 1.93e-06 4.58e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_334_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3763) 1.95e-06 9.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2931_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1166) 1.99e-06 7.73e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2513_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1584) 1.98e-06 6.92e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_753_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3344) 1.89e-06 1.01e-10 6.11e-08 1.95e-06   0.0
              clk_gate_ram_reg_335_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3762) 1.94e-06 7.62e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2932_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1165) 1.99e-06 8.58e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2514_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1583) 1.95e-06 9.83e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_754_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3343) 1.94e-06 7.78e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_336_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3761) 1.93e-06 8.52e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2933_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1164) 1.99e-06 7.68e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2515_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1582) 1.97e-06 8.00e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_755_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3342) 1.93e-06 7.92e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_337_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3760) 1.94e-06 7.70e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2934_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1163) 1.96e-06 7.71e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2516_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1581) 1.92e-06 6.32e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_756_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3341) 2.01e-06 6.27e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_338_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3759) 1.93e-06 6.60e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2935_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1162) 1.95e-06 8.36e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2517_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1580) 1.93e-06 6.70e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_757_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3340) 1.93e-06 6.48e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_339_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3758) 1.98e-06 7.90e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2936_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1161) 1.93e-06 3.78e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2518_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1579) 1.98e-06 7.24e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_758_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3339) 1.94e-06 7.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2937_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1160) 1.95e-06 3.10e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2519_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1578) 1.97e-06 7.44e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_759_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3338) 1.93e-06 7.21e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2938_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1159) 1.94e-06 5.63e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2939_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1158) 1.96e-06 2.18e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3140_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_957) 1.95e-06 1.38e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3141_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_956) 1.93e-06 8.25e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3560_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_537) 1.97e-06 8.62e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3142_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_955) 1.93e-06 1.39e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3561_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_536) 1.94e-06 6.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3143_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_954) 1.93e-06 1.56e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1260_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2837) 1.96e-06 2.66e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3980_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_117) 1.96e-06 1.34e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3562_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_535) 1.94e-06 8.05e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3144_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_953) 1.97e-06 7.88e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1261_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2836) 1.95e-06 1.98e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3981_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_116) 1.96e-06 1.29e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3563_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_534) 1.97e-06 7.62e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3145_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_952) 1.98e-06 6.49e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1680_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2417) 1.96e-06 9.12e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1262_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2835) 1.95e-06 1.50e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3982_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_115) 1.92e-06 1.18e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3564_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_533) 2.00e-06 6.39e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3146_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_951) 1.97e-06 8.03e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1681_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2416) 1.90e-06 7.44e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_1263_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2834) 1.99e-06 1.68e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3983_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_114) 1.97e-06 2.10e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3565_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_532) 1.96e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3147_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_950) 1.92e-06 8.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1682_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2415) 1.94e-06 9.10e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1264_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2833) 1.97e-06 2.08e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3984_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_113) 1.94e-06 1.53e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3566_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_531) 1.94e-06 7.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3148_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_949) 1.95e-06 8.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1683_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2414) 1.96e-06 6.34e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1265_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2832) 1.97e-06 7.89e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3985_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_112) 1.94e-06 6.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3567_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_530) 1.96e-06 8.27e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3149_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_948) 1.97e-06 7.71e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1684_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2413) 1.91e-06 6.66e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1266_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2831) 2.00e-06 1.64e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3986_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_111) 2.01e-06 2.10e-09 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_3568_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_529) 1.94e-06 8.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1685_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2412) 1.97e-06 7.71e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1267_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2830) 1.99e-06 2.49e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3987_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_110) 1.94e-06 2.81e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3569_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_528) 1.96e-06 7.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1686_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2411) 1.97e-06 8.91e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1268_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2829) 1.99e-06 1.40e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3988_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_109) 1.97e-06 7.33e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1687_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2410) 1.96e-06 6.70e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1269_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2828) 1.92e-06 1.50e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3989_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_108) 1.94e-06 2.25e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1688_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2409) 1.94e-06 8.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1689_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2408) 1.96e-06 6.51e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2100_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1997) 1.96e-06 1.12e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_340_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3757) 1.94e-06 8.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2101_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1996) 1.94e-06 1.01e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_341_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3756) 1.95e-06 1.39e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2520_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1577) 1.96e-06 7.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2102_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1995) 1.92e-06 6.77e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_760_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3337) 1.94e-06 1.31e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_342_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3755) 1.95e-06 1.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2521_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1576) 1.98e-06 8.73e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2103_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1994) 1.95e-06 6.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_761_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3336) 1.91e-06 8.03e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_343_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3754) 1.96e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2940_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1157) 1.95e-06 7.48e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2522_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1575) 1.91e-06 6.62e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2104_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1993) 1.96e-06 8.62e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_762_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3335) 1.93e-06 1.39e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_344_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3753) 1.98e-06 8.78e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2941_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1156) 1.94e-06 7.83e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2523_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1574) 1.92e-06 7.23e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2105_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1992) 1.97e-06 8.44e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_763_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3334) 1.98e-06 7.56e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_345_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3752) 1.95e-06 2.15e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2942_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1155) 1.99e-06 8.30e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2524_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1573) 1.98e-06 7.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2106_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1991) 1.95e-06 9.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_764_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3333) 1.95e-06 6.65e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_346_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3751) 1.95e-06 7.12e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2943_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1154) 1.95e-06 8.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2525_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1572) 1.91e-06 7.65e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2107_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1990) 1.94e-06 8.06e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_765_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3332) 1.95e-06 6.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_347_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3750) 1.96e-06 6.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2944_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1153) 1.95e-06 7.41e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2526_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1571) 1.93e-06 7.65e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2108_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1989) 1.93e-06 9.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_766_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3331) 1.96e-06 6.83e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_348_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3749) 1.93e-06 6.56e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2945_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1152) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2527_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1570) 1.98e-06 7.02e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2109_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1988) 1.96e-06 9.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_767_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3330) 1.93e-06 7.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_349_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3748) 1.95e-06 7.11e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2946_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1151) 1.95e-06 7.71e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2528_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1569) 1.95e-06 3.86e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_768_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3329) 1.92e-06 8.46e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2947_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1150) 1.95e-06 1.35e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2529_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1568) 1.95e-06 1.66e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_769_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3328) 1.94e-06 8.59e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2948_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1149) 1.95e-06 2.47e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2949_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1148) 1.94e-06 6.70e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3150_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_947) 1.96e-06 8.22e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3151_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_946) 1.98e-06 7.71e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3570_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_527) 1.92e-06 6.93e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3152_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_945) 1.97e-06 7.49e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3571_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_526) 1.96e-06 8.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3153_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_944) 1.96e-06 6.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1270_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2827) 2.00e-06 9.51e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3990_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_107) 1.94e-06 3.13e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3572_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_525) 1.98e-06 7.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3154_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_943) 1.96e-06 7.11e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1271_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2826) 1.99e-06 6.42e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3991_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_106) 1.96e-06 7.48e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3573_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_524) 1.94e-06 6.76e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3155_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_942) 1.98e-06 6.43e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1690_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2407) 1.94e-06 8.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1272_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2825) 2.00e-06 1.53e-09 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3992_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_105) 2.00e-06 7.58e-10 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_3574_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_523) 1.97e-06 7.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3156_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_941) 1.96e-06 7.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1691_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2406) 1.93e-06 7.71e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1273_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2824) 1.97e-06 1.67e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1900_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2197) 2.00e-06 6.88e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3993_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_104) 1.97e-06 2.81e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3575_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_522) 1.95e-06 8.78e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3157_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_940) 1.98e-06 7.16e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1692_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2405) 1.96e-06 7.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1274_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2823) 1.99e-06 1.45e-09 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1901_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2196) 1.93e-06 6.91e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3994_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_103) 2.00e-06 7.44e-10 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_3576_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_521) 1.92e-06 2.27e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3158_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_939) 1.97e-06 7.31e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1693_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2404) 1.92e-06 7.31e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1275_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2822) 1.91e-06 1.44e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1902_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2195) 2.00e-06 5.93e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3995_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_102) 1.98e-06 3.47e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3577_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_520) 1.96e-06 6.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3159_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_938) 1.95e-06 7.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1694_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2403) 1.91e-06 8.10e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1276_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2821) 1.95e-06 6.48e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1903_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2194) 1.98e-06 8.97e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3996_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_101) 1.96e-06 4.75e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3578_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_519) 1.98e-06 2.31e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1695_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2402) 1.96e-06 6.99e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1277_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2820) 1.95e-06 6.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1904_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2193) 1.94e-06 6.27e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3997_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_100) 1.97e-06 5.60e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3579_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_518) 1.98e-06 5.66e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1696_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2401) 1.94e-06 6.90e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1278_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2819) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1905_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2192) 2.00e-06 7.06e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3998_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_99) 1.97e-06 9.01e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1697_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2400) 1.93e-06 1.90e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1279_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2818) 1.99e-06 1.61e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1906_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2191) 1.95e-06 8.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3999_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_98) 1.94e-06 1.27e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1698_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2399) 1.94e-06 2.34e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1907_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2190) 1.98e-06 8.51e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1699_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2398) 1.92e-06 8.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1908_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2189) 2.00e-06 8.27e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1909_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2188) 1.98e-06 6.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2110_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1987) 1.94e-06 1.16e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_350_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3747) 1.95e-06 6.16e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2111_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1986) 1.95e-06 6.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_351_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3746) 1.94e-06 7.51e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2530_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1567) 1.93e-06 3.37e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2112_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1985) 1.95e-06 3.08e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_770_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3327) 1.92e-06 7.00e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_352_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3745) 1.94e-06 6.96e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2531_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1566) 1.95e-06 8.39e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2113_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1984) 1.94e-06 9.49e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_771_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3326) 1.91e-06 8.78e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_353_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3744) 1.93e-06 9.18e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2950_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1147) 1.93e-06 7.85e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2532_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1565) 1.95e-06 8.46e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2114_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1983) 1.93e-06 1.71e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_772_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3325) 1.92e-06 7.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_354_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3743) 1.94e-06 7.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2951_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1146) 1.93e-06 7.32e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2533_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1564) 1.93e-06 7.72e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2115_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1982) 1.95e-06 1.75e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_773_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3324) 1.91e-06 6.65e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_355_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3742) 1.94e-06 8.00e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2952_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1145) 1.95e-06 9.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2534_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1563) 1.91e-06 9.20e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2116_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1981) 1.95e-06 7.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_774_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3323) 1.95e-06 8.70e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_356_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3741) 1.93e-06 8.13e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2953_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1144) 2.00e-06 8.10e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2535_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1562) 1.91e-06 8.08e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2117_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1980) 1.93e-06 8.52e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_775_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3322) 1.93e-06 7.54e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_357_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3740) 1.94e-06 7.11e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2954_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1143) 1.95e-06 6.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2536_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1561) 1.96e-06 7.69e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2118_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1979) 1.97e-06 1.68e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_776_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3321) 1.95e-06 7.85e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_358_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3739) 1.94e-06 8.23e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2955_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1142) 1.95e-06 6.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2537_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1560) 1.93e-06 8.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2119_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1978) 1.96e-06 7.37e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_777_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3320) 1.99e-06 6.21e-10 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_359_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3738) 1.95e-06 6.91e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2956_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1141) 1.94e-06 7.24e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2538_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1559) 1.92e-06 8.54e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_778_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3319) 1.96e-06 5.26e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2957_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1140) 1.96e-06 8.53e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2539_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1558) 1.92e-06 8.87e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_779_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3318) 1.95e-06 6.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2958_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1139) 1.95e-06 8.16e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2959_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1138) 2.00e-06 9.14e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3160_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_937) 1.97e-06 7.94e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3161_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_936) 1.95e-06 8.65e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3580_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_517) 1.94e-06 7.28e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3162_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_935) 1.97e-06 7.80e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3581_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_516) 1.96e-06 6.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3163_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_934) 1.95e-06 8.50e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1280_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2817) 1.95e-06 8.13e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3582_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_515) 1.97e-06 6.19e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3164_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_933) 1.96e-06 6.69e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1281_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2816) 1.95e-06 4.53e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3583_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_514) 1.95e-06 8.57e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3165_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_932) 1.94e-06 7.64e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1282_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2815) 1.95e-06 8.18e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3584_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_513) 1.98e-06 7.63e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3166_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_931) 1.95e-06 8.60e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1283_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2814) 1.92e-06 1.48e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1910_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2187) 1.99e-06 7.80e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3585_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_512) 1.96e-06 9.86e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3167_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_930) 1.98e-06 6.59e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1284_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2813) 1.92e-06 6.88e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1911_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2186) 1.98e-06 1.56e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3586_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_511) 1.93e-06 7.44e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3168_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_929) 1.98e-06 6.87e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1285_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2812) 1.92e-06 6.91e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1912_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2185) 1.99e-06 7.89e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3587_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_510) 1.92e-06 8.40e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3169_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_928) 1.92e-06 7.01e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1286_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2811) 1.94e-06 7.55e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1913_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2184) 1.95e-06 7.40e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3588_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_509) 1.92e-06 9.15e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1287_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2810) 1.96e-06 7.62e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1914_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2183) 1.94e-06 7.81e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3589_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_508) 1.98e-06 6.69e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1288_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2809) 1.95e-06 6.95e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1915_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2182) 1.99e-06 7.10e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1289_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2808) 1.97e-06 8.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1916_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2181) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1917_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2180) 1.97e-06 7.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4000_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_97) 1.92e-06 6.85e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1918_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2179) 1.99e-06 7.80e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_4001_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_96) 1.92e-06 3.38e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1919_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2178) 1.98e-06 1.00e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_4002_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_95) 1.92e-06 1.41e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4003_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_94) 1.97e-06 3.87e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2120_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1977) 1.95e-06 8.26e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_360_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3737) 1.96e-06 8.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4004_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_93) 1.95e-06 1.20e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2121_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1976) 1.91e-06 1.66e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_361_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3736) 1.95e-06 1.74e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4005_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_92) 1.92e-06 2.12e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2540_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1557) 1.94e-06 8.21e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2122_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1975) 1.96e-06 8.13e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_780_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3317) 1.95e-06 6.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_362_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3735) 1.95e-06 7.56e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4006_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_91) 1.92e-06 1.61e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2541_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1556) 1.91e-06 6.65e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2123_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1974) 1.96e-06 1.45e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_781_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3316) 2.01e-06 7.43e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_363_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3734) 1.96e-06 6.54e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4007_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_90) 1.92e-06 2.20e-09 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2960_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1137) 1.96e-06 1.69e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2542_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1555) 1.94e-06 8.86e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2124_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1973) 1.96e-06 7.61e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_782_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3315) 1.94e-06 6.49e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_364_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3733) 1.95e-06 1.34e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4008_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_89) 1.96e-06 7.57e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2961_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1136) 2.00e-06 8.07e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2543_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1554) 1.92e-06 6.98e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2125_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1972) 1.97e-06 8.13e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_783_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3314) 1.95e-06 7.35e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_365_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3732) 1.93e-06 7.69e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4009_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_88) 1.97e-06 7.03e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2962_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1135) 1.95e-06 9.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2544_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1553) 1.95e-06 8.75e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2126_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1971) 1.97e-06 3.90e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_784_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3313) 1.92e-06 6.79e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_366_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3731) 1.91e-06 7.92e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2963_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1134) 2.00e-06 7.63e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2545_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1552) 1.95e-06 7.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2127_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1970) 1.96e-06 9.21e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_785_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3312) 1.97e-06 7.72e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_367_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3730) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2964_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1133) 1.95e-06 7.61e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2546_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1551) 1.91e-06 6.69e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2128_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1969) 1.96e-06 6.88e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_786_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3311) 1.96e-06 1.60e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_368_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3729) 1.95e-06 7.22e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2965_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1132) 1.96e-06 8.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2547_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1550) 1.92e-06 6.66e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2129_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1968) 1.92e-06 7.37e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_787_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3310) 1.95e-06 2.33e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_369_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3728) 1.98e-06 9.04e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2966_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1131) 1.96e-06 8.18e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2548_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1549) 1.93e-06 6.81e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_788_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3309) 1.93e-06 8.11e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2967_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1130) 2.00e-06 6.89e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2549_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1548) 1.91e-06 7.10e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_789_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3308) 1.95e-06 6.41e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2968_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1129) 2.00e-06 7.31e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2969_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1128) 1.95e-06 7.85e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3170_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_927) 1.98e-06 8.72e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3171_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_926) 1.95e-06 7.84e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3590_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_507) 1.93e-06 9.68e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3172_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_925) 1.92e-06 6.88e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3591_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_506) 1.98e-06 6.64e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3173_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_924) 1.92e-06 8.39e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3800_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_297) 1.95e-06 1.65e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1290_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2807) 1.96e-06 6.64e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3592_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_505) 1.95e-06 9.40e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3174_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_923) 1.93e-06 8.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3801_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_296) 1.99e-06 2.87e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1291_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2806) 1.98e-06 8.08e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1500_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2597) 1.98e-06 6.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3593_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_504) 1.94e-06 7.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3175_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_922) 1.93e-06 7.87e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3802_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_295) 1.95e-06 2.04e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1292_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2805) 1.96e-06 8.13e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1501_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2596) 1.92e-06 8.86e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3594_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_503) 1.95e-06 7.46e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3176_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_921) 1.96e-06 5.83e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3803_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_294) 1.96e-06 8.44e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1293_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2804) 1.98e-06 8.07e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1920_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2177) 1.95e-06 6.65e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1502_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2595) 1.91e-06 7.84e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3595_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_502) 1.97e-06 7.43e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3177_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_920) 1.92e-06 8.89e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3804_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_293) 1.98e-06 7.22e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1294_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2803) 1.92e-06 7.02e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1921_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2176) 1.95e-06 7.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1503_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2594) 1.95e-06 5.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3596_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_501) 1.94e-06 7.76e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3178_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_919) 1.95e-06 8.99e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3805_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_292) 1.94e-06 6.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1295_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2802) 1.93e-06 8.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1922_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2175) 1.95e-06 7.59e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1504_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2593) 1.95e-06 8.51e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3597_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_500) 1.96e-06 7.07e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3179_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_918) 1.95e-06 8.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3806_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_291) 1.95e-06 8.76e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1296_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2801) 1.94e-06 8.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1923_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2174) 1.94e-06 7.16e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1505_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2592) 1.95e-06 7.72e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3598_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_499) 1.94e-06 6.52e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3807_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_290) 1.98e-06 8.41e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1297_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2800) 1.97e-06 9.71e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1924_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2173) 1.97e-06 7.00e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1506_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2591) 1.94e-06 7.77e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3599_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_498) 1.93e-06 9.01e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3808_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_289) 1.97e-06 8.36e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1298_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2799) 1.96e-06 8.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1925_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2172) 1.97e-06 7.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1507_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2590) 1.92e-06 8.18e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3809_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_288) 1.95e-06 7.20e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1299_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2798) 1.98e-06 7.55e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1926_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2171) 1.97e-06 7.80e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1508_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2589) 1.95e-06 2.61e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1927_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2170) 1.94e-06 7.92e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4010_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_87) 1.97e-06 8.50e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1509_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2588) 1.94e-06 7.78e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1928_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2169) 1.97e-06 8.45e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4011_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_86) 1.95e-06 1.36e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1929_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2168) 1.97e-06 7.34e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4012_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_85) 1.94e-06 7.85e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4013_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_84) 1.96e-06 7.43e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2130_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1967) 1.94e-06 2.84e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_370_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3727) 1.96e-06 7.93e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4014_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_83) 1.94e-06 7.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2131_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1966) 1.93e-06 8.12e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_371_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3726) 1.95e-06 8.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4015_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_82) 1.96e-06 8.05e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2550_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1547) 1.91e-06 6.86e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2132_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1965) 1.96e-06 9.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_790_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3307) 2.01e-06 7.18e-11 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_372_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3725) 1.95e-06 7.46e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4016_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_81) 1.96e-06 1.42e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2551_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1546) 1.93e-06 7.55e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2133_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1964) 1.96e-06 2.41e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_791_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3306) 1.96e-06 1.00e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_373_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3724) 1.94e-06 7.74e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4017_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_80) 1.95e-06 7.08e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2970_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1127) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2552_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1545) 1.91e-06 7.56e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2134_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1963) 1.94e-06 6.05e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_792_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3305) 1.95e-06 7.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_374_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3723) 1.95e-06 6.49e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4018_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_79) 1.97e-06 6.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2971_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1126) 1.95e-06 8.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2553_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1544) 1.95e-06 8.12e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2135_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1962) 1.95e-06 6.86e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_793_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3304) 1.96e-06 7.95e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_375_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3722) 1.96e-06 6.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4019_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_78) 1.94e-06 7.13e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2972_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1125) 1.91e-06 9.35e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2554_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1543) 1.92e-06 7.34e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2136_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1961) 1.96e-06 1.32e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_794_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3303) 1.95e-06 7.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_376_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3721) 1.96e-06 8.85e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2973_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1124) 1.95e-06 7.06e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2555_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1542) 1.98e-06 7.71e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2137_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1960) 1.94e-06 9.00e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_795_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3302) 1.95e-06 7.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_377_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3720) 1.95e-06 7.90e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2974_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1123) 1.91e-06 8.12e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2556_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1541) 1.92e-06 7.75e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2138_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1959) 1.92e-06 7.93e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_796_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3301) 1.94e-06 6.47e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_378_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3719) 1.96e-06 7.38e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2975_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1122) 2.00e-06 6.86e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2557_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1540) 1.95e-06 8.67e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2139_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1958) 1.93e-06 6.99e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_797_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3300) 1.95e-06 6.64e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_379_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3718) 1.95e-06 8.10e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2976_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1121) 1.96e-06 1.49e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2558_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1539) 1.91e-06 6.97e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_798_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3299) 1.96e-06 6.68e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2977_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1120) 1.96e-06 7.26e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2559_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1538) 1.92e-06 6.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_799_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3298) 1.97e-06 7.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2978_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1119) 1.95e-06 2.31e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2979_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1118) 1.95e-06 7.35e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3180_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_917) 1.96e-06 7.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3181_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_916) 1.97e-06 6.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3182_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_915) 1.96e-06 8.52e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3183_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_914) 1.98e-06 7.39e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3810_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_287) 1.96e-06 6.58e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3184_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_913) 1.96e-06 7.58e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3811_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_286) 1.97e-06 7.81e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1510_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2587) 1.94e-06 6.37e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3185_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_912) 1.97e-06 6.57e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3812_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_285) 1.95e-06 2.19e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1511_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2586) 1.92e-06 6.72e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3186_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_911) 1.92e-06 7.96e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3813_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_284) 1.96e-06 7.40e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1930_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2167) 1.96e-06 8.10e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1512_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2585) 1.96e-06 1.56e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3187_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_910) 1.92e-06 9.18e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3814_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_283) 1.96e-06 8.54e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1931_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2166) 1.91e-06 7.25e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1513_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2584) 1.93e-06 8.82e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3188_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_909) 1.92e-06 8.30e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3815_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_282) 1.95e-06 9.23e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1932_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2165) 1.91e-06 7.86e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1514_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2583) 1.97e-06 6.94e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3189_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_908) 1.92e-06 2.48e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3816_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_281) 1.99e-06 7.50e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1933_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2164) 1.97e-06 8.16e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1515_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2582) 1.98e-06 7.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3817_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_280) 1.99e-06 8.31e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1934_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2163) 1.92e-06 7.58e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1516_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2581) 1.96e-06 4.10e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3818_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_279) 1.97e-06 6.92e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1935_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2162) 1.99e-06 9.31e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1517_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2580) 1.95e-06 9.35e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3819_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_278) 2.00e-06 6.90e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1936_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2161) 1.95e-06 8.82e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1518_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2579) 1.96e-06 8.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1937_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2160) 1.96e-06 2.70e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4020_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_77) 1.92e-06 2.59e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1519_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2578) 1.96e-06 6.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1938_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2159) 1.97e-06 7.08e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4021_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_76) 1.95e-06 7.45e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1939_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2158) 1.95e-06 7.69e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4022_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_75) 1.94e-06 6.92e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4023_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_74) 1.98e-06 7.04e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2140_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1957) 1.96e-06 9.14e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_380_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3717) 1.95e-06 8.19e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4024_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_73) 1.94e-06 2.88e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2141_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1956) 1.94e-06 8.80e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_381_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3716) 1.92e-06 9.16e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4025_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_72) 1.94e-06 4.68e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2560_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1537) 1.97e-06 7.57e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2142_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1955) 1.97e-06 1.15e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_382_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3715) 1.95e-06 7.54e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4026_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_71) 2.01e-06 2.60e-09 6.11e-08 2.07e-06   0.0
              clk_gate_ram_reg_2561_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1536) 1.91e-06 8.07e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2143_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1954) 1.96e-06 7.94e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_383_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3714) 1.96e-06 7.50e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4027_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_70) 1.97e-06 5.09e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2980_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1117) 1.95e-06 6.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2562_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1535) 1.97e-06 7.43e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2144_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1953) 1.95e-06 9.42e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_384_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3713) 1.93e-06 8.27e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_4028_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_69) 1.94e-06 7.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2981_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1116) 1.97e-06 5.20e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2563_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1534) 1.93e-06 7.86e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2145_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1952) 1.95e-06 1.45e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_385_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3712) 1.92e-06 7.47e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4029_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_68) 1.94e-06 1.28e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2982_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1115) 1.96e-06 2.59e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2564_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1533) 1.97e-06 7.57e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2146_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1951) 1.94e-06 1.04e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_386_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3711) 1.93e-06 7.51e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2983_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1114) 1.97e-06 6.44e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2565_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1532) 1.97e-06 7.27e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2147_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1950) 1.95e-06 1.61e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_387_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3710) 1.96e-06 8.69e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2984_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1113) 1.95e-06 8.51e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2566_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1531) 1.94e-06 1.36e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2148_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1949) 1.93e-06 3.40e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_388_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3709) 1.96e-06 7.47e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2985_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1112) 2.00e-06 8.94e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2567_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1530) 1.91e-06 8.26e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2149_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1948) 1.97e-06 7.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_389_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3708) 1.93e-06 7.42e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2986_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1111) 1.93e-06 7.16e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2568_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1529) 1.98e-06 5.99e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2987_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1110) 2.00e-06 8.55e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2569_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1528) 1.93e-06 8.21e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2988_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1109) 1.95e-06 7.47e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2989_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1108) 1.94e-06 7.42e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3190_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_907) 1.92e-06 7.40e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3191_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_906) 1.94e-06 2.31e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3400_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_697) 1.98e-06 7.02e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3192_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_905) 1.94e-06 9.30e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3401_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_696) 1.98e-06 3.98e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1100_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2997) 1.95e-06 6.51e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3193_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_904) 1.97e-06 6.73e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3820_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_277) 1.99e-06 7.97e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3402_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_695) 1.97e-06 2.20e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1101_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2996) 1.96e-06 7.25e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3194_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_903) 1.98e-06 7.83e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3821_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_276) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3403_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_694) 1.98e-06 1.43e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1520_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2577) 1.96e-06 1.13e-09 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1102_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2995) 1.98e-06 7.46e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3195_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_902) 1.97e-06 7.63e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3822_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_275) 1.94e-06 7.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3404_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_693) 1.95e-06 5.23e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1521_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2576) 1.97e-06 6.45e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1103_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2994) 1.96e-06 1.37e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3196_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_901) 1.93e-06 2.17e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3823_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_274) 1.96e-06 6.72e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3405_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_692) 1.94e-06 3.37e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1940_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2157) 1.93e-06 7.37e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1522_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2575) 1.92e-06 8.73e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1104_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2993) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3197_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_900) 1.96e-06 7.61e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3824_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_273) 1.91e-06 8.46e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3406_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_691) 1.96e-06 1.04e-09 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1941_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2156) 1.97e-06 7.78e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1523_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2574) 1.93e-06 6.74e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1105_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2992) 1.94e-06 6.39e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3198_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_899) 1.97e-06 7.30e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3825_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_272) 1.96e-06 7.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3407_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_690) 1.95e-06 2.73e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1942_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2155) 1.92e-06 6.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1524_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2573) 1.92e-06 1.51e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1106_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2991) 1.98e-06 6.86e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3199_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_898) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3826_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_271) 1.94e-06 7.35e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3408_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_689) 1.93e-06 6.39e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1943_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2154) 1.97e-06 7.82e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1525_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2572) 1.96e-06 8.80e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1107_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2990) 1.99e-06 1.25e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3827_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_270) 1.96e-06 6.84e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3409_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_688) 1.96e-06 3.41e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1944_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2153) 1.96e-06 7.30e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1526_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2571) 1.95e-06 9.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1108_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2989) 1.99e-06 8.21e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3828_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_269) 1.95e-06 7.22e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1945_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2152) 1.94e-06 8.31e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1527_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2570) 1.93e-06 7.76e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1109_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2988) 1.97e-06 6.07e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3829_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_268) 1.95e-06 8.00e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1946_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2151) 1.97e-06 7.53e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1528_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2569) 1.98e-06 2.96e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1947_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2150) 1.96e-06 7.33e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4030_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_67) 1.95e-06 1.51e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1529_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2568) 1.97e-06 7.32e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1948_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2149) 1.98e-06 7.21e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_4031_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_66) 1.98e-06 6.61e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1949_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2148) 1.94e-06 7.68e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4032_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_65) 1.97e-06 6.90e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4033_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_64) 1.97e-06 8.48e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2150_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1947) 1.95e-06 2.43e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_390_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3707) 1.95e-06 2.77e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4034_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_63) 1.92e-06 6.38e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2151_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1946) 1.97e-06 8.82e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_391_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3706) 1.96e-06 7.15e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4035_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_62) 1.95e-06 7.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_600_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3497) 1.95e-06 8.17e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2570_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1527) 1.94e-06 7.08e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2152_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1945) 1.96e-06 8.35e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_392_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3705) 1.91e-06 7.32e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_4036_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_61) 1.92e-06 6.77e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_601_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3496) 1.95e-06 8.53e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2571_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1526) 1.94e-06 8.12e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2153_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1944) 1.97e-06 7.86e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_393_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3704) 1.95e-06 9.21e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4037_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_60) 1.95e-06 7.05e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2990_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1107) 1.94e-06 1.59e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_602_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3495) 1.96e-06 6.92e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2572_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1525) 1.94e-06 6.79e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2154_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1943) 1.94e-06 3.48e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_394_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3703) 1.98e-06 7.96e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_4038_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_59) 1.91e-06 7.17e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2991_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1106) 1.91e-06 6.60e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_603_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3494) 2.00e-06 8.12e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2573_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1524) 1.98e-06 8.82e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2155_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1942) 1.97e-06 5.07e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_395_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3702) 1.96e-06 7.51e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4039_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_58) 1.92e-06 7.39e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2992_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1105) 1.94e-06 7.17e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_604_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3493) 1.94e-06 6.60e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2574_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1523) 1.95e-06 7.37e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2156_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1941) 1.96e-06 7.59e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_396_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3701) 1.93e-06 1.64e-10 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_2993_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1104) 1.94e-06 7.19e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_605_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3492) 1.95e-06 8.44e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2575_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1522) 1.94e-06 8.07e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2157_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1940) 1.93e-06 9.12e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_397_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3700) 1.95e-06 8.55e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2994_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1103) 1.91e-06 7.10e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_606_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3491) 1.91e-06 7.65e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2576_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1521) 1.98e-06 7.54e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2158_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1939) 1.93e-06 7.93e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_398_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3699) 1.91e-06 1.51e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2995_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1102) 2.00e-06 8.43e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_607_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3490) 1.94e-06 6.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2577_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1520) 1.98e-06 1.61e-09 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2159_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1938) 1.95e-06 6.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_399_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3698) 1.91e-06 7.24e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_2996_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1101) 1.95e-06 7.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_608_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3489) 1.96e-06 2.59e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2578_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1519) 1.94e-06 6.32e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2997_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1100) 1.94e-06 8.49e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_609_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3488) 1.96e-06 7.04e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2579_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1518) 1.95e-06 2.06e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2998_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1099) 1.96e-06 7.36e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2999_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1098) 1.94e-06 8.29e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3410_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_687) 1.93e-06 3.82e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3411_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_686) 1.98e-06 1.89e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1110_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2987) 1.96e-06 6.73e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3830_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_267) 1.98e-06 8.15e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3412_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_685) 1.93e-06 6.78e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1111_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2986) 1.99e-06 6.92e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3831_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_266) 1.94e-06 7.01e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3413_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_684) 1.93e-06 8.30e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1530_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2567) 1.98e-06 7.67e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1112_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2985) 1.98e-06 7.44e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3832_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_265) 1.98e-06 7.65e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3414_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_683) 1.97e-06 6.91e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1531_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2566) 1.94e-06 7.89e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1113_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2984) 1.93e-06 8.53e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3833_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_264) 1.96e-06 7.90e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3415_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_682) 1.98e-06 7.28e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1950_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2147) 1.99e-06 8.26e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1532_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2565) 1.91e-06 5.92e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1114_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2983) 1.95e-06 9.31e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3834_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_263) 1.95e-06 6.38e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3416_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_681) 1.93e-06 7.27e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1951_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2146) 1.96e-06 8.36e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1533_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2564) 1.96e-06 7.06e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1115_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2982) 1.99e-06 9.74e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3835_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_262) 1.95e-06 2.46e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3417_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_680) 1.91e-06 1.96e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1952_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2145) 1.94e-06 7.43e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1534_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2563) 1.92e-06 7.93e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1116_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2981) 1.98e-06 8.29e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3836_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_261) 1.95e-06 9.04e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3418_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_679) 1.91e-06 1.61e-10 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1953_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2144) 1.95e-06 6.98e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1535_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2562) 1.93e-06 7.98e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1117_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2980) 1.98e-06 8.06e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3837_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_260) 1.99e-06 9.36e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3419_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_678) 1.94e-06 1.30e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1954_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2143) 1.94e-06 7.02e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1536_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2561) 1.99e-06 8.35e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1118_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2979) 1.93e-06 8.81e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_3838_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_259) 1.96e-06 7.07e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1955_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2142) 1.96e-06 7.31e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1537_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2560) 1.99e-06 9.16e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1119_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2978) 1.99e-06 6.44e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_3839_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_258) 1.96e-06 7.24e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1956_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2141) 1.95e-06 2.90e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1538_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2559) 1.99e-06 8.43e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1957_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2140) 1.94e-06 8.08e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4040_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_57) 1.96e-06 6.93e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1539_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2558) 1.94e-06 7.87e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1958_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2139) 1.97e-06 7.01e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4041_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_56) 1.94e-06 7.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1959_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2138) 1.94e-06 6.98e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4042_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_55) 1.97e-06 6.61e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4043_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_54) 1.98e-06 7.17e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2160_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1937) 1.96e-06 8.58e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4044_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_53) 1.96e-06 2.25e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2161_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1936) 1.94e-06 3.21e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4045_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_52) 2.00e-06 7.83e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_610_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3487) 1.92e-06 2.67e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2580_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1517) 1.97e-06 7.60e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2162_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1935) 1.94e-06 8.59e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_4046_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_51) 1.96e-06 7.49e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_611_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3486) 1.96e-06 8.30e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2581_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1516) 1.98e-06 7.25e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2163_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1934) 1.95e-06 3.00e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4047_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_50) 1.96e-06 7.41e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_612_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3485) 1.96e-06 7.64e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2582_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1515) 1.98e-06 8.40e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2164_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1933) 1.96e-06 7.42e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4048_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_49) 2.00e-06 1.36e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_613_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3484) 1.98e-06 6.81e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2583_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1514) 1.98e-06 6.80e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_2165_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1932) 1.96e-06 8.28e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_4049_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_48) 1.94e-06 1.48e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_614_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3483) 1.92e-06 7.27e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_2584_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1513) 1.94e-06 2.00e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_2166_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1931) 1.90e-06 9.25e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_615_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3482) 1.99e-06 7.54e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2585_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1512) 1.97e-06 2.11e-10 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_2167_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1930) 1.95e-06 4.30e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_616_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3481) 1.96e-06 6.66e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2586_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1511) 1.94e-06 1.16e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2168_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1929) 1.96e-06 1.73e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_617_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3480) 1.94e-06 9.14e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_2587_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1510) 1.96e-06 2.65e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_2169_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1928) 1.94e-06 7.99e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_618_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3479) 1.99e-06 7.62e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_2588_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1509) 1.94e-06 7.10e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_619_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_3478) 2.00e-06 1.33e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_2589_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1508) 1.91e-06 7.43e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3000_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1097) 2.00e-06 8.36e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3001_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1096) 1.95e-06 3.88e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3420_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_677) 1.91e-06 7.53e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3002_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1095) 2.00e-06 8.96e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_3421_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_676) 1.91e-06 7.24e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_3003_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1094) 2.00e-06 1.86e-10 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1120_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2977) 1.97e-06 7.14e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3840_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_257) 1.95e-06 1.53e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3422_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_675) 1.91e-06 6.61e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3004_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1093) 1.95e-06 8.24e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1121_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2976) 1.94e-06 7.34e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3841_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_256) 1.98e-06 1.83e-10 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3423_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_674) 1.98e-06 6.72e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3005_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1092) 1.95e-06 7.93e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1540_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2557) 1.96e-06 8.32e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1122_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2975) 1.96e-06 6.62e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3842_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_255) 1.92e-06 9.99e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3424_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_673) 1.92e-06 6.13e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3006_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1091) 1.94e-06 9.26e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1541_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2556) 1.93e-06 7.89e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1123_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2974) 1.94e-06 7.88e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3843_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_254) 1.94e-06 1.38e-10 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3425_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_672) 1.98e-06 7.46e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3007_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1090) 1.94e-06 9.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1960_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2137) 1.94e-06 7.31e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1542_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2555) 1.93e-06 7.40e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1124_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2973) 1.96e-06 7.28e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_3844_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_253) 1.92e-06 2.16e-10 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_3426_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_671) 1.94e-06 8.09e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3008_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1089) 1.95e-06 6.74e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1961_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2136) 1.91e-06 6.80e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1543_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2554) 1.93e-06 7.19e-11 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1125_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2972) 1.97e-06 7.43e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3845_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_252) 1.93e-06 8.63e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_3427_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_670) 1.98e-06 6.49e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3009_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_1088) 1.96e-06 6.76e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1962_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2135) 1.96e-06 8.43e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1544_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2553) 2.00e-06 7.15e-11 6.11e-08 2.06e-06   0.0
              clk_gate_ram_reg_1126_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2971) 1.95e-06 1.40e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3846_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_251) 1.95e-06 4.29e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3428_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_669) 1.92e-06 6.82e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1963_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2134) 1.98e-06 8.32e-11 6.11e-08 2.05e-06   0.0
              clk_gate_ram_reg_1545_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2552) 1.96e-06 1.00e-10 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1127_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2970) 1.95e-06 8.81e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3847_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_250) 1.97e-06 7.97e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_3429_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_668) 1.93e-06 1.05e-09 6.11e-08 1.99e-06   0.0
              clk_gate_ram_reg_1964_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2133) 1.90e-06 1.29e-09 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_1546_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2551) 1.94e-06 8.75e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1128_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2969) 1.94e-06 1.62e-10 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_3848_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_249) 1.95e-06 6.25e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1965_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2132) 1.91e-06 6.98e-11 6.11e-08 1.97e-06   0.0
              clk_gate_ram_reg_1547_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2550) 1.96e-06 6.75e-11 6.11e-08 2.02e-06   0.0
              clk_gate_ram_reg_1129_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2968) 1.98e-06 8.39e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_3849_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_248) 1.98e-06 7.77e-11 6.11e-08 2.04e-06   0.0
              clk_gate_ram_reg_1966_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2131) 1.90e-06 7.34e-11 6.11e-08 1.96e-06   0.0
              clk_gate_ram_reg_1548_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2549) 1.95e-06 8.09e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_1967_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2130) 1.97e-06 7.21e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_4050_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_47) 1.97e-06 6.68e-11 6.11e-08 2.03e-06   0.0
              clk_gate_ram_reg_1549_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2548) 1.92e-06 6.98e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_1968_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2129) 1.94e-06 1.30e-09 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4051_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_46) 1.94e-06 6.35e-11 6.11e-08 2.00e-06   0.0
              clk_gate_ram_reg_1969_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_2128) 1.92e-06 8.13e-11 6.11e-08 1.98e-06   0.0
              clk_gate_ram_reg_4052_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_45) 1.95e-06 8.92e-11 6.11e-08 2.01e-06   0.0
              clk_gate_ram_reg_4053_ (SNPS_CLOCK_GATE_HIGH_split_counter_table_ext_44) 1.96e-06 8.07e-11 6.11e-08 2.02e-06   0.0
        q_s3_resp (ElasticReg_3)      2.83e-05 2.84e-05 4.42e-06  6.11e-05   0.0
          clk_gate__T_2_0_entry_cfi_idx_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_3_1) 3.67e-06 9.93e-07 5.89e-08 4.73e-06   0.0
          clk_gate__T_2_1_entry_cfi_idx_reg (SNPS_CLOCK_GATE_HIGH_ElasticReg_3_0) 1.94e-06 2.85e-08 1.56e-07 2.13e-06   0.0
      btb (BTBsa)                     3.04e-03 3.77e-03 3.34e-03  1.02e-02   5.7
        clk_gate__T_126_2_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_3) 2.25e-06 3.82e-09 2.05e-07 2.46e-06   0.0
        clk_gate__T_124_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_7) 2.00e-06 2.67e-08 6.11e-08 2.09e-06   0.0
        clk_gate__T_126_1_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_4) 2.25e-06 5.94e-09 2.05e-07 2.46e-06   0.0
        btb_data_array_1 (btb_data_array_0) 2.46e-04 3.57e-04 3.36e-04 9.38e-04   0.5
          btb_data_array_ext (btb_data_array_ext_0) 2.46e-04 3.57e-04 3.36e-04 9.38e-04   0.5
            mem_0_0 (split_btb_data_array_ext_0) 2.46e-04 3.57e-04 3.36e-04 9.38e-04   0.5
              clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_14) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_13) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_12) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_11) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_10) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_9) 2.23e-06 9.30e-10 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_8) 2.25e-06 3.09e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_7) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_6) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_5) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_4) 2.25e-06 1.03e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_3) 2.25e-06 1.93e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_2) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_1) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_54) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_53) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_52) 2.25e-06 1.02e-09 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_51) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_50) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_49) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_48) 2.27e-06 2.71e-08 2.05e-07 2.50e-06   0.0
              clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_47) 2.24e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_46) 2.24e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_45) 2.26e-06 9.87e-10 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_44) 2.25e-06 4.01e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_43) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_42) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_41) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_40) 2.25e-06 1.12e-08 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_39) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_38) 2.24e-06 9.12e-10 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_37) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_36) 2.24e-06 9.01e-10 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_35) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_34) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_33) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_64) 2.26e-06 1.95e-09 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_32) 2.25e-06 1.00e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_63) 2.21e-06    0.000 2.05e-07 2.42e-06   0.0
              clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_31) 2.24e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_62) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_30) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_61) 2.24e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_29) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_60) 2.26e-06 8.58e-09 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_28) 2.26e-06 1.49e-08 2.05e-07 2.48e-06   0.0
              clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_59) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_27) 2.22e-06    0.000 2.05e-07 2.42e-06   0.0
              clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_58) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_26) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_57) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_25) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_56) 2.25e-06 1.95e-09 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_55) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_24) 2.25e-06 8.08e-09 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_23) 2.25e-06 3.44e-08 2.05e-07 2.49e-06   0.0
              clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_22) 2.24e-06 9.89e-10 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_21) 2.26e-06    0.000 2.05e-07 2.47e-06   0.0
              clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_20) 2.25e-06 3.91e-09 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_19) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_18) 2.24e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_17) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_16) 2.24e-06 3.76e-09 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_15) 2.24e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_0) 5.16e-06 3.92e-06 5.57e-08 9.14e-06   0.0
        clk_gate__T_126_0_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_5) 2.25e-06 9.22e-09 2.05e-07 2.47e-06   0.0
        clk_gate__T_126_7_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_0) 2.25e-06 3.20e-09 2.05e-07 2.46e-06   0.0
        btb_tag_array_1 (btb_tag_array_0) 2.31e-04 2.67e-04 1.69e-04 6.67e-04   0.4
          btb_tag_array_ext (btb_tag_array_ext_0) 2.31e-04 2.67e-04 1.69e-04 6.67e-04   0.4
            mem_0_0 (split_btb_tag_array_ext_0) 2.31e-04 2.67e-04 1.69e-04 6.67e-04   0.4
              clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_51) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_50) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_49) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_48) 2.04e-06 9.82e-09 1.25e-07 2.17e-06   0.0
              clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_47) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_46) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_45) 2.15e-06 4.17e-10 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_24) 2.06e-06 3.12e-09 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_23) 1.95e-06 1.40e-08 1.25e-07 2.09e-06   0.0
              clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_22) 2.06e-06 4.29e-10 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_21) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
              clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_20) 2.03e-06 1.71e-09 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_19) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_18) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_17) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_0) 4.92e-06 3.69e-06 5.57e-08 8.67e-06   0.0
              clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_16) 2.03e-06 1.53e-09 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_15) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_44) 2.12e-06 1.63e-09 1.25e-07 2.25e-06   0.0
              clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_43) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_42) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_64) 2.02e-06 7.51e-10 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_41) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_63) 1.91e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_40) 2.12e-06 6.03e-09 1.25e-07 2.25e-06   0.0
              clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_62) 1.92e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_39) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_61) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_38) 2.12e-06 4.37e-10 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_60) 2.12e-06 3.65e-09 1.25e-07 2.25e-06   0.0
              clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_37) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_59) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_36) 2.03e-06 3.55e-10 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_58) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_35) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_57) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_56) 2.12e-06 8.25e-10 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_14) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_55) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_13) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_12) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_11) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
              clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_10) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_9) 2.06e-06 4.05e-10 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_8) 2.10e-06 1.29e-09 1.25e-07 2.23e-06   0.0
              clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_7) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_6) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_5) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_34) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_33) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_32) 2.03e-06 3.98e-10 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_31) 1.93e-06    0.000 1.25e-07 2.06e-06   0.0
              clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_30) 2.02e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_29) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
              clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_28) 2.06e-06 6.43e-09 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_27) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_26) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_25) 2.06e-06    0.000 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_4) 2.10e-06 4.11e-10 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_3) 2.10e-06 8.82e-10 1.25e-07 2.23e-06   0.0
              clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_2) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_1) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_54) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_53) 2.15e-06    0.000 1.25e-07 2.28e-06   0.0
              clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_52) 2.03e-06 3.81e-10 1.25e-07 2.15e-06   0.0
        clk_gate_r_btb_updatePipe_bits_pc_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_8) 2.20e-06 1.38e-07 2.06e-07 2.55e-06   0.0
        btb_tag_array (btb_tag_array_1) 2.23e-04 2.72e-04 1.69e-04 6.64e-04   0.4
          btb_tag_array_ext (btb_tag_array_ext_1) 2.23e-04 2.72e-04 1.69e-04 6.64e-04   0.4
            mem_0_0 (split_btb_tag_array_ext_1) 2.23e-04 2.72e-04 1.69e-04 6.64e-04   0.4
              clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_115) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_114) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_113) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_112) 2.10e-06 9.54e-09 1.25e-07 2.23e-06   0.0
              clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_111) 2.07e-06 4.17e-10 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_110) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_109) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_88) 2.12e-06 3.75e-09 1.25e-07 2.25e-06   0.0
              clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_87) 2.04e-06 1.56e-08 1.25e-07 2.18e-06   0.0
              clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_86) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_85) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_84) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_83) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_82) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_81) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_129) 4.78e-06 3.79e-06 5.57e-08 8.62e-06   0.0
              clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_80) 2.10e-06 1.17e-09 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_79) 2.11e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_108) 2.09e-06 2.90e-09 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_107) 2.01e-06 4.41e-10 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_106) 2.07e-06 4.33e-10 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_128) 2.09e-06 3.57e-10 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_105) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_127) 2.09e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_104) 2.03e-06 2.40e-09 1.25e-07 2.16e-06   0.0
              clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_126) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_103) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
              clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_125) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_102) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_124) 2.07e-06 1.70e-09 1.25e-07 2.20e-06   0.0
              clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_101) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
              clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_123) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_100) 2.09e-06 7.90e-10 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_122) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_99) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_121) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_120) 2.07e-06 4.37e-10 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_78) 2.09e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_119) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_77) 2.01e-06 3.85e-10 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_76) 2.11e-06 3.95e-10 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_75) 2.03e-06 4.13e-10 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_74) 2.12e-06 4.18e-10 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_73) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_72) 1.91e-06 8.11e-10 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_71) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_70) 1.91e-06    0.000 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_69) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_98) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
              clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_97) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_96) 2.10e-06 3.19e-09 1.25e-07 2.23e-06   0.0
              clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_95) 2.12e-06    0.000 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_94) 2.10e-06    0.000 1.25e-07 2.22e-06   0.0
              clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_93) 2.03e-06 3.96e-10 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_92) 2.12e-06 5.91e-09 1.25e-07 2.25e-06   0.0
              clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_91) 2.01e-06    0.000 1.25e-07 2.14e-06   0.0
              clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_90) 2.12e-06 1.21e-09 1.25e-07 2.24e-06   0.0
              clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_89) 2.03e-06    0.000 1.25e-07 2.15e-06   0.0
              clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_68) 1.92e-06 1.99e-09 1.25e-07 2.04e-06   0.0
              clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_67) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_66) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_65) 2.08e-06    0.000 1.25e-07 2.21e-06   0.0
              clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_118) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_117) 2.07e-06    0.000 1.25e-07 2.19e-06   0.0
              clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_btb_tag_array_ext_0_116) 2.10e-06 7.98e-10 1.25e-07 2.22e-06   0.0
        bim (BimodalTable)            1.75e-03 2.02e-03 2.20e-03  5.97e-03   3.4
          bim_data_array_ (bim_data_array__1) 6.27e-04 7.43e-04 1.06e-03 2.43e-03   1.4
            bim_data_array__ext (bim_data_array__ext_1) 6.27e-04 7.43e-04 1.06e-03 2.43e-03   1.4
              mem_0_0 (split_bim_data_array__ext_15) 7.85e-05 8.05e-05 1.29e-04 2.88e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_31) 5.30e-06 5.57e-06 1.90e-07 1.11e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_30) 2.82e-06 9.52e-07 2.06e-07 3.98e-06   0.0
              mem_0_1 (split_bim_data_array__ext_14) 9.38e-05 8.92e-05 1.37e-04 3.20e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_29) 4.09e-06 2.15e-06 7.47e-08 6.32e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_28) 2.83e-06 1.03e-06 3.21e-07 4.17e-06   0.0
              mem_0_2 (split_bim_data_array__ext_13) 6.74e-05 7.32e-05 1.29e-04 2.69e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_27) 4.12e-06 1.63e-06 7.47e-08 5.83e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_26) 2.72e-06 6.95e-07 2.06e-07 3.62e-06   0.0
              mem_0_3 (split_bim_data_array__ext_12) 8.63e-05 8.70e-05 1.38e-04 3.11e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_25) 4.15e-06 2.62e-06 7.47e-08 6.84e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_24) 2.65e-06 6.67e-07 2.06e-07 3.52e-06   0.0
              mem_0_4 (split_bim_data_array__ext_11) 6.78e-05 6.96e-05 1.27e-04 2.64e-04   0.1
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_23) 4.14e-06 2.12e-06 7.47e-08 6.34e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_22) 2.65e-06 6.35e-07 2.06e-07 3.49e-06   0.0
              mem_0_5 (split_bim_data_array__ext_10) 8.72e-05 8.23e-05 1.32e-04 3.02e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_21) 4.14e-06 2.20e-06 7.47e-08 6.41e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_20) 2.65e-06 7.12e-07 2.06e-07 3.57e-06   0.0
              mem_0_6 (split_bim_data_array__ext_9) 5.21e-05 6.72e-05 1.29e-04 2.49e-04   0.1
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_19) 4.11e-06 1.69e-06 7.47e-08 5.87e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_18) 2.33e-06 4.35e-07 2.06e-07 2.97e-06   0.0
              mem_0_7 (split_bim_data_array__ext_8) 7.41e-05 8.25e-05 1.35e-04 2.92e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_17) 4.09e-06 2.13e-06 7.47e-08 6.30e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_16) 2.39e-06 4.36e-07 2.06e-07 3.03e-06   0.0
          clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_BimodalTable_1) 2.14e-06 1.09e-07 7.37e-08 2.33e-06   0.0
          clk_gate_r_updatePipe_bits_entry_idx_reg (SNPS_CLOCK_GATE_HIGH_BimodalTable_3) 5.55e-06 4.91e-06 1.47e-07 1.06e-05   0.0
          clk_gate_last_idx_reg (SNPS_CLOCK_GATE_HIGH_BimodalTable_0) 5.57e-06 4.31e-06 7.53e-08 9.96e-06   0.0
          bim_data_array_1 (bim_data_array__0) 6.94e-04 8.53e-04 1.06e-03 2.60e-03   1.5
            bim_data_array__ext (bim_data_array__ext_0) 6.94e-04 8.53e-04 1.06e-03 2.60e-03   1.5
              mem_0_0 (split_bim_data_array__ext_7) 8.58e-05 9.13e-05 1.30e-04 3.07e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_15) 5.65e-06 7.50e-06 1.90e-07 1.33e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_14) 2.96e-06 1.28e-06 3.21e-07 4.56e-06   0.0
              mem_0_1 (split_bim_data_array__ext_6) 1.10e-04 1.05e-04 1.40e-04 3.55e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_13) 5.82e-06 5.08e-06 1.63e-07 1.11e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_12) 2.98e-06 1.16e-06 3.00e-07 4.45e-06   0.0
              mem_0_2 (split_bim_data_array__ext_5) 6.46e-05 7.18e-05 1.24e-04 2.61e-04   0.1
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_11) 4.46e-06 2.12e-06 7.49e-08 6.66e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_10) 2.65e-06 6.07e-07 2.06e-07 3.46e-06   0.0
              mem_0_3 (split_bim_data_array__ext_4) 9.57e-05 9.59e-05 1.32e-04 3.24e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_9) 4.43e-06 2.72e-06 7.49e-08 7.22e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_8) 2.63e-06 7.86e-07 3.21e-07 3.74e-06   0.0
              mem_0_4 (split_bim_data_array__ext_3) 6.93e-05 7.50e-05 1.24e-04 2.69e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_7) 4.47e-06 2.13e-06 7.49e-08 6.67e-06   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_6) 2.68e-06 6.61e-07 2.06e-07 3.55e-06   0.0
              mem_0_5 (split_bim_data_array__ext_2) 9.86e-05 1.03e-04 1.35e-04 3.36e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_5) 5.51e-06 5.12e-06 1.90e-07 1.08e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_4) 2.66e-06 7.81e-07 3.21e-07 3.76e-06   0.0
              mem_0_6 (split_bim_data_array__ext_1) 5.94e-05 8.02e-05 1.26e-04 2.65e-04   0.1
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_3) 6.24e-06 9.47e-06 2.51e-07 1.60e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_2) 2.39e-06 3.86e-07 3.94e-07 3.17e-06   0.0
              mem_0_7 (split_bim_data_array__ext_0) 8.92e-05 1.02e-04 1.39e-04 3.30e-04   0.2
                clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_0) 5.65e-06 6.61e-06 1.90e-07 1.25e-05   0.0
                clk_gate_ram_reg (SNPS_CLOCK_GATE_HIGH_split_bim_data_array__ext_0_1) 2.39e-06 4.41e-07 3.20e-07 3.15e-06   0.0
          clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_BimodalTable_2) 2.08e-06 4.65e-08 7.37e-08 2.21e-06   0.0
          Queue (Queue_61_1)          2.06e-05 3.67e-06 8.71e-06  3.30e-05   0.0
            clk_gate__T_entry_idx_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_7) 2.24e-06 7.47e-08 1.24e-07 2.43e-06   0.0
            clk_gate__T_entry_idx_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_6) 2.24e-06 7.22e-08 1.24e-07 2.43e-06   0.0
            clk_gate__T_entry_idx_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_5) 2.24e-06 7.74e-08 1.24e-07 2.44e-06   0.0
            clk_gate__T_entry_idx_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_4) 2.23e-06 7.14e-08 1.24e-07 2.43e-06   0.0
          Queue_1 (Queue_62_1)        2.39e-05 4.82e-06 1.25e-05  4.13e-05   0.0
            clk_gate__T_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_4) 2.19e-06 1.75e-07 1.24e-07 2.49e-06   0.0
            clk_gate__T_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_7) 2.19e-06 1.74e-07 1.24e-07 2.49e-06   0.0
            clk_gate__T_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_6) 2.19e-06 1.74e-07 1.24e-07 2.49e-06   0.0
            clk_gate__T_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_5) 2.19e-06 1.71e-07 1.24e-07 2.49e-06   0.0
          Queue_2 (Queue_61_0)        2.00e-05 3.32e-06 8.87e-06  3.22e-05   0.0
            clk_gate__T_entry_idx_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_0) 2.22e-06 6.22e-08 1.25e-07 2.41e-06   0.0
            clk_gate__T_entry_idx_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_3) 2.22e-06 6.46e-08 1.25e-07 2.41e-06   0.0
            clk_gate__T_entry_idx_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_2) 2.22e-06 6.20e-08 1.25e-07 2.41e-06   0.0
            clk_gate__T_entry_idx_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_61_0_1) 2.22e-06 6.24e-08 1.25e-07 2.41e-06   0.0
          Queue_3 (Queue_62_0)        2.27e-05 4.75e-06 1.27e-05  4.01e-05   0.0
            clk_gate__T_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_1) 2.18e-06 1.57e-07 1.24e-07 2.46e-06   0.0
            clk_gate__T_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_0) 2.18e-06 1.53e-07 1.24e-07 2.46e-06   0.0
            clk_gate__T_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_3) 2.18e-06 1.60e-07 1.24e-07 2.47e-06   0.0
            clk_gate__T_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_Queue_62_0_2) 2.18e-06 1.63e-07 1.24e-07 2.47e-06   0.0
        clk_gate__T_126_6_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_12) 2.25e-06 2.37e-09 2.05e-07 2.45e-06   0.0
        clk_gate__T_126_5_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_11) 2.25e-06 1.68e-09 2.05e-07 2.45e-06   0.0
        clk_gate_btb_valids_0_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_1) 2.34e-06 1.15e-07 7.37e-08 2.53e-06   0.0
        clk_gate__T_126_4_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_10) 2.25e-06 1.69e-09 2.05e-07 2.45e-06   0.0
        clk_gate__T_126_3_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_2) 2.25e-06 1.10e-08 2.05e-07 2.47e-06   0.0
        clk_gate_clear_idx_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_9) 1.43e-05 1.36e-05 2.14e-07 2.81e-05   0.0
        clk_gate__T_125_reg (SNPS_CLOCK_GATE_HIGH_BTBsa_6) 2.00e-06 1.76e-08 6.11e-08 2.08e-06   0.0
        btb_data_array (btb_data_array_1) 2.43e-04 3.56e-04 3.24e-04 9.23e-04   0.5
          btb_data_array_ext (btb_data_array_ext_1) 2.43e-04 3.56e-04 3.24e-04 9.23e-04   0.5
            mem_0_0 (split_btb_data_array_ext_1) 2.43e-04 3.56e-04 3.24e-04 9.23e-04   0.5
              clk_gate_ram_reg_50_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_78) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_51_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_77) 2.52e-06 9.59e-10 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_52_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_76) 2.51e-06 9.58e-10 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_53_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_75) 2.37e-06 9.29e-10 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_54_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_74) 2.51e-06 9.69e-10 2.05e-07 2.72e-06   0.0
              clk_gate_ram_reg_55_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_73) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_56_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_72) 2.52e-06 1.91e-09 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_57_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_71) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_58_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_70) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_59_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_69) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_60_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_68) 2.52e-06 4.75e-09 2.05e-07 2.74e-06   0.0
              clk_gate_ram_reg_61_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_67) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_62_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_66) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_63_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_65) 2.51e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_10_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_118) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_11_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_117) 2.68e-06    0.000 2.05e-07 2.88e-06   0.0
              clk_gate_ram_reg_12_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_116) 2.68e-06 1.94e-09 2.05e-07 2.89e-06   0.0
              clk_gate_ram_reg_13_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_115) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_14_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_114) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_15_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_113) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_16_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_112) 2.70e-06 2.55e-08 2.05e-07 2.93e-06   0.0
              clk_gate_ram_reg_17_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_111) 2.23e-06 9.17e-10 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_18_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_110) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_19_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_109) 2.67e-06    0.000 2.05e-07 2.88e-06   0.0
              clk_gate_ram_reg_20_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_108) 2.69e-06 7.94e-09 2.05e-07 2.90e-06   0.0
              clk_gate_ram_reg_21_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_107) 2.23e-06 9.40e-10 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_22_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_106) 2.51e-06 9.93e-10 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_23_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_105) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_24_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_104) 2.37e-06 5.52e-09 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_25_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_103) 2.68e-06    0.000 2.05e-07 2.89e-06   0.0
              clk_gate_ram_reg_26_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_102) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_27_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_101) 2.68e-06    0.000 2.05e-07 2.88e-06   0.0
              clk_gate_ram_reg_28_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_100) 2.37e-06 1.77e-09 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_29_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_99) 2.67e-06    0.000 2.05e-07 2.88e-06   0.0
              clk_gate_ram_reg_30_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_98) 2.52e-06    0.000 2.05e-07 2.73e-06   0.0
              clk_gate_ram_reg_31_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_97) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_0_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_128) 2.38e-06 9.26e-10 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_32_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_96) 2.69e-06 8.09e-09 2.05e-07 2.90e-06   0.0
              clk_gate_ram_reg_1_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_127) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_33_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_95) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_2_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_126) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_34_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_94) 2.25e-06    0.000 2.05e-07 2.45e-06   0.0
              clk_gate_ram_reg_3_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_125) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_35_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_93) 2.68e-06 9.30e-10 2.05e-07 2.89e-06   0.0
              clk_gate_ram_reg_4_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_124) 2.68e-06 3.75e-09 2.05e-07 2.89e-06   0.0
              clk_gate_ram_reg_36_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_92) 2.69e-06 1.37e-08 2.05e-07 2.91e-06   0.0
              clk_gate_ram_reg_5_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_123) 2.23e-06    0.000 2.05e-07 2.43e-06   0.0
              clk_gate_ram_reg_37_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_91) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_6_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_122) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
              clk_gate_ram_reg_38_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_90) 2.51e-06 2.89e-09 2.05e-07 2.72e-06   0.0
              clk_gate_ram_reg_7_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_121) 2.50e-06    0.000 2.05e-07 2.70e-06   0.0
              clk_gate_ram_reg_39_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_89) 2.50e-06    0.000 2.05e-07 2.71e-06   0.0
              clk_gate_ram_reg_8_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_120) 2.68e-06 9.54e-10 2.05e-07 2.89e-06   0.0
              clk_gate_ram_reg_9_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_119) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_40_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_88) 2.69e-06 8.27e-09 2.05e-07 2.90e-06   0.0
              clk_gate_ram_reg_41_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_87) 2.26e-06 3.53e-08 2.05e-07 2.50e-06   0.0
              clk_gate_ram_reg_42_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_86) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_43_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_85) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_44_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_84) 2.25e-06    0.000 2.05e-07 2.46e-06   0.0
              clk_gate_ram_reg_45_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_83) 2.23e-06    0.000 2.05e-07 2.44e-06   0.0
              clk_gate_ram_reg_46_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_82) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_reg_47_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_81) 2.51e-06    0.000 2.05e-07 2.72e-06   0.0
              clk_gate_ram_reg_48_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_80) 2.51e-06 2.86e-09 2.05e-07 2.72e-06   0.0
              clk_gate_ram_reg_49_ (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_79) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
              clk_gate_ram_RW_0_addr_pipe_0_reg (SNPS_CLOCK_GATE_HIGH_split_btb_data_array_ext_0_129) 6.32e-06 4.52e-06 7.53e-08 1.09e-05   0.0
  core (BoomCore)                     2.11e-02 1.64e-02 1.81e-02  5.56e-02  31.2
    csr (CSRFile)                     2.44e-04 1.39e-04 3.33e-04  7.16e-04   0.4
      clk_gate__T_114_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_5_11) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
      clk_gate_reg_medeleg_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_5) 2.04e-06    0.000 7.37e-08 2.11e-06   0.0
      clk_gate_reg_stvec_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_15) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_reg_mstatus_fs_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_3) 2.19e-06 1.80e-08 6.11e-08 2.27e-06   0.0
      clk_gate_reg_scounteren_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_12) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
      clk_gate_reg_mtvec_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_7) 2.33e-06 1.77e-07 2.06e-07 2.71e-06   0.0
      clk_gate_reg_scause_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_18) 1.99e-06    0.000 6.11e-08 2.06e-06   0.0
      clk_gate_reg_hpmevent_5_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_22) 2.04e-06 4.44e-08 7.37e-08 2.16e-06   0.0
      clk_gate__T_123_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_26) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate__T_109_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_24) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate_reg_mstatus_mprv_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_2) 2.18e-06 2.49e-08 6.11e-08 2.26e-06   0.0
      clk_gate_reg_frm_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_39) 2.02e-06 5.26e-11 6.11e-08 2.08e-06   0.0
      clk_gate_reg_sepc_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_13) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_reg_misa_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_38) 2.08e-06 7.80e-08 1.24e-07 2.28e-06   0.0
      clk_gate__T_87_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_17) 2.24e-06 7.91e-08 2.06e-07 2.53e-06   0.0
      clk_gate_reg_dcsr_step_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_16) 2.02e-06 2.71e-08 6.11e-08 2.11e-06   0.0
      clk_gate_reg_dcsr_cause_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_6) 2.04e-06 1.37e-08 6.11e-08 2.12e-06   0.0
      clk_gate__T_102_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_23) 2.21e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate_reg_mcause_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_9) 1.99e-06 1.10e-10 6.11e-08 2.06e-06   0.0
      clk_gate_reg_mstatus_spp_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_0_6) 2.04e-06 1.34e-08 6.11e-08 2.12e-06   0.0
      clk_gate_reg_hpmevent_4_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_21) 2.04e-06 3.92e-08 7.37e-08 2.15e-06   0.0
      clk_gate__T_128_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_3_9) 2.05e-06    0.000 7.37e-08 2.12e-06   0.0
      clk_gate_reg_mstatus_mpp_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_0) 6.27e-06 5.67e-06 7.53e-08 1.20e-05   0.0
      clk_gate_reg_hpmevent_3_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_30) 2.04e-06 4.23e-08 7.37e-08 2.16e-06   0.0
      clk_gate__T_121_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_4_10) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
      clk_gate__T_107_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_6_12) 2.05e-06    0.000 7.37e-08 2.13e-06   0.0
      clk_gate_reg_stval_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_36) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate__T_137_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_31) 2.20e-06    0.000 2.05e-07 2.40e-06   0.0
      clk_gate__T_95_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_1) 2.27e-06 1.99e-07 1.24e-07 2.60e-06   0.0
      clk_gate_reg_mtval_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_8) 2.18e-06 7.89e-10 2.05e-07 2.39e-06   0.0
      clk_gate__T_100_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_7_13) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
      clk_gate_reg_hpmevent_2_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_33) 2.04e-06 4.09e-08 7.37e-08 2.15e-06   0.0
      clk_gate_reg_mcounteren_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_28) 2.01e-06    0.000 7.37e-08 2.09e-06   0.0
      clk_gate__T_130_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_29) 2.21e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate__T_116_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_25) 2.20e-06    0.000 2.05e-07 2.41e-06   0.0
      clk_gate_reg_mie_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_27) 1.99e-06 1.10e-10 6.11e-08 2.06e-06   0.0
      clk_gate_reg_mideleg_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_4) 2.02e-06 5.21e-11 6.11e-08 2.08e-06   0.0
      clk_gate_reg_mscratch_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_11) 2.04e-06    0.000 1.25e-07 2.17e-06   0.0
      clk_gate_reg_mepc_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_10) 2.18e-06 1.60e-09 2.05e-07 2.39e-06   0.0
      clk_gate_reg_hpmevent_1_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_20) 2.04e-06 4.35e-08 7.37e-08 2.16e-06   0.0
      clk_gate_reg_sscratch_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_14) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
      clk_gate_reg_satp_ppn_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_37) 1.94e-06    0.000 1.25e-07 2.06e-06   0.0
      clk_gate__T_135_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_2_8) 1.95e-06    0.000 6.11e-08 2.01e-06   0.0
      clk_gate__T_93_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_1_7) 5.17e-06 3.15e-06 7.53e-08 8.40e-06   0.0
      clk_gate_reg_dscratch_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_35) 2.05e-06    0.000 1.25e-07 2.17e-06   0.0
      clk_gate_reg_dpc_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_34) 2.18e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_reg_hpmevent_0_reg (SNPS_CLOCK_GATE_HIGH_CSRFile_19) 2.04e-06 4.00e-08 7.37e-08 2.15e-06   0.0
    dc_shim (DCacheShim)              5.80e-04 2.04e-04 1.47e-04  9.31e-04   0.5
      LoadReqSlot_1 (LoadReqSlot_14)  1.52e-05 3.81e-06 5.25e-06  2.43e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_28) 2.27e-06 2.87e-07 7.38e-08 2.63e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_29) 3.32e-06 7.91e-07 2.06e-07 4.32e-06   0.0
      LoadReqSlot_2 (LoadReqSlot_13)  1.34e-05 3.01e-06 5.24e-06  2.17e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_26) 2.21e-06 1.97e-07 7.38e-08 2.48e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_27) 2.73e-06 6.00e-07 2.06e-07 3.53e-06   0.0
      LoadReqSlot_3 (LoadReqSlot_12)  1.06e-05 5.71e-07 5.54e-06  1.67e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_24) 1.99e-06 3.20e-08 7.37e-08 2.10e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_25) 2.50e-06 3.75e-08 2.05e-07 2.74e-06   0.0
      LoadReqSlot_4 (LoadReqSlot_11)  1.03e-05 4.45e-07 4.79e-06  1.56e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_22) 2.10e-06 2.36e-08 7.37e-08 2.19e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_23) 2.14e-06 3.04e-08 2.05e-07 2.37e-06   0.0
      LoadReqSlot_5 (LoadReqSlot_10)  1.12e-05 5.46e-07 5.28e-06  1.70e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_20) 2.04e-06 2.39e-08 7.37e-08 2.14e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_21) 2.49e-06 3.49e-08 2.05e-07 2.73e-06   0.0
      LoadReqSlot_6 (LoadReqSlot_9)   1.11e-05 4.20e-07 5.01e-06  1.66e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_18) 2.09e-06 1.97e-08 7.37e-08 2.19e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_19) 2.47e-06 1.84e-08 2.05e-07 2.69e-06   0.0
      LoadReqSlot_7 (LoadReqSlot_8)   1.09e-05 5.13e-07 5.61e-06  1.71e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_16) 2.03e-06 1.46e-08 7.37e-08 2.12e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_17) 2.46e-06 8.87e-09 2.05e-07 2.68e-06   0.0
      LoadReqSlot_8 (LoadReqSlot_7)   1.09e-05 3.36e-07 5.05e-06  1.63e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_14) 2.01e-06 2.94e-09 7.37e-08 2.09e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_15) 2.46e-06 2.66e-09 2.05e-07 2.66e-06   0.0
      LoadReqSlot_9 (LoadReqSlot_6)   1.08e-05 2.73e-07 5.01e-06  1.61e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_12) 2.01e-06 1.52e-09 7.37e-08 2.09e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_13) 2.45e-06 1.95e-09 2.05e-07 2.66e-06   0.0
      LoadReqSlot (LoadReqSlot_15)    1.61e-05 5.71e-06 5.63e-06  2.75e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_30) 2.36e-06 3.61e-07 7.39e-08 2.80e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_31) 3.13e-06 1.04e-06 2.06e-07 4.38e-06   0.0
      LoadReqSlot_10 (LoadReqSlot_5)  1.09e-05 2.68e-07 4.93e-06  1.61e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_10) 2.07e-06 2.96e-09 7.37e-08 2.15e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_11) 2.45e-06 1.89e-09 2.05e-07 2.66e-06   0.0
      LoadReqSlot_11 (LoadReqSlot_4)  1.08e-05 3.16e-07 4.86e-06  1.60e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_8) 2.07e-06 2.84e-09 7.37e-08 2.15e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_9) 2.45e-06 1.89e-09 2.05e-07 2.66e-06   0.0
      LoadReqSlot_12 (LoadReqSlot_3)  1.10e-05 3.02e-07 5.17e-06  1.64e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_6) 2.07e-06 1.02e-09 7.37e-08 2.14e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_7) 2.45e-06 6.23e-10 2.05e-07 2.66e-06   0.0
      LoadReqSlot_13 (LoadReqSlot_2)  1.10e-05 2.55e-07 5.21e-06  1.65e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_4) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_5) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
      LoadReqSlot_14 (LoadReqSlot_1)  1.15e-05 5.74e-07 5.07e-06  1.72e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_2) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_3) 2.45e-06    0.000 2.05e-07 2.66e-06   0.0
      LoadReqSlot_15 (LoadReqSlot_0)  1.10e-05 3.43e-07 5.28e-06  1.66e-05   0.0
        clk_gate_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_1) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
        clk_gate_uop_mem_size_reg (SNPS_CLOCK_GATE_HIGH_LoadReqSlot_0_0) 2.11e-06    0.000 2.05e-07 2.31e-06   0.0
    rename_stage (RenameStage)        1.95e-03 1.67e-03 9.65e-04  4.59e-03   2.6
      clk_gate_ren2_uops_0_br_mask_reg (SNPS_CLOCK_GATE_HIGH_RenameStage_2) 7.84e-06 6.41e-06 1.23e-07 1.44e-05   0.0
      freelist (RenameFreeList)       5.56e-04 3.15e-04 2.36e-04  1.11e-03   0.6
        clk_gate_br_alloc_lists_4_reg (SNPS_CLOCK_GATE_HIGH_RenameFreeList) 8.36e-06 1.31e-05 2.09e-07 2.17e-05   0.0
        clk_gate_free_list_reg (SNPS_CLOCK_GATE_HIGH_RenameFreeList_0) 3.35e-06 1.76e-06 5.93e-08 5.18e-06   0.0
      maptable (RenameMapTable)       7.29e-04 8.76e-04 6.28e-04  2.23e-03   1.3
        clk_gate_br_snapshots_4_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_42) 2.57e-06 5.06e-07 2.06e-07 3.28e-06   0.0
        clk_gate_br_snapshots_0_1_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_2) 3.73e-06 1.42e-06 2.06e-07 5.36e-06   0.0
        clk_gate_br_snapshots_7_1_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_34) 2.20e-06 6.39e-08 2.05e-07 2.47e-06   0.0
        clk_gate_map_table_2_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_32) 2.32e-06 1.87e-07 7.38e-08 2.58e-06   0.0
        clk_gate_map_table_4_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_30) 2.38e-06 1.85e-07 7.38e-08 2.64e-06   0.0
        clk_gate_br_snapshots_3_28_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_43) 2.93e-06 7.45e-07 2.06e-07 3.88e-06   0.0
        clk_gate_map_table_6_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_28) 2.37e-06 1.74e-07 7.38e-08 2.62e-06   0.0
        clk_gate_br_snapshots_6_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_44) 2.45e-06 2.53e-07 2.06e-07 2.91e-06   0.0
        clk_gate_map_table_11_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_23) 2.71e-06 4.32e-07 7.40e-08 3.21e-06   0.0
        clk_gate_map_table_8_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_26) 2.33e-06 1.95e-07 7.38e-08 2.60e-06   0.0
        clk_gate_map_table_13_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_21) 2.61e-06 5.94e-07 7.40e-08 3.28e-06   0.0
        clk_gate_map_table_15_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_19) 2.68e-06 3.84e-07 7.40e-08 3.14e-06   0.0
        clk_gate_br_snapshots_5_30_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_41) 2.53e-06 3.71e-07 2.06e-07 3.11e-06   0.0
        clk_gate_map_table_21_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_13) 2.31e-06 1.75e-07 7.38e-08 2.56e-06   0.0
        clk_gate_map_table_17_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_17) 2.34e-06 1.79e-07 7.38e-08 2.59e-06   0.0
        clk_gate_map_table_23_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_11) 2.33e-06 1.82e-07 7.38e-08 2.59e-06   0.0
        clk_gate_map_table_19_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_15) 2.35e-06 2.31e-07 7.38e-08 2.66e-06   0.0
        clk_gate_map_table_25_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_9) 2.34e-06 2.04e-07 7.38e-08 2.62e-06   0.0
        clk_gate_map_table_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_3) 2.37e-06 1.81e-07 7.38e-08 2.63e-06   0.0
        clk_gate_map_table_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_7) 2.31e-06 1.78e-07 7.38e-08 2.56e-06   0.0
        clk_gate_br_snapshots_1_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_40) 3.34e-06 1.27e-06 2.06e-07 4.82e-06   0.0
        clk_gate_map_table_29_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_5) 2.37e-06 1.85e-07 7.38e-08 2.63e-06   0.0
        clk_gate_map_table_1_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_33) 2.36e-06 2.04e-07 7.38e-08 2.64e-06   0.0
        clk_gate_map_table_3_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_31) 2.32e-06 2.05e-07 7.38e-08 2.60e-06   0.0
        clk_gate_map_table_5_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_29) 2.38e-06 1.82e-07 7.38e-08 2.64e-06   0.0
        clk_gate_map_table_10_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_24) 2.40e-06 2.30e-07 7.39e-08 2.71e-06   0.0
        clk_gate_map_table_7_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_27) 2.33e-06 2.07e-07 7.38e-08 2.61e-06   0.0
        clk_gate_br_snapshots_2_30_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_36) 3.13e-06 1.23e-06 2.06e-07 4.56e-06   0.0
        clk_gate_map_table_12_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_22) 2.74e-06 4.31e-07 7.40e-08 3.24e-06   0.0
        clk_gate_map_table_9_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_25) 2.33e-06 2.13e-07 7.38e-08 2.62e-06   0.0
        clk_gate_map_table_14_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_20) 2.63e-06 3.58e-07 7.40e-08 3.06e-06   0.0
        clk_gate_map_table_20_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_14) 2.33e-06 1.82e-07 7.38e-08 2.58e-06   0.0
        clk_gate_map_table_16_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_18) 2.42e-06 2.15e-07 7.38e-08 2.71e-06   0.0
        clk_gate_map_table_22_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_12) 2.32e-06 1.89e-07 7.38e-08 2.58e-06   0.0
        clk_gate_map_table_18_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_16) 2.31e-06 1.89e-07 7.38e-08 2.58e-06   0.0
        clk_gate_map_table_24_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_10) 2.39e-06 2.05e-07 7.38e-08 2.67e-06   0.0
        clk_gate_map_table_30_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_4) 2.21e-06 1.57e-07 6.09e-08 2.43e-06   0.0
        clk_gate_map_table_26_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_8) 2.31e-06 1.78e-07 7.38e-08 2.56e-06   0.0
        clk_gate_map_table_28_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_6) 2.21e-06 1.51e-07 6.09e-08 2.42e-06   0.0
      clk_gate_ren2_uops_1_fp_val_reg (SNPS_CLOCK_GATE_HIGH_RenameStage_0) 1.02e-05 1.15e-05 1.46e-07 2.19e-05   0.0
      busytable (RenameBusyTable)     1.09e-04 1.01e-04 4.75e-05  2.57e-04   0.1
        clk_gate_busy_table_reg (SNPS_CLOCK_GATE_HIGH_RenameBusyTable_0) 4.96e-06 1.27e-06 1.24e-07 6.35e-06   0.0
    csr_exe_unit (ALUExeUnit_2)       3.00e-04 6.51e-05 3.67e-04  7.32e-04   0.4
      div (DivUnit)                   2.14e-05 6.94e-06 2.09e-04  2.38e-04   0.1
        div (MulDiv)                  1.29e-05 4.94e-06 2.05e-04  2.23e-04   0.1
          clk_gate_remainder_reg (SNPS_CLOCK_GATE_HIGH_MulDiv_2) 2.20e-06 5.59e-08 2.05e-07 2.46e-06   0.0
          clk_gate_count_reg (SNPS_CLOCK_GATE_HIGH_MulDiv_1) 2.08e-06 2.34e-08 7.37e-08 2.18e-06   0.0
          clk_gate_divisor_reg (SNPS_CLOCK_GATE_HIGH_MulDiv_0) 2.05e-06 2.96e-09 1.25e-07 2.18e-06   0.0
          clk_gate_state_reg (SNPS_CLOCK_GATE_HIGH_MulDiv_3) 2.05e-06 2.49e-08 6.11e-08 2.13e-06   0.0
        clk_gate_r_uop_ctrl_rf_wen_reg (SNPS_CLOCK_GATE_HIGH_DivUnit_0) 2.02e-06 1.03e-08 2.05e-07 2.24e-06   0.0
        clk_gate_r_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_DivUnit_1) 2.81e-06 5.69e-07 7.41e-08 3.45e-06   0.0
      alu (ALUUnit_1)                 2.71e-04 4.27e-05 1.39e-04  4.53e-04   0.3
        alu (ALU_0)                   1.33e-05 2.57e-05 1.11e-04  1.50e-04   0.1
    mem_unit (ALUExeUnit)             2.18e-04 5.77e-05 6.19e-05  3.38e-04   0.2
      MemAddrCalcUnit (MemAddrCalcUnit) 1.11e-05 2.09e-05 2.65e-05 5.86e-05   0.0
    dispatcher (BasicDispatcher)      2.60e-06 4.01e-06 1.42e-06  8.02e-06   0.0
    ALUExeUnit (ALUExeUnit_1)         2.00e-03 1.15e-03 2.17e-03  5.32e-03   3.0
      alu (ALUUnit)                   1.37e-03 7.50e-04 2.90e-04  2.41e-03   1.4
        alu (ALU_1)                   1.30e-04 2.59e-04 1.03e-04  4.92e-04   0.3
      imul (PipelinedMulUnit)         2.22e-04 1.57e-05 1.51e-03  1.75e-03   1.0
        imul (PipelinedMultiplier)    2.10e-05 1.15e-05 1.50e-03  1.54e-03   0.9
          clk_gate__T_34_reg (SNPS_CLOCK_GATE_HIGH_PipelinedMultiplier_2) 1.95e-06    0.000 2.19e-07 2.17e-06   0.0
          clk_gate_inPipe_bits_in2_reg (SNPS_CLOCK_GATE_HIGH_PipelinedMultiplier_0) 1.95e-06    0.000 1.25e-07 2.07e-06   0.0
          clk_gate__T_36_reg (SNPS_CLOCK_GATE_HIGH_PipelinedMultiplier_1) 2.07e-06    0.000 3.00e-07 2.37e-06   0.0
      ifpu (IntToFPUnit)              2.69e-04 1.76e-04 2.40e-04  6.86e-04   0.4
        fp_decoder (UOPCodeFPUDecoder_1) 2.23e-06 2.10e-06 9.67e-07 5.29e-06   0.0
        ifpu (IntToFP)                1.43e-04 1.66e-04 2.25e-04  5.35e-04   0.3
          INToRecFN (INToRecFN)       6.45e-05 7.80e-05 7.52e-05  2.18e-04   0.1
            roundAnyRawFNToRecFN (RoundAnyRawFNToRecFN) 8.08e-08 4.32e-09 8.95e-06 9.04e-06   0.0
          INToRecFN_1 (INToRecFN_1)   6.00e-05 6.20e-05 7.80e-05  2.00e-04   0.1
            roundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_1) 1.42e-07 2.21e-09 1.57e-05 1.59e-05   0.0
          clk_gate__T_429_data_reg (SNPS_CLOCK_GATE_HIGH_IntToFP_0) 2.61e-06 4.81e-09 7.37e-08 2.69e-06   0.0
          clk_gate_inPipe_bits_singleIn_reg (SNPS_CLOCK_GATE_HIGH_IntToFP_1) 1.91e-06 1.84e-08 1.25e-07 2.05e-06   0.0
      BranchKillableQueue (BranchKillableQueue) 6.52e-05 1.55e-05 6.26e-05 1.43e-04   0.1
        clk_gate__T_3_4_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_4) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
        clk_gate__T_data_reg_0_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_0) 2.57e-06    0.000 3.20e-07 2.89e-06   0.0
        clk_gate__T_data_reg_1_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_12) 2.57e-06    0.000 3.20e-07 2.89e-06   0.0
        clk_gate__T_data_reg_2_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_11) 2.56e-06    0.000 3.20e-07 2.89e-06   0.0
        clk_gate__T_data_reg_3_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_10) 2.57e-06    0.000 2.05e-07 2.77e-06   0.0
        clk_gate__T_data_reg_4_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_9) 2.57e-06    0.000 2.05e-07 2.78e-06   0.0
        clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_5) 2.00e-06 1.29e-08 6.11e-08 2.07e-06   0.0
        clk_gate__T_3_0_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_7) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
        clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_6) 2.00e-06 1.24e-08 6.11e-08 2.07e-06   0.0
        clk_gate__T_3_1_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_8) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
        clk_gate__T_3_2_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_2) 1.99e-06    0.000 7.37e-08 2.06e-06   0.0
        clk_gate__T_3_3_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_3) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
    mem_issue_unit (IssueUnitCollapsing_1) 9.08e-04 5.51e-04 6.51e-04 2.11e-03   1.2
      slots_0 (IssueSlot_16_31)       4.22e-05 9.23e-06 2.89e-05  8.03e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_31_0) 2.56e-06 1.51e-07 2.06e-07 2.92e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_31_1) 2.90e-06 6.43e-07 7.41e-08 3.62e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_31_2) 2.03e-06 4.95e-08 7.37e-08 2.16e-06   0.0
      slots_1 (IssueSlot_16_30)       4.27e-05 1.01e-05 3.04e-05  8.32e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_41) 2.54e-06 1.37e-07 2.80e-07 2.95e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_39) 2.93e-06 6.92e-07 7.41e-08 3.70e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_40) 2.03e-06 4.81e-08 7.37e-08 2.15e-06   0.0
      slots_2 (IssueSlot_16_29)       4.24e-05 9.76e-06 2.95e-05  8.16e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_38) 2.55e-06 1.48e-07 2.06e-07 2.91e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_36) 2.93e-06 6.87e-07 7.41e-08 3.69e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_37) 2.03e-06 4.86e-08 7.37e-08 2.15e-06   0.0
      slots_3 (IssueSlot_16_28)       4.31e-05 1.13e-05 3.18e-05  8.63e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_35) 2.25e-06 1.24e-07 1.24e-07 2.50e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_33) 2.93e-06 6.52e-07 7.41e-08 3.66e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_34) 2.18e-06 4.74e-08 7.37e-08 2.30e-06   0.0
      slots_4 (IssueSlot_16_27)       4.28e-05 1.05e-05 2.95e-05  8.28e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_32) 2.26e-06 1.22e-07 1.24e-07 2.51e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_30) 2.94e-06 6.51e-07 7.41e-08 3.66e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_31) 2.19e-06 5.56e-08 7.37e-08 2.32e-06   0.0
      slots_5 (IssueSlot_16_26)       4.23e-05 1.07e-05 2.93e-05  8.23e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_29) 2.25e-06 1.61e-07 1.24e-07 2.54e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_27) 2.78e-06 6.64e-07 7.41e-08 3.52e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_28) 2.19e-06 5.07e-08 7.37e-08 2.31e-06   0.0
      slots_6 (IssueSlot_16_25)       4.29e-05 1.09e-05 2.92e-05  8.29e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_26) 2.27e-06 1.31e-07 1.24e-07 2.52e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_24) 2.79e-06 6.39e-07 7.41e-08 3.50e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_25) 2.19e-06 5.65e-08 7.37e-08 2.32e-06   0.0
      slots_7 (IssueSlot_16_24)       4.40e-05 1.08e-05 3.09e-05  8.56e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_23) 2.27e-06 1.33e-07 1.24e-07 2.53e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_21) 2.78e-06 5.62e-07 7.41e-08 3.42e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_22) 2.19e-06 5.46e-08 7.37e-08 2.32e-06   0.0
      slots_8 (IssueSlot_16_23)       4.35e-05 1.10e-05 2.90e-05  8.35e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_20) 2.28e-06 1.33e-07 1.24e-07 2.53e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_18) 2.94e-06 6.05e-07 7.41e-08 3.62e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_19) 2.16e-06 6.04e-08 7.37e-08 2.29e-06   0.0
      slots_9 (IssueSlot_16_22)       4.34e-05 1.11e-05 2.99e-05  8.43e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_17) 2.27e-06 1.21e-07 1.24e-07 2.52e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_15) 2.84e-06 6.97e-07 7.41e-08 3.61e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_16) 2.15e-06 5.56e-08 7.37e-08 2.28e-06   0.0
      slots_10 (IssueSlot_16_21)      4.38e-05 1.22e-05 2.88e-05  8.48e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_14) 2.30e-06 1.45e-07 1.99e-07 2.65e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_12) 2.84e-06 6.80e-07 7.41e-08 3.60e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_13) 2.17e-06 6.86e-08 7.37e-08 2.31e-06   0.0
      slots_11 (IssueSlot_16_20)      4.54e-05 1.39e-05 2.89e-05  8.82e-05   0.0
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_11) 2.35e-06 1.91e-07 1.24e-07 2.66e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_9) 2.86e-06 7.65e-07 7.41e-08 3.70e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_10) 2.22e-06 8.17e-08 7.37e-08 2.37e-06   0.0
      slots_12 (IssueSlot_16_19)      5.46e-05 2.26e-05 2.69e-05  1.04e-04   0.1
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_8) 2.65e-06 3.93e-07 1.24e-07 3.17e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_6) 2.97e-06 7.51e-07 7.42e-08 3.80e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_7) 2.39e-06 2.17e-07 7.38e-08 2.68e-06   0.0
      slots_13 (IssueSlot_16_18)      6.13e-05 3.15e-05 2.79e-05  1.21e-04   0.1
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_5) 2.61e-06 5.55e-07 7.39e-08 3.24e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_3) 3.05e-06 8.96e-07 7.43e-08 4.02e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_4) 2.51e-06 3.14e-07 7.39e-08 2.89e-06   0.0
      slots_14 (IssueSlot_16_17)      8.39e-05 5.49e-05 2.96e-05  1.68e-04   0.1
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_0) 3.44e-06 1.04e-06 1.24e-07 4.61e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_1) 3.41e-06 1.08e-06 7.44e-08 4.56e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_17_2) 2.85e-06 6.32e-07 7.41e-08 3.56e-06   0.0
      slots_15 (IssueSlot_16_16)      7.47e-05 4.56e-05 2.97e-05  1.50e-04   0.1
        clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_16_0) 3.18e-06 8.96e-07 1.24e-07 4.20e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_16_1) 3.26e-06 9.40e-07 7.43e-08 4.27e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_16_2) 2.70e-06 5.46e-07 7.40e-08 3.32e-06   0.0
    clk_gate__T_224_reg (SNPS_CLOCK_GATE_HIGH_BoomCore) 1.42e-05 1.82e-05 2.13e-07 3.26e-05   0.0
    ll_wbarb (Arbiter_13)             2.65e-05 3.62e-05 1.74e-05  8.02e-05   0.0
    lsu (LoadStoreUnit)               2.89e-03 1.89e-03 1.68e-03  6.46e-03   3.6
      clk_gate_laq_st_dep_mask_8_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_104) 2.38e-06 3.75e-07 1.24e-07 2.88e-06   0.0
      clk_gate_laq_uop_11_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_290) 2.27e-06 1.03e-07 1.25e-07 2.50e-06   0.0
      clk_gate_laq_is_virtual_13_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_12) 3.23e-06 1.31e-06 1.24e-07 4.67e-06   0.0
      clk_gate_stq_uop_3_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_192) 6.43e-06 4.71e-06 7.53e-08 1.12e-05   0.0
      clk_gate_laq_uop_11_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_78) 2.08e-06 5.98e-08 7.37e-08 2.22e-06   0.0
      clk_gate_laq_uop_4_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_170) 2.24e-06 1.51e-07 7.38e-08 2.46e-06   0.0
      clk_gate_sdq_data_11_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_234) 2.11e-06 2.34e-08 2.05e-07 2.34e-06   0.0
      clk_gate_laq_forwarded_stq_idx_8_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_146) 1.96e-06 1.32e-10 6.11e-08 2.02e-06   0.0
      clk_gate_laq_uop_1_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_38) 2.22e-06 1.48e-07 7.38e-08 2.44e-06   0.0
      clk_gate_laq_st_dep_mask_10_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_106) 2.42e-06 3.97e-07 1.24e-07 2.95e-06   0.0
      clk_gate_laq_uop_8_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_81) 2.07e-06 1.09e-07 1.24e-07 2.31e-06   0.0
      clk_gate_laq_uop_7_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_70) 2.09e-06 5.71e-08 7.37e-08 2.22e-06   0.0
      clk_gate_laq_uop_5_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_48) 2.28e-06 1.15e-07 1.24e-07 2.51e-06   0.0
      clk_gate_laq_forwarded_std_val_14_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_1) 6.11e-06 4.94e-06 7.53e-08 1.11e-05   0.0
      clk_gate_laq_st_dep_mask_3_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_95) 2.44e-06 3.96e-07 1.24e-07 2.96e-06   0.0
      clk_gate_stq_uop_14_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_218) 6.19e-06 5.37e-06 7.53e-08 1.16e-05   0.0
      clk_gate_laq_uop_2_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_43) 2.27e-06 1.06e-07 1.25e-07 2.50e-06   0.0
      clk_gate_sdq_data_5_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_177) 2.61e-06 4.70e-08 2.05e-07 2.86e-06   0.0
      clk_gate_laq_uop_2_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_45) 2.19e-06 6.08e-08 7.37e-08 2.32e-06   0.0
      clk_gate_laq_forwarded_stq_idx_3_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_140) 1.90e-06 1.20e-09 6.11e-08 1.96e-06   0.0
      clk_gate_sdq_data_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_184) 2.02e-06 1.90e-08 1.25e-07 2.16e-06   0.0
      clk_gate_stq_uop_13_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_274) 2.17e-06 1.57e-07 1.89e-07 2.51e-06   0.0
      clk_gate_laq_st_dep_mask_14_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_127) 2.37e-06 3.73e-07 1.24e-07 2.87e-06   0.0
      clk_gate_stq_uop_6_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_224) 2.14e-06 9.32e-08 7.37e-08 2.31e-06   0.0
      clk_gate_stq_uop_5_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_256) 6.11e-06 4.78e-06 7.53e-08 1.10e-05   0.0
      clk_gate_laq_uop_13_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_86) 2.11e-06 5.53e-08 7.37e-08 2.23e-06   0.0
      clk_gate_stq_uop_10_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_263) 2.16e-06 9.22e-08 7.37e-08 2.32e-06   0.0
      clk_gate_laq_forwarded_stq_idx_11_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_149) 1.92e-06    0.000 6.11e-08 1.99e-06   0.0
      clk_gate_laq_tail_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_249) 2.72e-06 2.77e-07 7.41e-08 3.07e-06   0.0
      clk_gate_sdq_data_0_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_169) 2.60e-06 3.12e-08 2.05e-07 2.84e-06   0.0
      clk_gate_stq_uop_3_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_211) 2.14e-06 9.38e-08 7.37e-08 2.30e-06   0.0
      clk_gate_laq_st_dep_mask_7_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_101) 2.43e-06 4.07e-07 1.24e-07 2.96e-06   0.0
      clk_gate_stq_uop_8_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_240) 2.16e-06 9.83e-08 7.37e-08 2.33e-06   0.0
      clk_gate_stq_executed_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_4) 6.02e-06 5.46e-06 7.53e-08 1.16e-05   0.0
      clk_gate_stq_uop_14_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_287) 2.27e-06 1.82e-07 1.24e-07 2.57e-06   0.0
      clk_gate_sdq_data_9_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_181) 2.60e-06 2.37e-08 2.05e-07 2.83e-06   0.0
      clk_gate_stq_uop_0_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_209) 2.19e-06 1.53e-07 1.68e-07 2.51e-06   0.0
      clk_gate_stq_uop_0_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_237) 6.18e-06 5.13e-06 7.53e-08 1.14e-05   0.0
      clk_gate_sdq_data_10_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_180) 2.03e-06 2.42e-08 1.25e-07 2.18e-06   0.0
      clk_gate_laq_forwarded_stq_idx_7_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_145) 1.91e-06 6.78e-11 6.11e-08 1.97e-06   0.0
      clk_gate_stq_uop_11_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_268) 2.27e-06 1.69e-07 1.24e-07 2.57e-06   0.0
      clk_gate_laq_uop_12_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_153) 2.17e-06 1.53e-07 7.38e-08 2.39e-06   0.0
      clk_gate_stq_uop_4_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_242) 2.28e-06 1.81e-07 1.24e-07 2.58e-06   0.0
      forwarding_age_logic (ForwardingAgeLogic) 5.96e-07 1.17e-06 6.30e-06 8.07e-06   0.0
      clk_gate_stq_uop_9_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_257) 2.27e-06 1.72e-07 1.24e-07 2.57e-06   0.0
      clk_gate_laq_uop_14_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_267) 2.21e-06 1.50e-07 7.38e-08 2.43e-06   0.0
      clk_gate_laq_uop_4_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_60) 2.11e-06 6.86e-08 7.37e-08 2.26e-06   0.0
      clk_gate_stq_uop_1_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_191) 2.08e-06 1.71e-07 1.24e-07 2.37e-06   0.0
      clk_gate_stq_uop_8_exception_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_10) 9.82e-06 1.18e-05 1.23e-07 2.18e-05   0.0
      clk_gate_laq_uop_9_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_97) 2.25e-06 1.54e-07 7.38e-08 2.48e-06   0.0
      clk_gate_laq_forwarded_stq_idx_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_154) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_stq_commit_head_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_108) 2.23e-06 9.03e-08 6.09e-08 2.38e-06   0.0
      clk_gate_laq_st_dep_mask_2_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_94) 2.44e-06 3.88e-07 1.24e-07 2.95e-06   0.0
      clk_gate_laq_uop_13_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_159) 2.27e-06 1.02e-07 1.25e-07 2.49e-06   0.0
      clk_gate_sdq_data_4_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_174) 2.61e-06 3.92e-08 2.05e-07 2.85e-06   0.0
      clk_gate_laq_uop_6_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_51) 2.22e-06 1.63e-07 7.38e-08 2.46e-06   0.0
      clk_gate_laq_head_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_248) 2.38e-06 2.38e-07 6.06e-08 2.68e-06   0.0
      clk_gate_stq_executed_2_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_3) 6.02e-06 5.27e-06 7.53e-08 1.14e-05   0.0
      clk_gate_stq_uop_11_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_213) 6.19e-06 5.41e-06 7.53e-08 1.17e-05   0.0
      clk_gate_laq_uop_10_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_131) 2.27e-06 9.05e-08 1.25e-07 2.49e-06   0.0
      clk_gate_laq_forwarded_stq_idx_2_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_138) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_laq_uop_15_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_166) 2.26e-06 9.54e-08 1.25e-07 2.48e-06   0.0
      clk_gate_laq_uop_3_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_46) 2.18e-06 1.82e-07 7.38e-08 2.44e-06   0.0
      clk_gate_stq_uop_7_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_201) 6.11e-06 4.39e-06 7.53e-08 1.06e-05   0.0
      clk_gate_laq_uop_15_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_90) 2.11e-06 6.69e-08 7.37e-08 2.25e-06   0.0
      clk_gate_sdq_data_14_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_185) 2.10e-06 2.04e-08 2.05e-07 2.33e-06   0.0
      dtlb (TLB_0)                    7.58e-05 4.86e-05 1.22e-04  2.47e-04   0.1
        packageanon2_20 (packageanon2_0)    0.000    0.000    0.000    0.000   N/A
        clk_gate_sectored_entries_1_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_7) 2.05e-06    0.000 2.05e-07 2.25e-06   0.0
        clk_gate_sectored_entries_1_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_13) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_special_entry_level_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_12) 2.06e-06    0.000 1.25e-07 2.19e-06   0.0
        clk_gate_sectored_entries_1_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_14) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_sectored_entries_0_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_5) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
        clk_gate_sectored_entries_0_data_3_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_1) 2.30e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_sectored_entries_1_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_10) 2.10e-06    0.000 2.05e-07 2.31e-06   0.0
        clk_gate_superpage_entries_2_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_8) 2.12e-06    0.000 2.05e-07 2.32e-06   0.0
        clk_gate_superpage_entries_3_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_15) 2.22e-06    0.000 2.05e-07 2.43e-06   0.0
        clk_gate_sectored_entries_0_data_2_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_2) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_superpage_entries_0_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_16) 2.12e-06    0.000 2.05e-07 2.32e-06   0.0
        clk_gate_r_sectored_repl_addr_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_0) 2.05e-06    0.000 2.05e-07 2.25e-06   0.0
        clk_gate__T_1389_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_11) 2.00e-06    0.000 6.11e-08 2.06e-06   0.0
        clk_gate_sectored_entries_0_data_1_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_3) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_superpage_entries_3_valid_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_0_14) 2.16e-06 6.47e-08 7.37e-08 2.30e-06   0.0
        clk_gate_sectored_entries_1_tag_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_6) 2.17e-06    0.000 1.25e-07 2.29e-06   0.0
        clk_gate_sectored_entries_0_data_0_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_4) 2.31e-06    0.000 2.05e-07 2.51e-06   0.0
        clk_gate_superpage_entries_1_level_reg (SNPS_CLOCK_GATE_HIGH_TLB_0_9) 2.12e-06    0.000 2.05e-07 2.32e-06   0.0
        packageanon2_3 (packageanon2_17)    0.000    0.000    0.000    0.000   N/A
        packageanon2_4 (packageanon2_16)    0.000    0.000    0.000    0.000   N/A
        packageanon2_5 (packageanon2_15)    0.000    0.000    0.000    0.000   N/A
        packageanon2_6 (packageanon2_14)    0.000    0.000    0.000    0.000   N/A
        packageanon2_7 (packageanon2_13)    0.000    0.000    0.000    0.000   N/A
        packageanon2_10 (packageanon2_10)    0.000    0.000    0.000    0.000   N/A
        packageanon2_11 (packageanon2_9)    0.000    0.000 1.86e-08 1.86e-08   0.0
        packageanon2_12 (packageanon2_8)    0.000    0.000    0.000    0.000   N/A
        packageanon2_13 (packageanon2_7)    0.000    0.000    0.000    0.000   N/A
        packageanon2_14 (packageanon2_6)    0.000    0.000 1.86e-08 1.86e-08   0.0
        packageanon2_15 (packageanon2_5)    0.000    0.000    0.000    0.000   N/A
        packageanon2_16 (packageanon2_4)    0.000    0.000    0.000    0.000   N/A
        packageanon2_17 (packageanon2_3)    0.000    0.000    0.000    0.000   N/A
        packageanon2_18 (packageanon2_2)    0.000    0.000    0.000    0.000   N/A
        packageanon2_19 (packageanon2_1)    0.000    0.000    0.000    0.000   N/A
      clk_gate_laq_uop_8_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_72) 2.11e-06 6.97e-08 7.37e-08 2.26e-06   0.0
      clk_gate_laq_uop_0_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_18) 2.22e-06 1.55e-07 7.38e-08 2.45e-06   0.0
      clk_gate_laq_st_dep_mask_13_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_110) 2.42e-06 3.89e-07 1.24e-07 2.94e-06   0.0
      clk_gate_laq_uop_7_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_63) 2.28e-06 1.08e-07 1.24e-07 2.51e-06   0.0
      clk_gate_stq_execute_head_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_254) 4.52e-06 2.48e-06 5.57e-08 7.06e-06   0.0
      clk_gate_laq_forwarded_stq_idx_10_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_148) 1.91e-06    0.000 6.11e-08 1.97e-06   0.0
      clk_gate_stq_uop_2_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_189) 6.17e-06 4.36e-06 7.53e-08 1.06e-05   0.0
      clk_gate_laq_uop_10_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_76) 2.12e-06 5.61e-08 7.37e-08 2.25e-06   0.0
      clk_gate_laq_uop_4_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_171) 2.28e-06 1.16e-07 1.24e-07 2.52e-06   0.0
      clk_gate_laq_allocated_7_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_2) 6.02e-06 4.64e-06 7.53e-08 1.07e-05   0.0
      clk_gate_laq_st_dep_mask_6_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_99) 2.44e-06 3.78e-07 1.24e-07 2.94e-06   0.0
      clk_gate_sdq_data_8_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_178) 2.59e-06 2.39e-08 2.05e-07 2.82e-06   0.0
      clk_gate_laq_uop_1_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_39) 2.07e-06 1.03e-07 1.25e-07 2.30e-06   0.0
      clk_gate_laq_forwarded_stq_idx_6_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_144) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_laq_uop_6_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_68) 2.09e-06 5.55e-08 7.37e-08 2.22e-06   0.0
      clk_gate_stq_uop_15_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_14) 2.13e-06 1.09e-07 7.37e-08 2.31e-06   0.0
      clk_gate_stq_uop_12_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_283) 2.15e-06 8.61e-08 7.37e-08 2.31e-06   0.0
      clk_gate_stq_tail_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_251) 4.17e-06 1.14e-06 2.07e-07 5.52e-06   0.0
      clk_gate_stq_uop_13_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_217) 6.43e-06 4.81e-06 7.53e-08 1.13e-05   0.0
      clk_gate_stq_uop_5_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_222) 2.15e-06 9.36e-08 7.37e-08 2.32e-06   0.0
      clk_gate_laq_forwarded_stq_idx_14_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_152) 1.92e-06    0.000 6.11e-08 1.99e-06   0.0
      clk_gate_laq_uop_1_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_41) 2.14e-06 5.86e-08 7.37e-08 2.27e-06   0.0
      clk_gate_stq_uop_9_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_207) 6.44e-06 5.45e-06 7.53e-08 1.20e-05   0.0
      clk_gate_laq_st_dep_mask_1_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_93) 2.43e-06 3.89e-07 1.24e-07 2.95e-06   0.0
      clk_gate_sdq_data_3_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_289) 2.59e-06 2.35e-08 2.05e-07 2.82e-06   0.0
      clk_gate_stq_uop_2_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_198) 2.16e-06 8.95e-08 7.37e-08 2.32e-06   0.0
      clk_gate_stq_uop_7_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_227) 2.13e-06 8.92e-08 7.37e-08 2.29e-06   0.0
      clk_gate_laq_forwarded_stq_idx_1_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_137) 1.96e-06    0.000 6.11e-08 2.02e-06   0.0
      clk_gate_stq_uop_13_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_275) 2.27e-06 1.85e-07 1.24e-07 2.58e-06   0.0
      clk_gate_laq_is_uncacheable_0_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_13) 5.43e-06 3.72e-06 2.07e-07 9.36e-06   0.0
      clk_gate_sdq_data_13_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_183) 2.60e-06 2.54e-08 2.05e-07 2.83e-06   0.0
      clk_gate_stq_uop_6_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_262) 2.28e-06 2.04e-07 1.24e-07 2.61e-06   0.0
      clk_gate_stq_uop_10_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_264) 2.43e-06 2.15e-07 2.06e-07 2.85e-06   0.0
      clk_gate_laq_uop_11_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_291) 2.23e-06 1.70e-07 7.38e-08 2.47e-06   0.0
      clk_gate_stq_uop_4_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_195) 6.42e-06 4.53e-06 7.53e-08 1.10e-05   0.0
      clk_gate_laq_uop_12_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_82) 2.08e-06 5.31e-08 7.37e-08 2.21e-06   0.0
      clk_gate_stq_allocated_9_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_0_5) 3.52e-06 1.55e-06 1.24e-07 5.20e-06   0.0
      clk_gate_laq_st_dep_mask_12_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_109) 2.42e-06 4.04e-07 1.24e-07 2.95e-06   0.0
      clk_gate_stq_uop_3_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_232) 2.27e-06 1.76e-07 1.24e-07 2.57e-06   0.0
      clk_gate_stq_uop_8_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_243) 2.27e-06 1.80e-07 1.24e-07 2.58e-06   0.0
      clk_gate_stq_head_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_250) 2.11e-06 1.01e-07 6.09e-08 2.28e-06   0.0
      clk_gate_stq_uop_0_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_176) 2.27e-06 1.72e-07 1.24e-07 2.56e-06   0.0
      clk_gate_laq_uop_8_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_79) 2.21e-06 1.43e-07 7.38e-08 2.43e-06   0.0
      clk_gate_laq_st_dep_mask_5_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_135) 2.44e-06 3.70e-07 1.24e-07 2.93e-06   0.0
      clk_gate_laq_uop_12_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_155) 2.27e-06 1.02e-07 1.25e-07 2.50e-06   0.0
      clk_gate_sdq_data_7_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_210) 2.59e-06 2.01e-08 2.05e-07 2.81e-06   0.0
      clk_gate_laq_uop_5_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_47) 2.25e-06 1.58e-07 7.38e-08 2.48e-06   0.0
      clk_gate_laq_addr_reg_10_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_27) 2.78e-06 2.25e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_addr_reg_11_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_26) 2.77e-06 2.02e-07 2.06e-07 3.18e-06   0.0
      clk_gate_laq_addr_reg_12_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_25) 2.78e-06 2.15e-07 2.06e-07 3.20e-06   0.0
      clk_gate_laq_addr_reg_13_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_24) 2.82e-06 3.09e-07 3.20e-07 3.45e-06   0.0
      clk_gate_laq_addr_reg_14_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_23) 2.80e-06 2.60e-07 3.20e-07 3.38e-06   0.0
      clk_gate_laq_addr_reg_15_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_22) 2.20e-06 2.30e-07 2.06e-07 2.63e-06   0.0
      clk_gate_saq_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_126) 2.57e-06 9.93e-08 2.05e-07 2.88e-06   0.0
      clk_gate_saq_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_125) 2.58e-06 1.14e-07 2.05e-07 2.90e-06   0.0
      clk_gate_saq_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_124) 2.27e-06 2.15e-08 2.05e-07 2.49e-06   0.0
      clk_gate_laq_forwarded_stq_idx_5_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_143) 1.91e-06    0.000 6.11e-08 1.97e-06   0.0
      clk_gate_saq_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_123) 2.56e-06 4.40e-08 2.05e-07 2.81e-06   0.0
      clk_gate_saq_addr_reg_4_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_122) 2.27e-06 1.55e-08 2.05e-07 2.49e-06   0.0
      clk_gate_stq_uop_15_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_238) 6.11e-06 4.83e-06 7.53e-08 1.10e-05   0.0
      clk_gate_saq_addr_reg_5_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_121) 2.28e-06 1.22e-07 2.05e-07 2.61e-06   0.0
      clk_gate_saq_addr_reg_6_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_120) 2.58e-06 1.13e-07 2.05e-07 2.90e-06   0.0
      clk_gate_saq_addr_reg_7_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_119) 2.57e-06 9.81e-08 2.05e-07 2.87e-06   0.0
      clk_gate_saq_addr_reg_8_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_118) 2.57e-06 1.01e-07 2.05e-07 2.88e-06   0.0
      clk_gate_saq_addr_reg_9_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_117) 2.57e-06 9.43e-08 2.05e-07 2.87e-06   0.0
      clk_gate_laq_uop_2_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_42) 2.18e-06 1.57e-07 7.38e-08 2.41e-06   0.0
      clk_gate_laq_uop_3_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_58) 2.15e-06 7.27e-08 7.37e-08 2.30e-06   0.0
      clk_gate_laq_uop_9_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_98) 2.07e-06 1.00e-07 1.25e-07 2.29e-06   0.0
      clk_gate_laq_uop_6_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_52) 2.28e-06 9.56e-08 1.24e-07 2.50e-06   0.0
      clk_gate_stq_uop_10_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_226) 6.17e-06 4.52e-06 7.53e-08 1.08e-05   0.0
      clk_gate_laq_forwarded_stq_idx_13_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_151) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_laq_st_dep_mask_0_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_92) 2.43e-06 3.83e-07 1.24e-07 2.94e-06   0.0
      clk_gate_laq_uop_3_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_162) 2.28e-06 1.09e-07 1.24e-07 2.51e-06   0.0
      clk_gate_sdq_data_2_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_284) 2.60e-06 3.39e-08 2.05e-07 2.84e-06   0.0
      clk_gate_stq_uop_6_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_199) 6.61e-06 4.94e-06 7.53e-08 1.16e-05   0.0
      clk_gate_laq_uop_14_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_88) 2.11e-06 6.63e-08 7.37e-08 2.25e-06   0.0
      clk_gate_laq_st_dep_mask_9_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_105) 2.42e-06 3.82e-07 1.24e-07 2.93e-06   0.0
      clk_gate_stdf_clr_bsy_brmask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_281) 1.97e-06    0.000 1.62e-07 2.13e-06   0.0
      clk_gate_laq_forwarded_stq_idx_0_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_136) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_laq_uop_0_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_19) 2.07e-06 1.01e-07 1.25e-07 2.30e-06   0.0
      clk_gate_sdq_data_12_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_182) 2.60e-06 2.09e-08 2.05e-07 2.82e-06   0.0
      clk_gate_laq_forwarded_stq_idx_9_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_147) 1.90e-06    0.000 6.11e-08 1.96e-06   0.0
      clk_gate_stq_uop_14_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_285) 2.13e-06 8.31e-08 7.37e-08 2.29e-06   0.0
      clk_gate_saq_addr_reg_10_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_116) 2.58e-06 1.07e-07 2.05e-07 2.89e-06   0.0
      clk_gate_saq_addr_reg_11_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_115) 2.58e-06 1.06e-07 2.05e-07 2.89e-06   0.0
      clk_gate_saq_addr_reg_12_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_114) 2.18e-06 1.28e-08 1.25e-07 2.32e-06   0.0
      clk_gate_saq_addr_reg_13_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_113) 2.26e-06 2.25e-08 2.05e-07 2.49e-06   0.0
      clk_gate_saq_addr_reg_14_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_112) 2.57e-06 9.99e-08 2.05e-07 2.87e-06   0.0
      clk_gate_saq_addr_reg_15_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_111) 2.57e-06 9.76e-08 2.05e-07 2.87e-06   0.0
      clk_gate_laq_st_dep_mask_11_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_107) 2.42e-06 3.80e-07 1.24e-07 2.93e-06   0.0
      clk_gate_stq_uop_1_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_187) 6.18e-06 4.99e-06 7.53e-08 1.12e-05   0.0
      clk_gate_stq_uop_11_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_278) 2.14e-06 9.34e-08 7.37e-08 2.30e-06   0.0
      clk_gate_laq_forwarded_std_val_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_5) 6.11e-06 5.32e-06 7.53e-08 1.15e-05   0.0
      clk_gate_stq_uop_4_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_219) 2.16e-06 9.63e-08 7.37e-08 2.33e-06   0.0
      clk_gate_laq_st_dep_mask_4_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_96) 2.43e-06 3.87e-07 1.24e-07 2.94e-06   0.0
      clk_gate_stq_uop_9_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_255) 2.16e-06 1.75e-07 1.89e-07 2.53e-06   0.0
      clk_gate_laq_uop_5_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_64) 2.11e-06 6.86e-08 7.37e-08 2.26e-06   0.0
      clk_gate_stq_uop_15_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_15) 2.08e-06 1.94e-07 1.24e-07 2.40e-06   0.0
      clk_gate_sdq_data_6_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_175) 2.61e-06 3.22e-08 2.05e-07 2.85e-06   0.0
      clk_gate_stq_uop_1_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_188) 2.13e-06 9.40e-08 7.37e-08 2.30e-06   0.0
      clk_gate_laq_forwarded_stq_idx_4_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_142) 1.90e-06 6.93e-11 6.11e-08 1.96e-06   0.0
      clk_gate_stq_uop_12_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_270) 2.27e-06 1.67e-07 1.24e-07 2.56e-06   0.0
      clk_gate_laq_uop_13_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_158) 2.22e-06 1.62e-07 7.38e-08 2.46e-06   0.0
      clk_gate_stq_uop_12_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_215) 6.43e-06 4.98e-06 7.53e-08 1.15e-05   0.0
      clk_gate_stq_uop_5_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_253) 2.08e-06 1.69e-07 1.24e-07 2.37e-06   0.0
      clk_gate_laq_uop_10_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_130) 2.23e-06 1.56e-07 7.38e-08 2.46e-06   0.0
      clk_gate_stq_committed_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_11) 3.39e-06 1.32e-06 1.24e-07 4.83e-06   0.0
      clk_gate_laq_uop_0_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_21) 2.19e-06 5.90e-08 7.37e-08 2.32e-06   0.0
      clk_gate_stq_uop_8_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_204) 6.17e-06 4.55e-06 7.53e-08 1.08e-05   0.0
      clk_gate_laq_uop_15_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_165) 2.21e-06 1.46e-07 7.38e-08 2.43e-06   0.0
      clk_gate_laq_st_dep_mask_15_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_129) 2.43e-06 3.64e-07 1.24e-07 2.92e-06   0.0
      clk_gate_laq_uop_9_pdst_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_74) 2.11e-06 6.81e-08 7.37e-08 2.25e-06   0.0
      clk_gate_stq_uop_2_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_200) 2.28e-06 1.80e-07 1.24e-07 2.58e-06   0.0
      clk_gate_laq_addr_reg_0_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_37) 2.79e-06 2.11e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_addr_reg_1_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_36) 2.79e-06 2.12e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_addr_reg_2_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_35) 2.36e-06 2.34e-07 2.06e-07 2.80e-06   0.0
      clk_gate_laq_allocated_0_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_8) 6.20e-06 6.95e-06 7.53e-08 1.32e-05   0.0
      clk_gate_laq_addr_reg_3_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_34) 2.37e-06 2.47e-07 2.06e-07 2.82e-06   0.0
      clk_gate_stq_uop_7_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_228) 2.08e-06 1.76e-07 1.24e-07 2.38e-06   0.0
      clk_gate_laq_addr_reg_4_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_33) 2.80e-06 2.14e-07 2.06e-07 3.22e-06   0.0
      clk_gate_laq_forwarded_stq_idx_12_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_150) 1.91e-06    0.000 6.11e-08 1.97e-06   0.0
      clk_gate_laq_addr_reg_5_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_32) 2.80e-06 2.08e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_addr_reg_6_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_31) 2.78e-06 2.27e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_uop_14_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_272) 2.27e-06 1.01e-07 1.25e-07 2.49e-06   0.0
      clk_gate_laq_addr_reg_7_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_30) 2.79e-06 2.17e-07 2.06e-07 3.21e-06   0.0
      clk_gate_laq_addr_reg_8_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_29) 2.79e-06 2.21e-07 2.06e-07 3.22e-06   0.0
      clk_gate_laq_addr_reg_9_ (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_28) 2.80e-06 2.94e-07 2.80e-07 3.37e-06   0.0
      clk_gate_sdq_data_1_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_282) 2.60e-06 3.96e-08 2.05e-07 2.84e-06   0.0
      clk_gate_laq_uop_7_br_mask_reg (SNPS_CLOCK_GATE_HIGH_LoadStoreUnit_61) 2.22e-06 1.49e-07 7.38e-08 2.44e-06   0.0
    fp_pipeline (FpPipeline)          2.25e-03 1.26e-03 5.16e-03  8.66e-03   4.9
      ll_wbarb (Arbiter_12)           9.90e-06 1.74e-05 1.52e-05  4.25e-05   0.0
      fp_issue_unit (IssueUnitCollapsing) 3.85e-04 1.67e-04 4.31e-04 9.83e-04   0.6
        slots_0 (IssueSlot_15)        2.13e-05 3.48e-06 1.70e-05  4.17e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_15_1) 2.82e-06 5.80e-07 7.41e-08 3.47e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_15_0) 2.09e-06 4.30e-08 7.37e-08 2.21e-06   0.0
        slots_1 (IssueSlot_14)        2.11e-05 4.02e-06 1.84e-05  4.35e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_39) 2.83e-06 6.53e-07 7.41e-08 3.55e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_41) 2.09e-06 4.37e-08 7.37e-08 2.21e-06   0.0
        slots_2 (IssueSlot_13)        2.01e-05 2.77e-06 1.63e-05  3.92e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_36) 2.83e-06 6.78e-07 7.41e-08 3.58e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_38) 2.09e-06 5.23e-08 7.37e-08 2.22e-06   0.0
        slots_3 (IssueSlot_12)        2.03e-05 3.11e-06 1.69e-05  4.03e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_33) 2.82e-06 6.51e-07 7.41e-08 3.55e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_35) 2.35e-06 3.51e-08 2.06e-07 2.59e-06   0.0
        slots_4 (IssueSlot_11)        2.05e-05 2.87e-06 1.68e-05  4.02e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_30) 2.82e-06 6.17e-07 7.41e-08 3.51e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_32) 2.37e-06 2.59e-07 2.06e-07 2.84e-06   0.0
        slots_5 (IssueSlot_10)        2.11e-05 3.43e-06 1.71e-05  4.16e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_27) 2.82e-06 6.31e-07 7.41e-08 3.53e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_29) 2.37e-06 2.52e-07 2.06e-07 2.83e-06   0.0
        slots_6 (IssueSlot_9)         2.07e-05 3.13e-06 1.73e-05  4.11e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_24) 2.82e-06 5.93e-07 7.41e-08 3.49e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_26) 2.37e-06 2.48e-07 2.06e-07 2.83e-06   0.0
        slots_7 (IssueSlot_8)         2.05e-05 3.08e-06 1.77e-05  4.13e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_21) 2.82e-06 5.72e-07 7.41e-08 3.46e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_23) 2.37e-06 2.45e-07 2.06e-07 2.82e-06   0.0
        slots_8 (IssueSlot_7)         2.10e-05 2.98e-06 1.78e-05  4.18e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_18) 2.82e-06 6.15e-07 7.41e-08 3.51e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_20) 2.26e-06 2.47e-07 2.06e-07 2.72e-06   0.0
        slots_9 (IssueSlot_6)         2.07e-05 3.38e-06 1.71e-05  4.12e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_15) 2.81e-06 6.23e-07 7.41e-08 3.50e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_17) 2.26e-06 2.38e-07 2.06e-07 2.71e-06   0.0
        slots_10 (IssueSlot_5)        2.03e-05 3.10e-06 1.68e-05  4.01e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_12) 2.80e-06 5.78e-07 7.41e-08 3.45e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_14) 2.26e-06 2.46e-07 2.06e-07 2.71e-06   0.0
        slots_11 (IssueSlot_4)        2.07e-05 3.42e-06 1.75e-05  4.16e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_9) 2.81e-06 6.12e-07 7.41e-08 3.49e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_11) 2.26e-06 2.42e-07 2.06e-07 2.71e-06   0.0
        slots_12 (IssueSlot_3)        2.12e-05 3.81e-06 1.70e-05  4.20e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_6) 2.80e-06 6.02e-07 7.41e-08 3.48e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_8) 2.26e-06 2.51e-07 2.06e-07 2.72e-06   0.0
        slots_13 (IssueSlot_2)        2.07e-05 3.61e-06 1.94e-05  4.37e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_3) 2.81e-06 6.34e-07 7.41e-08 3.52e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_5) 2.20e-06 2.59e-07 2.06e-07 2.67e-06   0.0
        slots_14 (IssueSlot_1)        2.70e-05 1.72e-05 1.95e-05  6.37e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_1) 2.80e-06 6.04e-07 7.41e-08 3.48e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_1_0) 2.20e-06 2.49e-07 2.06e-07 2.65e-06   0.0
        slots_15 (IssueSlot_0)        2.57e-05 1.29e-05 2.05e-05  5.91e-05   0.0
          clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_0_1) 2.85e-06 5.61e-07 7.41e-08 3.49e-06   0.0
          clk_gate_slot_uop_fp_val_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_0_0) 2.12e-06 6.61e-08 1.24e-07 2.31e-06   0.0
      fregister_read (RegisterRead)   7.19e-04 1.58e-04 3.12e-05  9.09e-04   0.5
        RegisterReadDecode (RegisterReadDecode)    0.000    0.000 1.16e-06 1.16e-06   0.0
      fpiu_unit (FPUExeUnit)          6.02e-04 1.84e-04 3.33e-03  4.11e-03   2.3
        BranchKillableQueue (BranchKillableQueue_1) 4.26e-05 2.69e-06 9.99e-05 1.45e-04   0.1
          clk_gate__T_3_4_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_4) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_0_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_0) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
          clk_gate__T_2_5_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_1) 2.31e-06 1.96e-07 7.38e-08 2.58e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_1_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_16) 2.59e-06    0.000 3.20e-07 2.91e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_2_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_15) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_3_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_14) 2.59e-06    0.000 3.20e-07 2.91e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_4_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_13) 2.59e-06    0.000 3.20e-07 2.91e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_5_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_12) 2.59e-06    0.000 3.20e-07 2.91e-06   0.0
          clk_gate__T_uop_dst_rtype_reg_6_ (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_11) 2.59e-06    0.000 3.20e-07 2.91e-06   0.0
          clk_gate__T_3_5_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_5) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
          clk_gate_value_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_7) 2.00e-06 1.31e-08 6.11e-08 2.07e-06   0.0
          clk_gate__T_3_0_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_2) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
          clk_gate_value_1_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_8) 2.00e-06 1.20e-08 6.11e-08 2.07e-06   0.0
          clk_gate__T_3_6_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_6) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
          clk_gate__T_3_1_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_3) 2.02e-06    0.000 7.37e-08 2.10e-06   0.0
          clk_gate__T_3_2_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_9) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
          clk_gate__T_3_3_reg (SNPS_CLOCK_GATE_HIGH_BranchKillableQueue_1_10) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
        fpu (FPUUnit)                 4.35e-04 7.01e-05 1.87e-03  2.38e-03   1.3
          fpu (FPU)                   9.96e-05 4.60e-05 1.86e-03  2.01e-03   1.1
            fp_decoder (UOPCodeFPUDecoder_0)    0.000    0.000 3.92e-06 3.92e-06   0.0
            clk_gate_fpiu_outPipe_bits_2_exc_reg (SNPS_CLOCK_GATE_HIGH_FPU_0) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_fpiu_outPipe_bits_toint_reg (SNPS_CLOCK_GATE_HIGH_FPU_2) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
            sfma (FPUFMAPipe_1)       1.88e-05 3.65e-06 3.35e-04  3.58e-04   0.2
              clk_gate_in_in3_reg (SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_1) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
              fma (MulAddRecFNPipe_1) 8.63e-06    0.000 3.30e-04  3.39e-04   0.2
                mulAddRecFNToRaw_preMul (MulAddRecFNToRaw_preMul_1)    0.000    0.000 4.84e-05 4.84e-05   0.0
                roundRawFNToRecFN (RoundRawFNToRecFN_1)    0.000    0.000 4.02e-05 4.02e-05   0.0
                clk_gate_roundingMode_stage0_reg (SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_1) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
                mulAddRecFNToRaw_postMul (MulAddRecFNToRaw_postMul_1)    0.000    0.000 8.98e-05 8.98e-05   0.1
                clk_gate__T_29_reg (SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1_0) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
              clk_gate__T_7_exc_reg (SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_1_0) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
            dfma (FPUFMAPipe)         1.72e-05    0.000 1.24e-03  1.26e-03   0.7
              clk_gate__T_12_exc_reg (SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_0) 2.01e-06    0.000 1.25e-07 2.13e-06   0.0
              clk_gate_in_in3_reg (SNPS_CLOCK_GATE_HIGH_FPUFMAPipe_2) 2.02e-06    0.000 2.05e-07 2.22e-06   0.0
              fma (MulAddRecFNPipe)   8.57e-06    0.000 1.23e-03  1.24e-03   0.7
                mulAddRecFNToRaw_preMul (MulAddRecFNToRaw_preMul)    0.000    0.000 8.73e-05 8.73e-05   0.0
                mulAddRecFNToRaw_postMul (MulAddRecFNToRaw_postMul)    0.000    0.000 2.32e-04 2.32e-04   0.1
                clk_gate_roundingMode_stage0_reg (SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_1) 1.96e-06    0.000 1.25e-07 2.08e-06   0.0
                roundRawFNToRecFN (RoundRawFNToRecFN)    0.000    0.000 8.28e-05 8.28e-05   0.0
                clk_gate__T_29_reg (SNPS_CLOCK_GATE_HIGH_MulAddRecFNPipe_0) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
            FMADecoder_1 (FMADecoder_1)    0.000    0.000 5.69e-07 5.69e-07   0.0
            fpiu (FPToInt)            2.07e-06    0.000 1.56e-04  1.58e-04   0.1
              dcmp (CompareRecFN)        0.000    0.000 1.62e-05  1.62e-05   0.0
              RecFNToIN (RecFNToIN)      0.000    0.000 7.81e-05  7.81e-05   0.0
              clk_gate_in_in2_reg (SNPS_CLOCK_GATE_HIGH_FPToInt) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
              RecFNToIN_1 (RecFNToIN_1)    0.000    0.000 3.55e-06 3.55e-06   0.0
            FMADecoder (FMADecoder_2)    0.000    0.000 4.07e-07  4.07e-07   0.0
            fpmu (FPToFP)             1.76e-05    0.000 6.38e-05  8.14e-05   0.0
              RecFNToRecFN (RecFNToRecFN_0)    0.000    0.000 2.29e-05 2.29e-05   0.0
                RoundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_4_0)    0.000    0.000 2.27e-05 2.27e-05   0.0
              clk_gate__T_71_data_reg (SNPS_CLOCK_GATE_HIGH_FPToFP_3) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
              clk_gate_inPipe_bits_wflags_reg (SNPS_CLOCK_GATE_HIGH_FPToFP_0) 2.06e-06    0.000 7.37e-08 2.14e-06   0.0
              clk_gate__T_73_exc_reg (SNPS_CLOCK_GATE_HIGH_FPToFP_2) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
              clk_gate__T_75_exc_reg (SNPS_CLOCK_GATE_HIGH_FPToFP_1) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
            clk_gate_fpiu_outPipe_bits_1_toint_reg (SNPS_CLOCK_GATE_HIGH_FPU_1) 2.07e-06    0.000 7.37e-08 2.14e-06   0.0
        fdivsqrt (FDivSqrtUnit)       1.06e-04 3.08e-05 1.24e-03  1.38e-03   0.8
          fdiv_decoder (UOPCodeFDivDecoder)    0.000    0.000 3.60e-08 3.60e-08   0.0
          RecFNToRecFN (RecFNToRecFN_1_1)    0.000    0.000 1.38e-06 1.38e-06   0.0
            RoundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_5_1)    0.000    0.000 1.07e-06 1.07e-06   0.0
          downvert_d2s (RecFNToRecFN_2)    0.000    0.000 2.74e-05 2.74e-05   0.0
            RoundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_4_1)    0.000    0.000 2.71e-05 2.71e-05   0.0
          divsqrt (DivSqrtRecF64)     7.40e-05 2.53e-05 1.16e-03  1.26e-03   0.7
            ds (DivSqrtRecF64_mulAddZ31) 5.54e-05 7.30e-08 2.69e-04 3.24e-04   0.2
              roundRawFNToRecFN (RoundRawFNToRecFN_2)    0.000    0.000 5.17e-05 5.17e-05   0.0
                roundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_7)    0.000    0.000 5.17e-05 5.17e-05   0.0
              divSqrtRecF64ToRaw (DivSqrtRecF64ToRaw_mulAddZ31) 5.54e-05 7.30e-08 2.17e-04 2.72e-04   0.2
                clk_gate_sqrtOp_PA_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_4) 2.03e-06    0.000 1.88e-07 2.22e-06   0.0
                clk_gate_cycleNum_C_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_13) 2.01e-06 1.96e-08 6.11e-08 2.10e-06   0.0
                clk_gate_nextMulAdd9A_A_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_6) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
                clk_gate_cycleNum_B_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_12) 2.01e-06 2.03e-08 6.11e-08 2.10e-06   0.0
                clk_gate_sExp_PC_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_3) 2.02e-06    0.000 7.37e-08 2.09e-06   0.0
                clk_gate_sigT_E_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_18) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
                clk_gate_hiSqrR0_A_sqrt_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_1) 2.14e-06    0.000 7.37e-08 2.21e-06   0.0
                clk_gate_sigX1_B_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_10) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
                clk_gate_cycleNum_A_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_11) 2.12e-06 1.29e-08 6.11e-08 2.19e-06   0.0
                clk_gate_roundingMode_PB_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_19) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
                clk_gate_fractR0_A_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_2) 2.14e-06    0.000 7.37e-08 2.22e-06   0.0
                clk_gate_roundingMode_PA_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_20) 2.11e-06    0.000 1.99e-07 2.31e-06   0.0
                clk_gate_nextMulAdd9B_A_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_8) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
                clk_gate_sqrSigma1_C_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_14) 2.17e-06    0.000 2.05e-07 2.38e-06   0.0
                clk_gate_ESqrR1_B_sqrt_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_9) 2.13e-06    0.000 2.05e-07 2.34e-06   0.0
                clk_gate_sqrtOp_PC_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_0) 2.03e-06    0.000 7.37e-08 2.11e-06   0.0
                clk_gate_ER1_B_sqrt_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_7) 2.08e-06    0.000 1.25e-07 2.20e-06   0.0
                clk_gate_cycleNum_E_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_22) 1.99e-06 1.98e-08 6.11e-08 2.07e-06   0.0
                clk_gate_sigXN_C_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_16) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
                clk_gate_partNegSigma0_A_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_5) 1.96e-06    0.000 1.25e-07 2.09e-06   0.0
                clk_gate_sqrtOp_PB_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_21) 2.14e-06    0.000 6.11e-08 2.20e-06   0.0
                clk_gate_fractA_PA_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_15) 2.17e-06    0.000 2.42e-07 2.41e-06   0.0
                clk_gate_u_C_sqrt_reg (SNPS_CLOCK_GATE_HIGH_DivSqrtRecF64ToRaw_mulAddZ31_17) 2.13e-06    0.000 2.05e-07 2.34e-06   0.0
            mul (Mul54)               1.32e-05    0.000 8.89e-04  9.02e-04   0.5
              clk_gate_reg_result_s3_reg (SNPS_CLOCK_GATE_HIGH_Mul54_0) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
              clk_gate_reg_b_s2_reg (SNPS_CLOCK_GATE_HIGH_Mul54_1) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
              clk_gate_reg_a_s1_reg (SNPS_CLOCK_GATE_HIGH_Mul54_2) 2.11e-06    0.000 1.25e-07 2.23e-06   0.0
              clk_gate_reg_b_s1_reg (SNPS_CLOCK_GATE_HIGH_Mul54_3) 2.17e-06    0.000 7.37e-08 2.24e-06   0.0
          clk_gate_r_out_uop_pdst_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_0) 2.07e-06    0.000 2.05e-07 2.27e-06   0.0
          clk_gate_r_divsqrt_uop_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_5) 2.02e-06    0.000 2.05e-07 2.22e-06   0.0
          clk_gate_r_buffer_req_uop_ctrl_rf_wen_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_4) 2.02e-06    0.000 3.54e-07 2.38e-06   0.0
          RecFNToRecFN_1 (RecFNToRecFN_1_0)    0.000    0.000 2.10e-06 2.10e-06   0.0
            RoundAnyRawFNToRecFN (RoundAnyRawFNToRecFN_5_0)    0.000    0.000 1.77e-06 1.77e-06   0.0
          clk_gate_r_buffer_req_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_3) 2.79e-06 5.65e-07 7.41e-08 3.43e-06   0.0
          clk_gate_r_divsqrt_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_1) 2.79e-06 5.57e-07 7.41e-08 3.42e-06   0.0
          clk_gate_r_out_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_FDivSqrtUnit_2) 2.77e-06 5.65e-07 7.41e-08 3.41e-06   0.0
      fregfile (RegisterFileSynthesizable) 2.32e-04 2.29e-04 1.27e-03 1.73e-03   1.0
        clk_gate_regfile_reg_0_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_0) 2.55e-06    0.000 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_1_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_64) 2.32e-06 7.01e-10 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_2_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_63) 2.65e-06 8.89e-10 2.05e-07 2.86e-06   0.0
        clk_gate_regfile_reg_3_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_62) 2.66e-06 7.32e-10 2.05e-07 2.86e-06   0.0
        clk_gate_regfile_reg_4_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_61) 2.55e-06 5.97e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_5_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_60) 2.55e-06 8.52e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_6_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_59) 2.32e-06 5.58e-10 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_7_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_58) 2.58e-06 7.71e-10 2.05e-07 2.78e-06   0.0
        clk_gate_regfile_reg_8_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_57) 2.31e-06 7.82e-10 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_9_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_56) 2.67e-06 7.32e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_10_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_55) 2.66e-06 8.11e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_11_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_54) 2.66e-06 8.84e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_12_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_53) 2.66e-06 6.41e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_13_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_52) 2.52e-06 5.38e-11 6.11e-08 2.58e-06   0.0
        clk_gate_regfile_reg_14_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_51) 2.58e-06 6.76e-10 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_15_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_50) 2.59e-06 7.55e-10 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_16_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_49) 3.78e-06 4.88e-06 2.17e-07 8.88e-06   0.0
        clk_gate_regfile_reg_17_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_48) 2.56e-06 7.02e-10 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_18_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_47) 2.55e-06 7.36e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_19_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_46) 2.61e-06 5.66e-10 1.25e-07 2.74e-06   0.0
        clk_gate_regfile_reg_20_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_45) 2.67e-06 7.51e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_21_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_44) 2.55e-06 7.47e-10 2.05e-07 2.75e-06   0.0
        clk_gate_regfile_reg_22_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_43) 2.31e-06 6.10e-10 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_23_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_42) 2.58e-06 6.22e-10 2.05e-07 2.78e-06   0.0
        clk_gate_regfile_reg_24_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_41) 2.56e-06 7.59e-10 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_25_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_40) 2.56e-06 8.75e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_26_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_39) 2.55e-06 9.30e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_27_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_38) 2.57e-06 7.90e-10 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_28_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_37) 2.56e-06 7.52e-10 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_29_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_36) 2.56e-06 7.95e-10 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_30_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_35) 2.58e-06 6.30e-10 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_31_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_34) 2.58e-06 6.65e-10 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_32_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_33) 2.67e-06 6.69e-10 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_33_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_32) 2.32e-06    0.000 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_34_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_31) 2.65e-06    0.000 2.05e-07 2.86e-06   0.0
        clk_gate_regfile_reg_35_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_30) 2.31e-06    0.000 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_36_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_29) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
        clk_gate_regfile_reg_37_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_28) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
        clk_gate_regfile_reg_38_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_27) 2.55e-06    0.000 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_39_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_26) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
        clk_gate_regfile_reg_40_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_25) 2.31e-06    0.000 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_41_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_24) 2.55e-06    0.000 2.05e-07 2.75e-06   0.0
        clk_gate_regfile_reg_42_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_23) 2.31e-06    0.000 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_43_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_22) 2.66e-06    0.000 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_44_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_21) 2.56e-06    0.000 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_45_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_20) 2.56e-06    0.000 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_46_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_19) 2.62e-06    0.000 1.25e-07 2.74e-06   0.0
        clk_gate_regfile_reg_47_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_18) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_48_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_17) 2.67e-06    0.000 2.05e-07 2.87e-06   0.0
        clk_gate_regfile_reg_49_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_16) 2.60e-06    0.000 1.25e-07 2.73e-06   0.0
        clk_gate_regfile_reg_50_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_15) 2.55e-06    0.000 2.05e-07 2.75e-06   0.0
        clk_gate_regfile_reg_51_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_14) 2.57e-06    0.000 2.05e-07 2.78e-06   0.0
        clk_gate_regfile_reg_52_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_13) 2.61e-06    0.000 1.25e-07 2.73e-06   0.0
        clk_gate_regfile_reg_53_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_12) 2.32e-06    0.000 2.05e-07 2.52e-06   0.0
        clk_gate_regfile_reg_54_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_11) 2.51e-06    0.000 1.25e-07 2.64e-06   0.0
        clk_gate_regfile_reg_55_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_10) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_56_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_9) 2.55e-06    0.000 2.05e-07 2.76e-06   0.0
        clk_gate_regfile_reg_57_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_8) 2.58e-06    0.000 2.05e-07 2.78e-06   0.0
        clk_gate_regfile_reg_58_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_7) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
        clk_gate_regfile_reg_59_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_6) 2.57e-06    0.000 2.05e-07 2.77e-06   0.0
        clk_gate_regfile_reg_60_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_5) 2.58e-06    0.000 2.05e-07 2.79e-06   0.0
        clk_gate_regfile_reg_61_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_4) 2.58e-06    0.000 2.05e-07 2.78e-06   0.0
        clk_gate_regfile_reg_62_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_3) 2.19e-06    0.000 2.05e-07 2.40e-06   0.0
        clk_gate_regfile_reg_63_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_2) 2.58e-06    0.000 2.05e-07 2.79e-06   0.0
    ftq_arb (Arbiter_14)              2.65e-06 4.16e-06 7.08e-07  7.52e-06   0.0
    iregister_read (RegisterRead_1)   2.47e-03 3.29e-04 2.51e-04  3.05e-03   1.7
      RegisterReadDecode (RegisterReadDecode_1) 2.34e-06 2.87e-06 1.96e-06 7.17e-06   0.0
      RegisterReadDecode_1 (RegisterReadDecode_2) 2.69e-05 3.57e-05 8.63e-06 7.12e-05   0.0
      RegisterReadDecode_2 (RegisterReadDecode_3) 3.90e-06 5.87e-06 1.02e-05 2.00e-05   0.0
    rob (Rob)                         1.48e-03 9.67e-04 7.54e-04  3.21e-03   1.8
      clk_gate_rob_fflags_1_reg_18_ (SNPS_CLOCK_GATE_HIGH_Rob_220) 2.02e-06 2.50e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_uop_1_16_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_26) 2.12e-06 9.09e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_fflags_1_reg_19_ (SNPS_CLOCK_GATE_HIGH_Rob_219) 2.02e-06 2.55e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_uop_1_28_fp_val_reg (SNPS_CLOCK_GATE_HIGH_Rob_281) 2.15e-06 1.34e-07 1.48e-07 2.43e-06   0.0
      clk_gate_rob_uop_1_12_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_35) 2.23e-06 7.49e-08 1.24e-07 2.43e-06   0.0
      clk_gate_rob_fflags_reg_10_ (SNPS_CLOCK_GATE_HIGH_Rob_260) 2.00e-06 2.98e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_uop__25_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_72) 2.16e-06 9.35e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_fflags_reg_11_ (SNPS_CLOCK_GATE_HIGH_Rob_259) 1.99e-06 2.55e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_reg_12_ (SNPS_CLOCK_GATE_HIGH_Rob_258) 2.00e-06 2.65e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_13_ (SNPS_CLOCK_GATE_HIGH_Rob_257) 2.00e-06 2.43e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_14_ (SNPS_CLOCK_GATE_HIGH_Rob_256) 2.00e-06 2.89e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_15_ (SNPS_CLOCK_GATE_HIGH_Rob_255) 2.00e-06 2.36e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_reg_16_ (SNPS_CLOCK_GATE_HIGH_Rob_254) 2.02e-06 2.80e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_uop_1_21_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_17) 2.13e-06 6.39e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_fflags_reg_17_ (SNPS_CLOCK_GATE_HIGH_Rob_253) 2.05e-06 2.36e-08 6.11e-08 2.14e-06   0.0
      clk_gate_rob_fflags_reg_18_ (SNPS_CLOCK_GATE_HIGH_Rob_252) 2.02e-06 2.64e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_fflags_reg_19_ (SNPS_CLOCK_GATE_HIGH_Rob_251) 2.03e-06 2.93e-08 6.11e-08 2.12e-06   0.0
      clk_gate_rob_uop__8_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_147) 2.17e-06 9.04e-08 7.37e-08 2.34e-06   0.0
      clk_gate_rob_fflags_1_reg_20_ (SNPS_CLOCK_GATE_HIGH_Rob_218) 1.99e-06 2.28e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_1_reg_21_ (SNPS_CLOCK_GATE_HIGH_Rob_217) 1.99e-06 2.62e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_22_ (SNPS_CLOCK_GATE_HIGH_Rob_216) 2.02e-06 2.60e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_fflags_1_reg_23_ (SNPS_CLOCK_GATE_HIGH_Rob_215) 1.99e-06 2.65e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_5_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_48) 2.16e-06 8.87e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_fflags_1_reg_24_ (SNPS_CLOCK_GATE_HIGH_Rob_214) 1.97e-06 2.92e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_uop_1_0_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_58) 2.12e-06 9.90e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_fflags_1_reg_25_ (SNPS_CLOCK_GATE_HIGH_Rob_213) 1.97e-06 2.79e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_fflags_1_reg_26_ (SNPS_CLOCK_GATE_HIGH_Rob_212) 1.97e-06 2.81e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_fflags_1_reg_27_ (SNPS_CLOCK_GATE_HIGH_Rob_211) 1.99e-06 2.93e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_28_ (SNPS_CLOCK_GATE_HIGH_Rob_210) 2.00e-06 2.55e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_1_reg_29_ (SNPS_CLOCK_GATE_HIGH_Rob_209) 1.98e-06 2.47e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_uop__21_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_81) 2.26e-06 5.67e-08 7.37e-08 2.39e-06   0.0
      clk_gate_rob_uop__25_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_73) 2.27e-06 6.88e-08 7.37e-08 2.41e-06   0.0
      clk_gate_rob_uop_1_3_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_53) 2.13e-06 7.08e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop__12_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_119) 2.12e-06 8.28e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_fflags_reg_20_ (SNPS_CLOCK_GATE_HIGH_Rob_250) 1.99e-06 2.67e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop__30_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_63) 2.25e-06 1.20e-07 1.24e-07 2.50e-06   0.0
      clk_gate_r_xcpt_uop_rob_idx_reg (SNPS_CLOCK_GATE_HIGH_Rob_205) 1.93e-06 1.95e-09 1.99e-07 2.13e-06   0.0
      clk_gate_rob_fflags_reg_21_ (SNPS_CLOCK_GATE_HIGH_Rob_249) 1.99e-06 2.40e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_uop_1_18_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_22) 2.33e-06 8.93e-08 7.37e-08 2.49e-06   0.0
      clk_gate_rob_fflags_reg_22_ (SNPS_CLOCK_GATE_HIGH_Rob_248) 1.99e-06 2.64e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_13_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_32) 2.14e-06 8.59e-08 7.37e-08 2.30e-06   0.0
      clk_gate_rob_fflags_reg_23_ (SNPS_CLOCK_GATE_HIGH_Rob_247) 1.99e-06 2.53e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_reg_24_ (SNPS_CLOCK_GATE_HIGH_Rob_246) 1.98e-06 2.64e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_reg_25_ (SNPS_CLOCK_GATE_HIGH_Rob_245) 1.98e-06 3.20e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_reg_26_ (SNPS_CLOCK_GATE_HIGH_Rob_244) 1.97e-06 2.92e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_fflags_reg_27_ (SNPS_CLOCK_GATE_HIGH_Rob_243) 1.98e-06 2.90e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_reg_28_ (SNPS_CLOCK_GATE_HIGH_Rob_242) 2.00e-06 2.86e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_uop_1_11_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_37) 2.23e-06 8.58e-08 1.24e-07 2.44e-06   0.0
      clk_gate_rob_fflags_reg_29_ (SNPS_CLOCK_GATE_HIGH_Rob_241) 2.00e-06 2.65e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_1_reg_30_ (SNPS_CLOCK_GATE_HIGH_Rob_208) 1.97e-06 2.55e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_fflags_1_reg_31_ (SNPS_CLOCK_GATE_HIGH_Rob_207) 1.98e-06 2.56e-08 6.11e-08 2.06e-06   0.0
      clk_gate_rob_uop__22_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_78) 2.13e-06 8.73e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_uop_1_28_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_273) 2.16e-06 8.33e-08 7.37e-08 2.31e-06   0.0
      clk_gate_rob_uop_1_23_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_12) 2.33e-06 9.08e-08 7.37e-08 2.49e-06   0.0
      clk_gate_rob_uop_1_20_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_19) 2.29e-06 1.26e-07 1.99e-07 2.62e-06   0.0
      clk_gate_rob_uop__5_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_168) 2.21e-06 9.10e-08 7.37e-08 2.37e-06   0.0
      clk_gate_rob_uop__0_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_203) 2.13e-06 9.12e-08 7.37e-08 2.30e-06   0.0
      clk_gate_rob_uop_1_2_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_54) 2.12e-06 1.00e-07 7.37e-08 2.30e-06   0.0
      clk_gate_rob_fflags_reg_30_ (SNPS_CLOCK_GATE_HIGH_Rob_240) 2.00e-06 2.68e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_31_ (SNPS_CLOCK_GATE_HIGH_Rob_239) 2.00e-06 2.38e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_9_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_40) 2.12e-06 8.58e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop__20_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_83) 2.29e-06 9.27e-08 1.48e-07 2.53e-06   0.0
      clk_gate_rob_uop__24_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_75) 2.25e-06 9.52e-08 1.24e-07 2.47e-06   0.0
      clk_gate_rob_uop_1_2_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_55) 2.13e-06 7.35e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop_1_10_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_38) 2.15e-06 9.09e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop__16_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_91) 2.17e-06 7.83e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop_1_10_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_39) 2.28e-06 5.75e-08 1.24e-07 2.46e-06   0.0
      clk_gate_rob_uop_1_9_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_41) 2.29e-06 7.74e-08 1.24e-07 2.49e-06   0.0
      clk_gate_rob_uop_1_20_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_18) 2.16e-06 8.73e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop__26_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_70) 2.11e-06 8.82e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop__2_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_189) 2.13e-06 8.48e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop_1_17_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_25) 2.07e-06 7.18e-08 1.24e-07 2.27e-06   0.0
      clk_gate_rob_uop__3_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_178) 2.62e-06 3.07e-07 2.06e-07 3.13e-06   0.0
      clk_gate_rob_uop__9_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_140) 2.17e-06 8.64e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_30_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_279) 2.16e-06 8.21e-08 7.37e-08 2.31e-06   0.0
      clk_gate_rob_uop_1_6_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_46) 2.11e-06 8.22e-08 7.37e-08 2.26e-06   0.0
      clk_gate_rob_uop__2_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_185) 2.39e-06 2.72e-07 2.06e-07 2.86e-06   0.0
      clk_gate_rob_uop_1_30_fp_val_reg (SNPS_CLOCK_GATE_HIGH_Rob_280) 2.08e-06 4.33e-08 7.37e-08 2.20e-06   0.0
      clk_gate_rob_uop__23_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_77) 2.26e-06 8.26e-08 7.37e-08 2.42e-06   0.0
      clk_gate_rob_uop_1_1_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_57) 2.32e-06 1.67e-07 2.39e-07 2.73e-06   0.0
      clk_gate_rob_uop__1_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_192) 2.65e-06 3.05e-07 2.80e-07 3.24e-06   0.0
      clk_gate_rob_uop__15_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_94) 2.63e-06 3.39e-07 2.80e-07 3.25e-06   0.0
      clk_gate_rob_uop_1_26_flush_on_commit_reg (SNPS_CLOCK_GATE_HIGH_Rob_0) 2.41e-06 3.71e-08 2.06e-07 2.66e-06   0.0
      clk_gate_rob_uop__13_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_112) 2.20e-06 8.96e-08 7.37e-08 2.36e-06   0.0
      clk_gate_rob_uop__0_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_199) 2.52e-06 3.02e-07 2.06e-07 3.02e-06   0.0
      clk_gate_rob_uop__16_ftq_idx_reg (SNPS_CLOCK_GATE_HIGH_Rob_90) 2.26e-06 7.41e-08 7.37e-08 2.41e-06   0.0
      clk_gate_rob_uop__14_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_101) 2.52e-06 3.24e-07 2.80e-07 3.12e-06   0.0
      clk_gate_rob_uop_1_19_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_20) 2.33e-06 8.88e-08 7.37e-08 2.49e-06   0.0
      clk_gate_rob_uop_1_14_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_30) 2.10e-06 7.94e-08 7.37e-08 2.25e-06   0.0
      clk_gate_rob_uop_1_8_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_43) 2.13e-06 5.50e-08 7.37e-08 2.26e-06   0.0
      clk_gate_rob_uop__13_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_108) 2.41e-06 3.10e-07 2.80e-07 3.00e-06   0.0
      clk_gate_rob_uop__28_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_66) 2.11e-06 8.54e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop__12_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_115) 2.62e-06 2.92e-07 2.06e-07 3.11e-06   0.0
      clk_gate_rob_uop__23_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_76) 2.11e-06 8.28e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop_1_29_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_276) 2.16e-06 8.80e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_24_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_10) 2.17e-06 8.96e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_16_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_27) 2.42e-06 8.10e-08 2.06e-07 2.71e-06   0.0
      clk_gate_rob_uop__11_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_122) 2.66e-06 3.36e-07 2.80e-07 3.27e-06   0.0
      clk_gate_rob_uop__0_dst_rtype_reg (SNPS_CLOCK_GATE_HIGH_Rob_7) 3.72e-06 3.08e-06 7.46e-08 6.88e-06   0.0
      clk_gate_rob_uop__6_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_161) 2.12e-06 9.14e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_fflags_1_reg_0_ (SNPS_CLOCK_GATE_HIGH_Rob_238) 1.99e-06 2.92e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop__1_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_196) 2.18e-06 9.27e-08 7.37e-08 2.35e-06   0.0
      clk_gate_rob_fflags_1_reg_1_ (SNPS_CLOCK_GATE_HIGH_Rob_237) 1.99e-06 2.59e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_1_reg_2_ (SNPS_CLOCK_GATE_HIGH_Rob_236) 1.99e-06 2.93e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop__10_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_129) 2.55e-06 3.87e-07 2.80e-07 3.21e-06   0.0
      clk_gate_rob_fflags_1_reg_3_ (SNPS_CLOCK_GATE_HIGH_Rob_235) 1.99e-06 2.84e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_3_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_52) 2.16e-06 1.01e-07 7.37e-08 2.34e-06   0.0
      clk_gate_rob_fflags_1_reg_4_ (SNPS_CLOCK_GATE_HIGH_Rob_234) 2.00e-06 2.77e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_1_reg_5_ (SNPS_CLOCK_GATE_HIGH_Rob_233) 1.99e-06 2.69e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_25_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_9) 2.13e-06 7.22e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_fflags_1_reg_6_ (SNPS_CLOCK_GATE_HIGH_Rob_232) 2.00e-06 2.66e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_7_ (SNPS_CLOCK_GATE_HIGH_Rob_231) 2.00e-06 2.55e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_1_reg_8_ (SNPS_CLOCK_GATE_HIGH_Rob_230) 2.02e-06 2.28e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_uop__22_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_79) 2.46e-06 6.81e-08 1.24e-07 2.65e-06   0.0
      clk_gate_rob_uop_1_0_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_59) 2.28e-06 6.01e-08 1.24e-07 2.47e-06   0.0
      clk_gate_rob_fflags_1_reg_9_ (SNPS_CLOCK_GATE_HIGH_Rob_229) 1.99e-06 2.51e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop__10_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_133) 2.13e-06 8.58e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_uop_1_11_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_36) 2.11e-06 8.81e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop__17_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_88) 2.12e-06 8.37e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop__29_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_65) 2.26e-06 6.44e-08 7.37e-08 2.40e-06   0.0
      clk_gate_rob_uop_1_7_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_45) 2.23e-06 8.94e-08 1.24e-07 2.44e-06   0.0
      clk_gate_rob_val__0_reg (SNPS_CLOCK_GATE_HIGH_Rob_5) 9.98e-06 8.18e-06 2.10e-07 1.84e-05   0.0
      clk_gate_rob_uop__20_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_82) 2.12e-06 9.60e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_uop_1_26_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_274) 2.16e-06 8.51e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop_1_21_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_16) 2.17e-06 9.50e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_15_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_29) 2.10e-06 7.32e-08 1.48e-07 2.32e-06   0.0
      clk_gate_rob_uop__27_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_68) 2.12e-06 9.38e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop_1_19_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_21) 2.25e-06 1.49e-07 1.99e-07 2.60e-06   0.0
      clk_gate_rob_head_reg (SNPS_CLOCK_GATE_HIGH_Rob_272) 3.17e-06 6.25e-07 5.99e-08 3.86e-06   0.0
      clk_gate_rob_uop__3_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_182) 2.21e-06 9.40e-08 7.37e-08 2.38e-06   0.0
      clk_gate_rob_uop__30_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_62) 2.18e-06 8.58e-08 7.37e-08 2.34e-06   0.0
      clk_gate_rob_uop_1_24_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_11) 2.23e-06 4.81e-08 1.24e-07 2.40e-06   0.0
      clk_gate_rob_uop_1_27_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_Rob_278) 2.29e-06 7.76e-08 1.24e-07 2.49e-06   0.0
      clk_gate_rob_uop_1_31_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_277) 3.46e-06 2.80e-06 8.49e-08 6.35e-06   0.0
      clk_gate_rob_uop_1_7_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_44) 2.16e-06 8.41e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop__19_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_85) 2.27e-06 1.62e-07 1.99e-07 2.64e-06   0.0
      clk_gate_rob_exception_reg (SNPS_CLOCK_GATE_HIGH_Rob_2) 7.57e-06 5.68e-06 2.09e-07 1.35e-05   0.0
      clk_gate_rob_uop__19_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_84) 2.12e-06 8.51e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop__14_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_105) 2.17e-06 7.78e-08 7.37e-08 2.32e-06   0.0
      clk_gate_rob_uop__28_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_67) 2.26e-06 9.14e-08 1.24e-07 2.47e-06   0.0
      clk_gate_rob_uop_1_6_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_47) 2.27e-06 7.08e-08 1.24e-07 2.47e-06   0.0
      clk_gate_rob_uop_1_15_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_28) 2.10e-06 8.80e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_uop__29_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_64) 2.17e-06 8.57e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_14_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_31) 2.23e-06 1.11e-07 1.99e-07 2.54e-06   0.0
      clk_gate_rob_uop__24_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_74) 2.12e-06 8.30e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop_1_18_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_23) 2.29e-06 6.74e-08 1.24e-07 2.48e-06   0.0
      clk_gate_rob_uop_1_25_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_8) 2.16e-06 9.00e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop__9_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_136) 2.52e-06 2.82e-07 2.06e-07 3.01e-06   0.0
      clk_gate_rob_uop__7_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_154) 2.17e-06 8.62e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_23_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_13) 2.22e-06 5.11e-08 1.24e-07 2.40e-06   0.0
      clk_gate_rob_tail_reg (SNPS_CLOCK_GATE_HIGH_Rob_271) 3.45e-06 1.08e-06 5.92e-08 4.59e-06   0.0
      clk_gate_rob_uop_1_4_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_50) 2.17e-06 1.03e-07 7.37e-08 2.35e-06   0.0
      clk_gate_rob_uop__8_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_143) 2.56e-06 3.78e-07 3.20e-07 3.25e-06   0.0
      clk_gate_rob_uop__18_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_87) 2.25e-06 8.78e-08 1.24e-07 2.46e-06   0.0
      clk_gate_rob_fflags_reg_0_ (SNPS_CLOCK_GATE_HIGH_Rob_270) 1.99e-06 2.75e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_reg_1_ (SNPS_CLOCK_GATE_HIGH_Rob_269) 1.99e-06 3.04e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop_1_29_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_283) 2.09e-06 6.27e-08 7.37e-08 2.22e-06   0.0
      clk_gate_rob_fflags_reg_2_ (SNPS_CLOCK_GATE_HIGH_Rob_268) 1.99e-06 2.43e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_uop__7_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_150) 2.53e-06 3.08e-07 2.80e-07 3.12e-06   0.0
      clk_gate_rob_fflags_reg_3_ (SNPS_CLOCK_GATE_HIGH_Rob_267) 2.00e-06 2.47e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_4_ (SNPS_CLOCK_GATE_HIGH_Rob_266) 2.00e-06 2.85e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_exception_1_reg (SNPS_CLOCK_GATE_HIGH_Rob_4) 7.34e-06 5.45e-06 2.09e-07 1.30e-05   0.0
      clk_gate_rob_val_1_0_reg (SNPS_CLOCK_GATE_HIGH_Rob_6) 9.37e-06 7.48e-06 2.10e-07 1.71e-05   0.0
      clk_gate_rob_fflags_reg_5_ (SNPS_CLOCK_GATE_HIGH_Rob_265) 2.00e-06 3.07e-08 6.11e-08 2.10e-06   0.0
      clk_gate_rob_fflags_reg_6_ (SNPS_CLOCK_GATE_HIGH_Rob_264) 2.00e-06 2.77e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_fflags_reg_7_ (SNPS_CLOCK_GATE_HIGH_Rob_263) 2.00e-06 2.87e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_uop__11_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_126) 2.18e-06 8.60e-08 7.37e-08 2.34e-06   0.0
      clk_gate_rob_fflags_reg_8_ (SNPS_CLOCK_GATE_HIGH_Rob_262) 1.99e-06 2.76e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_uop__27_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_69) 2.27e-06 8.11e-08 7.37e-08 2.42e-06   0.0
      clk_gate_rob_uop_1_5_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_49) 2.22e-06 5.86e-08 1.24e-07 2.41e-06   0.0
      clk_gate_rob_fflags_reg_9_ (SNPS_CLOCK_GATE_HIGH_Rob_261) 2.00e-06 2.64e-08 6.11e-08 2.09e-06   0.0
      clk_gate_rob_uop__6_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_157) 2.64e-06 3.45e-07 3.20e-07 3.30e-06   0.0
      clk_gate_rob_uop_1_17_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_24) 2.19e-06 1.01e-07 1.48e-07 2.44e-06   0.0
      clk_gate_rob_uop_1_12_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_34) 2.11e-06 9.91e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_uop__18_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_86) 2.12e-06 7.88e-08 7.37e-08 2.27e-06   0.0
      clk_gate_rob_bsy_1_reg (SNPS_CLOCK_GATE_HIGH_Rob_3) 9.20e-06 6.68e-06 2.10e-07 1.61e-05   0.0
      clk_gate_rob_uop__5_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_164) 2.64e-06 3.59e-07 2.80e-07 3.28e-06   0.0
      clk_gate_r_xcpt_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_206) 2.80e-06 6.10e-07 7.41e-08 3.48e-06   0.0
      clk_gate_rob_uop__21_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_80) 2.17e-06 8.41e-08 7.37e-08 2.33e-06   0.0
      clk_gate_rob_uop_1_13_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_33) 2.07e-06 6.59e-08 1.24e-07 2.26e-06   0.0
      clk_gate_rob_uop__4_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_171) 2.68e-06 4.18e-07 3.20e-07 3.42e-06   0.0
      clk_gate_rob_uop_1_27_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_275) 2.33e-06 9.06e-08 7.37e-08 2.50e-06   0.0
      clk_gate_rob_uop_1_22_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_14) 2.16e-06 8.23e-08 7.37e-08 2.31e-06   0.0
      clk_gate_rob_uop__4_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_175) 2.21e-06 1.02e-07 7.37e-08 2.39e-06   0.0
      clk_gate_rob_uop_1_22_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_15) 2.15e-06 1.20e-07 1.48e-07 2.42e-06   0.0
      clk_gate_rob_uop_1_1_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_56) 2.12e-06 9.01e-08 7.37e-08 2.28e-06   0.0
      clk_gate_rob_uop__31_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_60) 2.12e-06 9.25e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_uop__17_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_89) 2.25e-06 9.62e-08 1.24e-07 2.48e-06   0.0
      clk_gate_rob_uop_1_8_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_42) 2.12e-06 9.41e-08 7.37e-08 2.29e-06   0.0
      clk_gate_rob_bsy_reg (SNPS_CLOCK_GATE_HIGH_Rob_1) 9.59e-06 7.09e-06 2.10e-07 1.69e-05   0.0
      clk_gate_rob_uop__26_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_71) 2.26e-06 7.31e-08 7.37e-08 2.41e-06   0.0
      clk_gate_rob_fflags_1_reg_10_ (SNPS_CLOCK_GATE_HIGH_Rob_228) 1.99e-06 2.44e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_uop_1_4_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_51) 2.12e-06 9.15e-08 1.24e-07 2.34e-06   0.0
      clk_gate_rob_fflags_1_reg_11_ (SNPS_CLOCK_GATE_HIGH_Rob_227) 1.99e-06 2.72e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_12_ (SNPS_CLOCK_GATE_HIGH_Rob_226) 1.99e-06 3.17e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_13_ (SNPS_CLOCK_GATE_HIGH_Rob_225) 1.99e-06 2.44e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_fflags_1_reg_14_ (SNPS_CLOCK_GATE_HIGH_Rob_224) 1.99e-06 2.75e-08 6.11e-08 2.07e-06   0.0
      clk_gate_rob_uop__15_br_mask_reg (SNPS_CLOCK_GATE_HIGH_Rob_98) 2.11e-06 8.04e-08 7.37e-08 2.26e-06   0.0
      clk_gate_rob_fflags_1_reg_15_ (SNPS_CLOCK_GATE_HIGH_Rob_223) 2.00e-06 2.46e-08 6.11e-08 2.08e-06   0.0
      clk_gate_rob_fflags_1_reg_16_ (SNPS_CLOCK_GATE_HIGH_Rob_222) 2.02e-06 2.52e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_fflags_1_reg_17_ (SNPS_CLOCK_GATE_HIGH_Rob_221) 2.02e-06 2.36e-08 6.11e-08 2.11e-06   0.0
      clk_gate_rob_uop__31_uopc_reg (SNPS_CLOCK_GATE_HIGH_Rob_61) 2.26e-06 5.91e-08 7.37e-08 2.39e-06   0.0
      clk_gate_rob_uop_1_31_stale_pdst_reg (SNPS_CLOCK_GATE_HIGH_Rob_282) 2.28e-06 6.51e-08 1.24e-07 2.47e-06   0.0
    fp_rename_stage (RenameStage_1)   1.15e-03 1.11e-03 8.41e-04  3.10e-03   1.7
      freelist (RenameFreeList_1)     2.29e-04 1.22e-04 1.81e-04  5.31e-04   0.3
        clk_gate_br_alloc_lists_1_reg (SNPS_CLOCK_GATE_HIGH_RenameFreeList_1) 5.79e-06 5.04e-06 2.07e-07 1.10e-05   0.0
        clk_gate_free_list_reg (SNPS_CLOCK_GATE_HIGH_RenameFreeList_1_0) 2.39e-06 2.48e-07 1.47e-07 2.79e-06   0.0
      busytable (RenameBusyTable_1)   3.41e-05 4.59e-05 3.66e-05  1.17e-04   0.1
        clk_gate_busy_table_reg (SNPS_CLOCK_GATE_HIGH_RenameBusyTable_1_0) 2.06e-06 2.93e-08 7.37e-08 2.16e-06   0.0
      clk_gate_ren2_uops_1_lrs2_rtype_reg (SNPS_CLOCK_GATE_HIGH_RenameStage_1) 1.32e-05 1.70e-05 2.13e-07 3.04e-05   0.0
      maptable (RenameMapTable_1)     6.79e-04 7.70e-04 5.96e-04  2.05e-03   1.1
        clk_gate_br_snapshots_4_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_43) 2.86e-06 4.76e-07 2.06e-07 3.54e-06   0.0
        clk_gate_map_table_0_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_34) 2.19e-06 1.54e-07 6.09e-08 2.40e-06   0.0
        clk_gate_map_table_2_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_32) 2.19e-06 1.44e-07 6.09e-08 2.39e-06   0.0
        clk_gate_map_table_4_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_30) 2.19e-06 1.49e-07 6.09e-08 2.40e-06   0.0
        clk_gate_br_snapshots_3_28_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_44) 3.14e-06 7.72e-07 2.06e-07 4.12e-06   0.0
        clk_gate_map_table_6_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_28) 2.19e-06 1.54e-07 6.09e-08 2.40e-06   0.0
        clk_gate_br_snapshots_6_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_45) 2.62e-06 2.17e-07 2.06e-07 3.05e-06   0.0
        clk_gate_map_table_11_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_23) 2.15e-06 1.45e-07 6.09e-08 2.36e-06   0.0
        clk_gate_map_table_8_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_26) 2.25e-06 1.73e-07 7.38e-08 2.50e-06   0.0
        clk_gate_br_snapshots_2_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_37) 3.32e-06 9.48e-07 2.06e-07 4.48e-06   0.0
        clk_gate_map_table_13_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_21) 2.32e-06 1.92e-07 7.38e-08 2.59e-06   0.0
        clk_gate_map_table_15_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_19) 2.17e-06 1.60e-07 6.09e-08 2.39e-06   0.0
        clk_gate_map_table_21_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_13) 2.21e-06 1.62e-07 6.09e-08 2.44e-06   0.0
        clk_gate_map_table_17_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_17) 2.22e-06 1.41e-07 6.09e-08 2.42e-06   0.0
        clk_gate_map_table_23_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_11) 2.17e-06 1.46e-07 6.09e-08 2.38e-06   0.0
        clk_gate_map_table_19_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_15) 2.17e-06 1.56e-07 6.09e-08 2.39e-06   0.0
        clk_gate_map_table_25_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_9) 2.17e-06 1.35e-07 6.09e-08 2.37e-06   0.0
        clk_gate_map_table_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_3) 2.20e-06 1.50e-07 6.09e-08 2.41e-06   0.0
        clk_gate_map_table_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_7) 2.20e-06 1.32e-07 6.09e-08 2.39e-06   0.0
        clk_gate_br_snapshots_1_27_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_41) 3.57e-06 1.29e-06 2.06e-07 5.06e-06   0.0
        clk_gate_map_table_29_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_5) 2.20e-06 1.44e-07 6.09e-08 2.40e-06   0.0
        clk_gate_br_snapshots_0_0_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_2) 3.97e-06 1.50e-06 2.06e-07 5.68e-06   0.0
        clk_gate_br_snapshots_7_0_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_35) 2.47e-06 5.53e-08 2.05e-07 2.73e-06   0.0
        clk_gate_map_table_1_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_33) 2.19e-06 1.56e-07 6.09e-08 2.41e-06   0.0
        clk_gate_map_table_3_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_31) 2.19e-06 1.51e-07 6.09e-08 2.40e-06   0.0
        clk_gate_map_table_5_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_29) 2.19e-06 1.54e-07 6.09e-08 2.40e-06   0.0
        clk_gate_map_table_10_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_24) 2.32e-06 1.92e-07 7.38e-08 2.59e-06   0.0
        clk_gate_map_table_7_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_27) 2.19e-06 1.53e-07 6.09e-08 2.40e-06   0.0
        clk_gate_map_table_12_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_22) 2.15e-06 1.46e-07 6.09e-08 2.35e-06   0.0
        clk_gate_map_table_9_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_25) 2.19e-06 1.43e-07 6.09e-08 2.39e-06   0.0
        clk_gate_map_table_14_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_20) 2.15e-06 1.50e-07 6.09e-08 2.36e-06   0.0
        clk_gate_map_table_20_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_14) 2.17e-06 1.53e-07 6.09e-08 2.38e-06   0.0
        clk_gate_map_table_16_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_18) 2.22e-06 1.50e-07 6.09e-08 2.43e-06   0.0
        clk_gate_br_snapshots_5_31_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_42) 2.71e-06 2.94e-07 2.06e-07 3.21e-06   0.0
        clk_gate_map_table_22_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_12) 2.22e-06 1.54e-07 6.09e-08 2.44e-06   0.0
        clk_gate_map_table_18_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_16) 2.17e-06 1.54e-07 6.09e-08 2.39e-06   0.0
        clk_gate_map_table_24_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_10) 2.22e-06 1.58e-07 6.09e-08 2.44e-06   0.0
        clk_gate_map_table_30_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_4) 2.32e-06 1.73e-07 7.38e-08 2.57e-06   0.0
        clk_gate_map_table_26_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_8) 2.30e-06 1.81e-07 7.38e-08 2.56e-06   0.0
        clk_gate_map_table_28_reg (SNPS_CLOCK_GATE_HIGH_RenameMapTable_1_6) 2.20e-06 1.51e-07 6.09e-08 2.41e-06   0.0
    int_issue_unit (IssueUnitCollapsing_2) 1.50e-03 1.19e-03 9.27e-04 3.62e-03   2.0
      slots_10 (IssueSlot_16_5)       7.91e-05 4.69e-05 3.60e-05  1.62e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_13) 3.54e-06 1.07e-06 2.06e-07 4.81e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_12) 3.08e-06 8.33e-07 7.43e-08 3.99e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_14) 2.42e-06 3.74e-07 7.39e-08 2.87e-06   0.0
      slots_11 (IssueSlot_16_4)       8.36e-05 5.39e-05 3.47e-05  1.72e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_10) 3.78e-06 1.27e-06 2.06e-07 5.26e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_9) 3.11e-06 8.98e-07 7.43e-08 4.09e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_11) 2.52e-06 4.80e-07 7.40e-08 3.07e-06   0.0
      slots_12 (IssueSlot_16_3)       9.38e-05 6.37e-05 3.71e-05  1.95e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_7) 3.85e-06 1.40e-06 2.06e-07 5.46e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_6) 3.12e-06 8.99e-07 7.43e-08 4.09e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_8) 2.66e-06 4.66e-07 7.40e-08 3.20e-06   0.0
      slots_13 (IssueSlot_16_2)       1.06e-04 7.46e-05 3.46e-05  2.16e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_4) 3.43e-06 1.92e-06 1.24e-07 5.48e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_3) 3.30e-06 1.09e-06 7.44e-08 4.46e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_5) 2.87e-06 6.05e-07 7.41e-08 3.55e-06   0.0
      slots_14 (IssueSlot_16_1)       1.46e-04 1.16e-04 3.48e-05  2.97e-04   0.2
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_2) 4.19e-06 3.01e-06 1.24e-07 7.33e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_1) 3.66e-06 1.36e-06 7.46e-08 5.09e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_0) 3.28e-06 9.99e-07 7.43e-08 4.36e-06   0.0
      slots_15 (IssueSlot_16_0)       1.55e-04 1.17e-04 3.77e-05  3.09e-04   0.2
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_0_2) 4.28e-06 2.51e-06 1.24e-07 6.92e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_0_1) 3.69e-06 1.35e-06 7.46e-08 5.12e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_0_0) 3.33e-06 1.04e-06 7.44e-08 4.44e-06   0.0
      slots_0 (IssueSlot_16_15)       4.85e-05 1.64e-05 3.54e-05  1.00e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_15_2) 2.19e-06 2.45e-07 1.24e-07 2.56e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_15_1) 2.86e-06 6.21e-07 7.41e-08 3.55e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_15_0) 2.12e-06 9.92e-08 7.37e-08 2.29e-06   0.0
      slots_1 (IssueSlot_16_14)       5.34e-05 1.97e-05 3.87e-05  1.12e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_40) 2.56e-06 5.26e-07 3.21e-07 3.41e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_39) 2.88e-06 7.03e-07 7.42e-08 3.66e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_41) 2.20e-06 1.34e-07 7.37e-08 2.40e-06   0.0
      slots_2 (IssueSlot_16_13)       5.03e-05 1.70e-05 3.63e-05  1.04e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_37) 2.45e-06 3.01e-07 2.06e-07 2.95e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_36) 2.88e-06 6.85e-07 7.41e-08 3.64e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_38) 2.18e-06 1.09e-07 7.37e-08 2.36e-06   0.0
      slots_3 (IssueSlot_16_12)       5.36e-05 2.08e-05 3.84e-05  1.13e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_34) 2.74e-06 3.83e-07 2.06e-07 3.33e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_33) 2.90e-06 7.16e-07 7.42e-08 3.69e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_35) 2.19e-06 1.20e-07 7.37e-08 2.38e-06   0.0
      slots_4 (IssueSlot_16_11)       5.05e-05 1.76e-05 3.71e-05  1.05e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_31) 2.69e-06 3.02e-07 2.06e-07 3.20e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_30) 2.89e-06 8.44e-07 7.41e-08 3.80e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_32) 2.18e-06 1.01e-07 7.37e-08 2.35e-06   0.0
      slots_5 (IssueSlot_16_10)       5.51e-05 2.47e-05 3.87e-05  1.19e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_28) 2.33e-06 4.01e-07 1.24e-07 2.85e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_27) 2.94e-06 7.68e-07 7.42e-08 3.78e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_29) 2.24e-06 1.49e-07 7.38e-08 2.46e-06   0.0
      slots_6 (IssueSlot_16_9)        5.99e-05 2.83e-05 3.67e-05  1.25e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_25) 3.10e-06 6.46e-07 2.06e-07 3.95e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_24) 2.99e-06 8.13e-07 7.42e-08 3.88e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_26) 2.30e-06 1.90e-07 7.38e-08 2.56e-06   0.0
      slots_7 (IssueSlot_16_8)        7.12e-05 3.88e-05 3.58e-05  1.46e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_22) 3.35e-06 8.80e-07 2.06e-07 4.43e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_21) 3.07e-06 8.24e-07 7.43e-08 3.97e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_23) 2.37e-06 3.38e-07 7.39e-08 2.78e-06   0.0
      slots_8 (IssueSlot_16_7)        7.26e-05 3.99e-05 3.65e-05  1.49e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_19) 3.58e-06 1.06e-06 2.06e-07 4.85e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_18) 3.09e-06 9.67e-07 7.43e-08 4.13e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_20) 2.37e-06 3.17e-07 7.39e-08 2.76e-06   0.0
      slots_9 (IssueSlot_16_6)        7.50e-05 4.52e-05 3.55e-05  1.56e-04   0.1
        clk_gate_slot_uop_is_rvc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_16) 3.68e-06 1.10e-06 2.06e-07 4.98e-06   0.0
        clk_gate_slot_uop_br_mask_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_15) 3.09e-06 8.64e-07 7.43e-08 4.02e-06   0.0
        clk_gate_slot_uop_uopc_reg (SNPS_CLOCK_GATE_HIGH_IssueSlot_16_1_17) 2.39e-06 3.67e-07 7.39e-08 2.84e-06   0.0
    decode_units_0 (DecodeUnit_1)     7.77e-05 1.94e-04 3.50e-05  3.07e-04   0.2
    decode_units_1 (DecodeUnit_0)     7.88e-05 2.06e-04 3.28e-05  3.18e-04   0.2
    dec_brmask_logic (BranchMaskGenerationLogic) 2.05e-05 2.42e-05 7.83e-06 5.25e-05   0.0
      clk_gate_branch_mask_reg (SNPS_CLOCK_GATE_HIGH_BranchMaskGenerationLogic) 3.65e-06 1.43e-06 7.46e-08 5.15e-06   0.0
    iregfile (RegisterFileSynthesizable_1) 1.50e-03 1.88e-03 3.51e-03 6.89e-03   3.9
      clk_gate_regfile_reg_10_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_70) 2.20e-06 1.81e-08 1.25e-07 2.34e-06   0.0
      clk_gate_regfile_reg_11_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_69) 2.22e-06 1.63e-10 1.25e-07 2.35e-06   0.0
      clk_gate_regfile_reg_12_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_68) 3.01e-06 2.90e-07 2.06e-07 3.51e-06   0.0
      clk_gate_regfile_reg_13_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_67) 2.92e-06 2.08e-07 2.06e-07 3.33e-06   0.0
      clk_gate_regfile_reg_14_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_66) 2.98e-06 2.19e-07 2.06e-07 3.40e-06   0.0
      clk_gate_regfile_reg_15_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_65) 2.57e-06 1.47e-08 1.25e-07 2.71e-06   0.0
      clk_gate_regfile_reg_16_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_64) 2.32e-06 1.73e-07 2.06e-07 2.70e-06   0.0
      clk_gate_regfile_reg_17_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_63) 2.71e-06 2.65e-07 2.06e-07 3.18e-06   0.0
      clk_gate_regfile_reg_18_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_62) 2.98e-06 2.61e-07 2.06e-07 3.45e-06   0.0
      clk_gate_regfile_reg_19_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_61) 2.32e-06 3.78e-07 2.06e-07 2.90e-06   0.0
      clk_gate_regfile_reg_20_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_60) 2.71e-06 4.29e-08 2.05e-07 2.96e-06   0.0
      clk_gate_regfile_reg_21_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_59) 2.70e-06 4.30e-08 2.05e-07 2.94e-06   0.0
      clk_gate_regfile_reg_22_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_58) 2.67e-06 3.12e-08 2.05e-07 2.90e-06   0.0
      clk_gate_regfile_reg_23_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_57) 2.97e-06 2.96e-07 2.06e-07 3.47e-06   0.0
      clk_gate_regfile_reg_24_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_56) 2.46e-06 1.47e-07 2.06e-07 2.81e-06   0.0
      clk_gate_regfile_reg_25_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_55) 2.30e-06 7.94e-08 1.25e-07 2.51e-06   0.0
      clk_gate_regfile_reg_26_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_54) 2.61e-06 2.93e-08 2.05e-07 2.84e-06   0.0
      clk_gate_regfile_reg_27_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_53) 2.31e-06 1.70e-08 2.05e-07 2.53e-06   0.0
      clk_gate_regfile_reg_28_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_52) 2.19e-06 1.32e-08 1.25e-07 2.32e-06   0.0
      clk_gate_regfile_reg_29_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_51) 2.40e-06 2.06e-08 2.05e-07 2.63e-06   0.0
      clk_gate_regfile_reg_30_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_50) 2.29e-06 9.34e-10 2.05e-07 2.49e-06   0.0
      clk_gate_regfile_reg_31_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_49) 2.14e-06 5.12e-10 1.25e-07 2.26e-06   0.0
      clk_gate_regfile_reg_32_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_48) 2.28e-06 1.77e-07 2.05e-07 2.66e-06   0.0
      clk_gate_regfile_reg_33_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_47) 2.64e-06 1.20e-09 2.05e-07 2.85e-06   0.0
      clk_gate_regfile_reg_34_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_46) 2.17e-06 1.27e-09 2.05e-07 2.37e-06   0.0
      clk_gate_regfile_reg_35_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_45) 2.17e-06 7.82e-09 6.11e-08 2.24e-06   0.0
      clk_gate_regfile_reg_36_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_44) 2.37e-06 2.45e-08 1.25e-07 2.52e-06   0.0
      clk_gate_regfile_reg_37_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_43) 2.28e-06 8.40e-08 2.05e-07 2.56e-06   0.0
      clk_gate_regfile_reg_38_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_42) 2.22e-06 8.44e-08 2.05e-07 2.51e-06   0.0
      clk_gate_regfile_reg_39_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_41) 2.68e-06 7.95e-08 2.05e-07 2.97e-06   0.0
      clk_gate_regfile_reg_40_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_40) 2.29e-06 1.11e-08 2.05e-07 2.51e-06   0.0
      clk_gate_regfile_reg_41_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_39) 2.18e-06 1.08e-09 1.25e-07 2.30e-06   0.0
      clk_gate_regfile_reg_42_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_38) 2.43e-06 2.95e-08 2.05e-07 2.66e-06   0.0
      clk_gate_regfile_reg_43_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_37) 2.59e-06 3.79e-09 2.05e-07 2.80e-06   0.0
      clk_gate_regfile_reg_44_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_36) 2.40e-06 5.88e-09 7.37e-08 2.48e-06   0.0
      clk_gate_regfile_reg_45_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_35) 2.32e-06 3.49e-08 2.05e-07 2.56e-06   0.0
      clk_gate_regfile_reg_46_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_34) 2.67e-06 2.87e-08 2.05e-07 2.91e-06   0.0
      clk_gate_regfile_reg_47_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_33) 2.31e-06 2.42e-08 2.05e-07 2.54e-06   0.0
      clk_gate_regfile_reg_48_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_32) 2.19e-06 2.13e-08 1.25e-07 2.34e-06   0.0
      clk_gate_regfile_reg_49_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_31) 2.25e-06 1.29e-08 1.25e-07 2.39e-06   0.0
      clk_gate_regfile_reg_1_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_79) 2.39e-06 2.00e-09 2.05e-07 2.60e-06   0.0
      clk_gate_regfile_reg_2_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_78) 3.06e-06 6.78e-07 2.06e-07 3.94e-06   0.0
      clk_gate_regfile_reg_3_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_77) 2.17e-06 1.31e-08 2.05e-07 2.39e-06   0.0
      clk_gate_regfile_reg_4_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_76) 2.39e-06 2.25e-09 2.05e-07 2.60e-06   0.0
      clk_gate_regfile_reg_5_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_75) 2.64e-06 2.73e-09 2.05e-07 2.85e-06   0.0
      clk_gate_regfile_reg_50_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_30) 2.41e-06 3.44e-08 2.05e-07 2.65e-06   0.0
      clk_gate_regfile_reg_6_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_74) 2.34e-06 9.15e-09 1.25e-07 2.47e-06   0.0
      clk_gate_regfile_reg_51_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_29) 2.41e-06 1.34e-08 2.05e-07 2.63e-06   0.0
      clk_gate_regfile_reg_7_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_73) 2.64e-06 3.04e-09 2.05e-07 2.85e-06   0.0
      clk_gate_regfile_reg_52_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_28) 2.41e-06 1.29e-08 2.05e-07 2.63e-06   0.0
      clk_gate_regfile_reg_8_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_72) 3.01e-06 5.35e-07 2.06e-07 3.75e-06   0.0
      clk_gate_regfile_reg_53_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_27) 2.25e-06 2.50e-08 2.05e-07 2.49e-06   0.0
      clk_gate_regfile_reg_9_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_71) 2.24e-06 3.22e-09 1.25e-07 2.37e-06   0.0
      clk_gate_regfile_reg_54_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_26) 2.19e-06 1.78e-08 1.25e-07 2.33e-06   0.0
      clk_gate_regfile_reg_55_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_25) 2.25e-06 1.17e-08 2.05e-07 2.47e-06   0.0
      clk_gate_regfile_reg_56_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_24) 2.19e-06 4.12e-08 2.05e-07 2.44e-06   0.0
      clk_gate_regfile_reg_57_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_23) 2.62e-06 3.03e-09 7.37e-08 2.70e-06   0.0
      clk_gate_regfile_reg_58_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_22) 2.19e-06 4.38e-08 2.05e-07 2.44e-06   0.0
      clk_gate_regfile_reg_59_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_21) 2.65e-06 1.03e-08 2.05e-07 2.86e-06   0.0
      clk_gate_regfile_reg_60_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_20) 2.34e-06 7.18e-09 1.25e-07 2.47e-06   0.0
      clk_gate_regfile_reg_61_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_19) 2.59e-06 1.88e-08 2.05e-07 2.82e-06   0.0
      clk_gate_regfile_reg_62_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_18) 2.61e-06 2.11e-08 2.05e-07 2.84e-06   0.0
      clk_gate_regfile_reg_63_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_17) 2.25e-06 1.36e-08 2.05e-07 2.47e-06   0.0
      clk_gate_regfile_reg_64_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_16) 2.40e-06 2.17e-08 2.05e-07 2.63e-06   0.0
      clk_gate_regfile_reg_65_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_15) 2.20e-06 9.37e-09 2.05e-07 2.41e-06   0.0
      clk_gate_regfile_reg_66_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_14) 2.60e-06 1.10e-08 2.05e-07 2.82e-06   0.0
      clk_gate_regfile_reg_67_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_13) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
      clk_gate_regfile_reg_68_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_12) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_regfile_reg_69_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_11) 2.15e-06    0.000 6.11e-08 2.22e-06   0.0
      clk_gate_regfile_reg_70_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_10) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_regfile_reg_71_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_9) 1.96e-06    0.000 2.05e-07 2.17e-06   0.0
      clk_gate_regfile_reg_72_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_8) 2.15e-06    0.000 6.11e-08 2.22e-06   0.0
      clk_gate_regfile_reg_73_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_7) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
      clk_gate_regfile_reg_74_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_6) 2.56e-06    0.000 2.05e-07 2.76e-06   0.0
      clk_gate_regfile_reg_75_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_5) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
      clk_gate_regfile_reg_76_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_4) 2.37e-06    0.000 2.05e-07 2.58e-06   0.0
      clk_gate_regfile_reg_77_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_3) 2.19e-06    0.000 2.05e-07 2.39e-06   0.0
      clk_gate_regfile_reg_78_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_2) 2.59e-06    0.000 2.05e-07 2.79e-06   0.0
      clk_gate_regfile_reg_79_ (SNPS_CLOCK_GATE_HIGH_RegisterFileSynthesizable_1_1) 2.38e-06    0.000 2.05e-07 2.58e-06   0.0
1
