INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/basys3_exam_ubuntu24.2/basys3_exam_ubuntu24.2.srcs/sources_1/new/exam01_combinational_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module half_adder_structural
INFO: [VRFC 10-311] analyzing module half_adder_behavioral
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module full_adder_behavioral
INFO: [VRFC 10-311] analyzing module full_adder_structural
INFO: [VRFC 10-311] analyzing module full_adder_dataflow
INFO: [VRFC 10-311] analyzing module fadder_4bit_dataflow
INFO: [VRFC 10-311] analyzing module fadder_4bit_structural
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-311] analyzing module mux_8_1
INFO: [VRFC 10-311] analyzing module demux_1_4_d
INFO: [VRFC 10-311] analyzing module mux_demux_test
INFO: [VRFC 10-311] analyzing module encoder_4_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
