{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 18:42:19 2025 " "Info: Processing started: Wed Apr 23 18:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kurs_Sxem -c kurs_Sxem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst75 data\[7\] clk 3.700 ns register " "Info: tsu for register \"inst75\" (data pin = \"data\[7\]\", clock pin = \"clk\") is 3.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns + Longest pin register " "Info: + Longest pin to register delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns data\[7\] 1 PIN PIN_C10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.817 ns) + CELL(0.366 ns) 5.945 ns inst75~feeder 2 COMB LCCOMB_X22_Y1_N18 1 " "Info: 2: + IC(4.817 ns) + CELL(0.366 ns) = 5.945 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'inst75~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.183 ns" { data[7] inst75~feeder } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.100 ns inst75 3 REG LCFF_X22_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.100 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'inst75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst75~feeder inst75 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 21.03 % ) " "Info: Total cell delay = 1.283 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.817 ns ( 78.97 % ) " "Info: Total interconnect delay = 4.817 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { data[7] inst75~feeder inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { data[7] {} data[7]~combout {} inst75~feeder {} inst75 {} } { 0.000ns 0.000ns 4.817ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns inst75 3 REG LCFF_X22_Y1_N19 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'inst75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl inst75 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 384 448 337 "inst75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst75 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { data[7] inst75~feeder inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { data[7] {} data[7]~combout {} inst75~feeder {} inst75 {} } { 0.000ns 0.000ns 4.817ns 0.000ns } { 0.000ns 0.762ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst75 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst75 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rg\[1\] inst93 7.158 ns register " "Info: tco from clock \"clk\" to destination pin \"rg\[1\]\" through register \"inst93\" is 7.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns inst93 3 REG LCFF_X22_Y1_N13 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N13; Fanout = 1; REG Node = 'inst93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl inst93 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 258 1152 1216 338 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst93 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst93 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 258 1152 1216 338 "inst93" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.574 ns + Longest register pin " "Info: + Longest register to pin delay is 4.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst93 1 REG LCFF_X22_Y1_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N13; Fanout = 1; REG Node = 'inst93'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 258 1152 1216 338 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(2.046 ns) 4.574 ns rg\[1\] 2 PIN PIN_B10 0 " "Info: 2: + IC(2.528 ns) + CELL(2.046 ns) = 4.574 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'rg\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { inst93 rg[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 328 144 320 344 "rg\[7..0\]" "" } { 265 960 992 281 "rg\[3\]" "" } { 266 1088 1120 282 "rg\[2\]" "" } { 266 1216 1248 282 "rg\[1\]" "" } { 267 1344 1376 283 "rg\[0\]" "" } { 267 832 864 283 "rg\[4\]" "" } { 266 704 736 282 "rg\[5\]" "" } { 266 576 608 282 "rg\[6\]" "" } { 265 448 480 281 "rg\[7\]" "" } { 320 96 144 336 "rg \[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 44.73 % ) " "Info: Total cell delay = 2.046 ns ( 44.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.528 ns ( 55.27 % ) " "Info: Total interconnect delay = 2.528 ns ( 55.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { inst93 rg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { inst93 {} rg[1] {} } { 0.000ns 2.528ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst93 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst93 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { inst93 rg[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { inst93 {} rg[1] {} } { 0.000ns 2.528ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst87 data\[3\] clk -2.090 ns register " "Info: th for register \"inst87\" (data pin = \"data\[3\]\", clock pin = \"clk\") is -2.090 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 184 112 280 200 "clk" "" } { 176 280 312 192 "clk" "" } { 297 352 368 337 "clk" "" } { 298 480 496 338 "clk" "" } { 298 608 624 338 "clk" "" } { 299 736 752 339 "clk" "" } { 297 864 880 337 "clk" "" } { 298 992 1008 338 "clk" "" } { 298 1120 1136 338 "clk" "" } { 299 1248 1264 339 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns inst87 3 REG LCFF_X22_Y1_N25 1 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'inst87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl inst87 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 896 960 337 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst87 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst87 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 896 960 337 "inst87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns data\[3\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 144 112 280 160 "data \[7..0\]" "" } { 37 896 912 81 "data\[3\]" "" } { 38 1024 1040 82 "data\[2\]" "" } { 38 1152 1168 82 "data\[1\]" "" } { 39 1280 1296 83 "data\[0\]" "" } { 37 384 400 81 "data\[7\]" "" } { 38 512 528 82 "data\[6\]" "" } { 38 640 656 82 "data\[5\]" "" } { 39 768 784 83 "data\[4\]" "" } { 136 280 330 152 "data \[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.722 ns) + CELL(0.053 ns) 4.574 ns inst87~feeder 2 COMB LCCOMB_X22_Y1_N24 1 " "Info: 2: + IC(3.722 ns) + CELL(0.053 ns) = 4.574 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 1; COMB Node = 'inst87~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.775 ns" { data[3] inst87~feeder } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 896 960 337 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.729 ns inst87 3 REG LCFF_X22_Y1_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.729 ns; Loc. = LCFF_X22_Y1_N25; Fanout = 1; REG Node = 'inst87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst87~feeder inst87 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91/quartus/projects/kurs_Sxem32/Block1.bdf" { { 257 896 960 337 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 21.29 % ) " "Info: Total cell delay = 1.007 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 78.71 % ) " "Info: Total interconnect delay = 3.722 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { data[3] inst87~feeder inst87 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { data[3] {} data[3]~combout {} inst87~feeder {} inst87 {} } { 0.000ns 0.000ns 3.722ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl inst87 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} inst87 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { data[3] inst87~feeder inst87 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { data[3] {} data[3]~combout {} inst87~feeder {} inst87 {} } { 0.000ns 0.000ns 3.722ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 18:42:20 2025 " "Info: Processing ended: Wed Apr 23 18:42:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
