Analysis & Synthesis report for cgol_xlr_tor
Fri Jul 18 22:09:25 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: mem_intf_read:mem_intf_read
 13. Parameter Settings for User Entity Instance: mem_intf_write:mem_intf_write
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 18 22:09:25 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; cgol_xlr_tor                                    ;
; Top-level Entity Name              ; qsyn_dummy_xlr_wrap                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 2,468                                           ;
;     Total combinational functions  ; 2,224                                           ;
;     Dedicated logic registers      ; 707                                             ;
; Total registers                    ; 707                                             ;
; Total pins                         ; 111                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G      ;                    ;
; Top-level entity name                                            ; qsyn_dummy_xlr_wrap ; cgol_xlr_tor       ;
; Family name                                                      ; MAX 10              ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 1                   ;                    ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_def_pkg.sv                               ; yes             ; User SystemVerilog HDL File  ; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_def_pkg.sv                               ;         ;
; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_read.sv                ; yes             ; User SystemVerilog HDL File  ; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_read.sv                ;         ;
; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_write.sv               ; yes             ; User SystemVerilog HDL File  ; /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_write.sv               ;         ;
; /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv                        ; yes             ; User SystemVerilog HDL File  ; /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv                        ;         ;
; /data/project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/cgol_xlr_tor.sv ; yes             ; User SystemVerilog HDL File  ; /data/project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/cgol_xlr_tor.sv ;         ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,468     ;
;                                             ;           ;
; Total combinational functions               ; 2224      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 978       ;
;     -- 3 input functions                    ; 741       ;
;     -- <=2 input functions                  ; 505       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1755      ;
;     -- arithmetic mode                      ; 469       ;
;                                             ;           ;
; Total registers                             ; 707       ;
;     -- Dedicated logic registers            ; 707       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 111       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 707       ;
; Total fan-out                               ; 9977      ;
; Average fan-out                             ; 3.16      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                            ; Entity Name         ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------+---------------------+--------------+
; |qsyn_dummy_xlr_wrap           ; 2224 (153)          ; 707 (231)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 111  ; 0            ; 0          ; |qsyn_dummy_xlr_wrap                           ; qsyn_dummy_xlr_wrap ; work         ;
;    |cgol_xlr_tor:cgol_xlr_tor| ; 2071 (2071)         ; 476 (476)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor ; cgol_xlr_tor        ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------+------------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                               ;
+------------------------------------------------------+------------------------------------------------------------------+
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][21]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][17]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][13]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][23]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][15]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][7]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][19]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[1][0]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][28]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][9]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][24]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][20]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][18]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][3]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][31]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][14]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][16]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][12]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[5][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][10]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][8]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[4][11]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][27]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][4]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][2]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][22]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[2][6]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][26]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[3][5]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][25]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[6][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[0][1]   ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][29]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][30]  ; Merged with cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ;
; cgol_xlr_tor:cgol_xlr_tor|triple_buf_prev_row_idx[0] ; Merged with cgol_xlr_tor:cgol_xlr_tor|triple_buf_crnt_row_idx[1] ;
; cgol_xlr_tor:cgol_xlr_tor|triple_buf_next_row_idx[1] ; Merged with cgol_xlr_tor:cgol_xlr_tor|triple_buf_crnt_row_idx[0] ;
; cgol_xlr_tor:cgol_xlr_tor|triple_buf_prev_row_idx[1] ; Merged with cgol_xlr_tor:cgol_xlr_tor|triple_buf_next_row_idx[0] ;
; cgol_xlr_tor:cgol_xlr_tor|host_regs_data_out[7][31]  ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 258              ;                                                                  ;
+------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 707   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 707   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 573   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cgol_xlr_tor:cgol_xlr_tor|state[0]     ; 6       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|grid_rd_row_idx[5]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|grid_wr_row_idx[6]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|double_row_hold_buf[0][40] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|double_row_hold_buf[1][11] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|triple_row_buf[1][15]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|triple_row_buf[0][11]      ;
; 9:1                ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; Yes        ; |qsyn_dummy_xlr_wrap|dummy_dout[26]~reg0                                  ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|triple_row_buf[2][56]      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|state[5]                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|state[1]                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|triple_row_buf             ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|Mux5                       ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |qsyn_dummy_xlr_wrap|cgol_xlr_tor:cgol_xlr_tor|Mux2                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_intf_read:mem_intf_read ;
+-------------------+-------+----------------------------------------------+
; Parameter Name    ; Value ; Type                                         ;
+-------------------+-------+----------------------------------------------+
; BYTE_WIDTH        ; 8     ; Signed Integer                               ;
; NUM_BYTES_IN_LINE ; 32    ; Signed Integer                               ;
+-------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_intf_write:mem_intf_write ;
+-------------------+-------+------------------------------------------------+
; Parameter Name    ; Value ; Type                                           ;
+-------------------+-------+------------------------------------------------+
; BYTE_WIDTH        ; 8     ; Signed Integer                                 ;
; NUM_BYTES_IN_LINE ; 32    ; Signed Integer                                 ;
+-------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 111                         ;
; cycloneiii_ff         ; 707                         ;
;     CLR               ; 101                         ;
;     CLR SCLR          ; 33                          ;
;     ENA CLR           ; 406                         ;
;     ENA CLR SCLR      ; 134                         ;
;     ENA CLR SCLR SLD  ; 1                           ;
;     ENA CLR SLD       ; 32                          ;
; cycloneiii_lcell_comb ; 2224                        ;
;     arith             ; 469                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 286                         ;
;     normal            ; 1755                        ;
;         0 data inputs ; 131                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 189                         ;
;         3 data inputs ; 455                         ;
;         4 data inputs ; 978                         ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 6.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Fri Jul 18 22:09:09 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cgol_xlr_tor -c cgol_xlr_tor
Info (12021): Found 1 design units, including 0 entities, in source file /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_def_pkg.sv
    Info (12022): Found design unit 1: xbox_def_pkg (SystemVerilog) File: /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_def_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_read.sv
    Info (12023): Found entity 1: mem_intf_read File: /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_read.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_write.sv
    Info (12023): Found entity 1: mem_intf_write File: /data/project/tsmc65/shared/k5_share/k5_xbox/hw/xbox/xbox_xlrs/mem/mem_intf_write.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv
    Info (12023): Found entity 1: qsyn_dummy_xlr_wrap File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /data/project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/cgol_xlr_tor.sv
    Info (12023): Found entity 1: cgol_xlr_tor File: /data/project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/cgol_xlr_tor.sv Line: 6
Info (12127): Elaborating entity "qsyn_dummy_xlr_wrap" for the top level hierarchy
Info (12128): Elaborating entity "mem_intf_read" for hierarchy "mem_intf_read:mem_intf_read" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 33
Info (12128): Elaborating entity "mem_intf_write" for hierarchy "mem_intf_write:mem_intf_write" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 34
Info (12128): Elaborating entity "cgol_xlr_tor" for hierarchy "cgol_xlr_tor:cgol_xlr_tor" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 62
Info (13000): Registers with preset signals will power-up high File: /data/project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/cgol_xlr_tor.sv Line: 313
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[0]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[1]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[2]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[3]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[5]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[6]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
    Warning (15610): No output dependent on input pin "host_regs_read_pulse[7]" File: /data/project/tsmc65/shared/qsyn/qsyn_dummy_xlr_wrap/qsyn_dummy_xlr_wrap.sv Line: 26
Info (21057): Implemented 2710 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 2599 logic cells
Info (144001): Generated suppressed messages file /project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/qsyn_output_files/cgol_xlr_tor.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1031 megabytes
    Info: Processing ended: Fri Jul 18 22:09:25 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /project/tsmc65/users/bernatd/ws/DDP25/DDP-Projects/CGOL/hw/xlrs/cgol_xlr_tor/qsyn_output_files/cgol_xlr_tor.map.smsg.


