// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/instrCache1/ram
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
0 : 0100000000000010
1 : 0000000000000001
2 : 0100010000000010
3 : 1010101010101010
4 : 0100100000000010
5 : 1111111111111111
6 : 0010000000000011
7 : 0011000000000100
8 : 0010010000000000
9 : 0010110000000100
10 : 0010000000000011
11 : 0010001001111011
12 : 0011010001111001
13 : 0011100000000100
14 : 0010000101111011
15 : 0010001011111011
16 : 0011110001111001
17 : 0011100000000000
18 : 0010000000000011
