<profile>

<section name = "Vivado HLS Report for 'invertf'" level="0">
<item name = "Date">Sat May 15 17:08:38 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">imageprosseing</item>
<item name = "Solution">invertpipe</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.634, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20003, 20003, 20003, 20003, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row_col">20001, 20001, 4, 2, 2, 10000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 117, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="invertf_mac_muladbkb_U1">invertf_mac_muladbkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln324_fu_117_p2">+, 0, 0, 19, 14, 1</column>
<column name="i_fu_123_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_161_p2">+, 0, 0, 15, 7, 1</column>
<column name="bi_d0">-, 0, 0, 39, 8, 32</column>
<column name="icmp_ln324_fu_111_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="icmp_ln326_fu_129_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="select_ln328_1_fu_143_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln328_fu_135_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_93_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_82_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_j_0_phi_fu_104_p4">9, 2, 7, 14</column>
<column name="i_0_reg_89">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_78">9, 2, 14, 28</column>
<column name="j_0_reg_100">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln324_reg_185">14, 0, 14, 0</column>
<column name="ai_load_reg_217">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_89">7, 0, 7, 0</column>
<column name="icmp_ln324_reg_181">1, 0, 1, 0</column>
<column name="icmp_ln324_reg_181_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_78">14, 0, 14, 0</column>
<column name="j_0_reg_100">7, 0, 7, 0</column>
<column name="j_reg_212">7, 0, 7, 0</column>
<column name="select_ln328_1_reg_196">7, 0, 7, 0</column>
<column name="select_ln328_reg_190">7, 0, 7, 0</column>
<column name="zext_ln328_2_reg_202">14, 0, 64, 50</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, invertf, return value</column>
<column name="ai_address0">out, 14, ap_memory, ai, array</column>
<column name="ai_ce0">out, 1, ap_memory, ai, array</column>
<column name="ai_q0">in, 32, ap_memory, ai, array</column>
<column name="bi_address0">out, 14, ap_memory, bi, array</column>
<column name="bi_ce0">out, 1, ap_memory, bi, array</column>
<column name="bi_we0">out, 1, ap_memory, bi, array</column>
<column name="bi_d0">out, 32, ap_memory, bi, array</column>
</table>
</item>
</section>
</profile>
