

================================================================
== Vivado HLS Report for 'yuv_filter_yuv_scale'
================================================================
* Date:           Fri May 08 13:11:22 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40005|  2457605|  40005|  2457605|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |  40002|  2457602|         4|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      4|      0|     75|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     34|
|Register         |        -|      -|    178|      1|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    178|    110|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_205_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_2_fu_225_p2                |     *    |      1|  0|   0|           8|           8|
    |tmp_3_fu_233_p2                |     *    |      1|  0|   0|           8|           8|
    |tmp_4_fu_241_p2                |     *    |      1|  0|   0|           8|           8|
    |indvar_flatten_next_fu_216_p2  |     +    |      0|  0|  32|          32|           1|
    |exitcond_flatten_fu_211_p2     |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_129                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_145                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_88                  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      4|  0|  75|         107|          76|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it3   |   1|          2|    1|          2|
    |indvar_flatten_reg_175  |  32|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  34|          9|   34|         71|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |U_reg_320                 |   8|   0|    8|          0|
    |V_reg_325                 |   8|   0|    8|          0|
    |Y_reg_315                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |bound_reg_301             |  32|   0|   32|          0|
    |exitcond_flatten_reg_306  |   1|   0|    1|          0|
    |height_reg_281            |  16|   0|   16|          0|
    |indvar_flatten_reg_175    |  32|   0|   32|          0|
    |tmp_28_cast_reg_296       |   8|   0|   15|          7|
    |tmp_5_reg_330             |   8|   0|    8|          0|
    |tmp_6_reg_335             |   8|   0|    8|          0|
    |tmp_7_reg_340             |   8|   0|    8|          0|
    |tmp_cast_45_reg_291       |   8|   0|   15|          7|
    |tmp_cast_reg_286          |   8|   0|   15|          7|
    |width_reg_276             |  16|   0|   16|          0|
    |exitcond_flatten_reg_306  |   0|   1|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 178|   1|  200|         21|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_done                  | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | yuv_filter_yuv_scale | return value |
|in_channels_ch1_dout     |  in |    8|   ap_fifo  |    in_channels_ch1   |    pointer   |
|in_channels_ch1_empty_n  |  in |    1|   ap_fifo  |    in_channels_ch1   |    pointer   |
|in_channels_ch1_read     | out |    1|   ap_fifo  |    in_channels_ch1   |    pointer   |
|in_channels_ch2_dout     |  in |    8|   ap_fifo  |    in_channels_ch2   |    pointer   |
|in_channels_ch2_empty_n  |  in |    1|   ap_fifo  |    in_channels_ch2   |    pointer   |
|in_channels_ch2_read     | out |    1|   ap_fifo  |    in_channels_ch2   |    pointer   |
|in_channels_ch3_dout     |  in |    8|   ap_fifo  |    in_channels_ch3   |    pointer   |
|in_channels_ch3_empty_n  |  in |    1|   ap_fifo  |    in_channels_ch3   |    pointer   |
|in_channels_ch3_read     | out |    1|   ap_fifo  |    in_channels_ch3   |    pointer   |
|in_width_dout            |  in |   16|   ap_fifo  |       in_width       |    pointer   |
|in_width_empty_n         |  in |    1|   ap_fifo  |       in_width       |    pointer   |
|in_width_read            | out |    1|   ap_fifo  |       in_width       |    pointer   |
|in_height_dout           |  in |   16|   ap_fifo  |       in_height      |    pointer   |
|in_height_empty_n        |  in |    1|   ap_fifo  |       in_height      |    pointer   |
|in_height_read           | out |    1|   ap_fifo  |       in_height      |    pointer   |
|out_channels_ch1_din     | out |    8|   ap_fifo  |   out_channels_ch1   |    pointer   |
|out_channels_ch1_full_n  |  in |    1|   ap_fifo  |   out_channels_ch1   |    pointer   |
|out_channels_ch1_write   | out |    1|   ap_fifo  |   out_channels_ch1   |    pointer   |
|out_channels_ch2_din     | out |    8|   ap_fifo  |   out_channels_ch2   |    pointer   |
|out_channels_ch2_full_n  |  in |    1|   ap_fifo  |   out_channels_ch2   |    pointer   |
|out_channels_ch2_write   | out |    1|   ap_fifo  |   out_channels_ch2   |    pointer   |
|out_channels_ch3_din     | out |    8|   ap_fifo  |   out_channels_ch3   |    pointer   |
|out_channels_ch3_full_n  |  in |    1|   ap_fifo  |   out_channels_ch3   |    pointer   |
|out_channels_ch3_write   | out |    1|   ap_fifo  |   out_channels_ch3   |    pointer   |
|out_width_din            | out |   16|   ap_fifo  |       out_width      |    pointer   |
|out_width_full_n         |  in |    1|   ap_fifo  |       out_width      |    pointer   |
|out_width_write          | out |    1|   ap_fifo  |       out_width      |    pointer   |
|out_height_din           | out |   16|   ap_fifo  |      out_height      |    pointer   |
|out_height_full_n        |  in |    1|   ap_fifo  |      out_height      |    pointer   |
|out_height_write         | out |    1|   ap_fifo  |      out_height      |    pointer   |
|Y_scale                  |  in |    8|   ap_none  |        Y_scale       |    scalar    |
|U_scale                  |  in |    8|   ap_none  |        U_scale       |    scalar    |
|V_scale                  |  in |    8|   ap_none  |        V_scale       |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

