// Seed: 1052715759
module module_0 (
    input  tri   id_0,
    output logic id_1
);
  initial id_1 = 1;
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd95
) (
    input wand id_0,
    output supply0 id_1,
    input supply0 _id_2,
    output supply1 id_3,
    input tri0 _id_4,
    input tri0 _id_5,
    output logic id_6,
    output tri0 id_7,
    output tri1 id_8
);
  always id_6 = id_2;
  wire [id_2  ||  1  ^  1 : id_5] id_10;
  wire [ id_4  ==?  (  1  ) : -1] id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
