OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 733930 733930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23992
Number of terminals:      771
Number of snets:          2
Number of nets:           17836

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 340.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 721297.
[INFO DRT-0033] mcon shape region query size = 473316.
[INFO DRT-0033] met1 shape region query size = 151340.
[INFO DRT-0033] via shape region query size = 35645.
[INFO DRT-0033] met2 shape region query size = 21745.
[INFO DRT-0033] via2 shape region query size = 28516.
[INFO DRT-0033] met3 shape region query size = 21800.
[INFO DRT-0033] via3 shape region query size = 28516.
[INFO DRT-0033] met4 shape region query size = 8587.
[INFO DRT-0033] via4 shape region query size = 1405.
[INFO DRT-0033] met5 shape region query size = 1458.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11285 groups.
#scanned instances     = 23992
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:51, elapsed time = 00:02:04, memory = 443.45 (MB), peak = 459.69 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     184204

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53257.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51592.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32787.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8846.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2175.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 235.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 509.02 (MB), peak = 509.02 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88219 vertical wires in 3 frboxes and 60673 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14170 vertical wires in 3 frboxes and 17801 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 1065.05 (MB), peak = 1068.44 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.05 (MB), peak = 1068.44 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 1239.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:33, memory = 1537.18 (MB).
    Completing 30% with 3014 violations.
    elapsed time = 00:00:51, memory = 1629.63 (MB).
    Completing 40% with 3014 violations.
    elapsed time = 00:01:12, memory = 1759.26 (MB).
    Completing 50% with 3014 violations.
    elapsed time = 00:01:36, memory = 1622.41 (MB).
    Completing 60% with 6123 violations.
    elapsed time = 00:02:00, memory = 1735.86 (MB).
    Completing 70% with 6123 violations.
    elapsed time = 00:02:18, memory = 1785.20 (MB).
    Completing 80% with 9138 violations.
    elapsed time = 00:02:36, memory = 1740.63 (MB).
    Completing 90% with 9138 violations.
    elapsed time = 00:03:04, memory = 1819.74 (MB).
    Completing 100% with 12102 violations.
    elapsed time = 00:03:11, memory = 1828.76 (MB).
[INFO DRT-0199]   Number of violations = 14110.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     36      0      1      0      0      0      1      0
Metal Spacing        4      0   2346      0    816    170     35      0     47
Min Hole             0      0     16      0      0      0      0      0      0
Recheck             34      0   1119      0    625    121     59      0     50
Short                2      5   6237      4   2078    246     22      2     34
[INFO DRT-0267] cpu time = 00:23:26, elapsed time = 00:03:12, memory = 1877.98 (MB), peak = 1907.25 (MB)
Total wire length = 1005271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282054 um.
Total wire length on LAYER met2 = 423337 um.
Total wire length on LAYER met3 = 193060 um.
Total wire length on LAYER met4 = 95871 um.
Total wire length on LAYER met5 = 10948 um.
Total number of vias = 164790.
Up-via summary (total 164790):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     81343
           met2     14871
           met3      3683
           met4       359
-------------------------
               164790


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14110 violations.
    elapsed time = 00:00:16, memory = 1954.57 (MB).
    Completing 20% with 14110 violations.
    elapsed time = 00:00:33, memory = 2033.59 (MB).
    Completing 30% with 12040 violations.
    elapsed time = 00:00:51, memory = 1928.79 (MB).
    Completing 40% with 12040 violations.
    elapsed time = 00:01:14, memory = 1967.76 (MB).
    Completing 50% with 12040 violations.
    elapsed time = 00:01:35, memory = 1934.71 (MB).
    Completing 60% with 10281 violations.
    elapsed time = 00:01:54, memory = 1941.25 (MB).
    Completing 70% with 10281 violations.
    elapsed time = 00:02:08, memory = 1975.95 (MB).
    Completing 80% with 8389 violations.
    elapsed time = 00:02:22, memory = 1942.50 (MB).
    Completing 90% with 8389 violations.
    elapsed time = 00:02:41, memory = 2013.37 (MB).
    Completing 100% with 6813 violations.
    elapsed time = 00:02:51, memory = 1898.98 (MB).
[INFO DRT-0199]   Number of violations = 6813.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         23      0      0      0      0      0      0
Metal Spacing        0   1280      0    460     56     15      0
Min Hole             0      0      0      1      0      0      0
Recheck              0      3      0      1      0      0      0
Short                0   4191      1    754     22      5      1
[INFO DRT-0267] cpu time = 00:21:16, elapsed time = 00:02:52, memory = 1852.69 (MB), peak = 2094.03 (MB)
Total wire length = 998007 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279816 um.
Total wire length on LAYER met2 = 419645 um.
Total wire length on LAYER met3 = 193132 um.
Total wire length on LAYER met4 = 95435 um.
Total wire length on LAYER met5 = 9977 um.
Total number of vias = 163057.
Up-via summary (total 163057):

-------------------------
 FR_MASTERSLICE         0
            li1     64509
           met1     79966
           met2     14683
           met3      3598
           met4       301
-------------------------
               163057


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6813 violations.
    elapsed time = 00:00:15, memory = 1928.21 (MB).
    Completing 20% with 6813 violations.
    elapsed time = 00:00:34, memory = 1993.01 (MB).
    Completing 30% with 6874 violations.
    elapsed time = 00:00:45, memory = 1965.12 (MB).
    Completing 40% with 6874 violations.
    elapsed time = 00:01:11, memory = 2031.43 (MB).
    Completing 50% with 6874 violations.
    elapsed time = 00:01:24, memory = 1933.23 (MB).
    Completing 60% with 6655 violations.
    elapsed time = 00:01:42, memory = 2009.84 (MB).
    Completing 70% with 6655 violations.
    elapsed time = 00:01:56, memory = 2048.56 (MB).
    Completing 80% with 6282 violations.
    elapsed time = 00:02:15, memory = 2009.84 (MB).
    Completing 90% with 6282 violations.
    elapsed time = 00:02:37, memory = 2046.10 (MB).
    Completing 100% with 6072 violations.
    elapsed time = 00:02:55, memory = 2010.87 (MB).
[INFO DRT-0199]   Number of violations = 6072.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         22      0      1      0      0      0
Metal Spacing        0   1143      0    362     54      9
Min Hole             0      1      0      0      0      0
Short                0   3814      1    621     31     13
[INFO DRT-0267] cpu time = 00:20:50, elapsed time = 00:02:56, memory = 1976.05 (MB), peak = 2094.03 (MB)
Total wire length = 996242 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279530 um.
Total wire length on LAYER met2 = 418937 um.
Total wire length on LAYER met3 = 193039 um.
Total wire length on LAYER met4 = 95379 um.
Total wire length on LAYER met5 = 9355 um.
Total number of vias = 162802.
Up-via summary (total 162802):

-------------------------
 FR_MASTERSLICE         0
            li1     64481
           met1     79870
           met2     14610
           met3      3578
           met4       263
-------------------------
               162802


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6072 violations.
    elapsed time = 00:00:12, memory = 1982.85 (MB).
    Completing 20% with 6072 violations.
    elapsed time = 00:00:23, memory = 2116.57 (MB).
    Completing 30% with 4827 violations.
    elapsed time = 00:00:37, memory = 2066.43 (MB).
    Completing 40% with 4827 violations.
    elapsed time = 00:00:53, memory = 2067.44 (MB).
    Completing 50% with 4827 violations.
    elapsed time = 00:01:18, memory = 2091.45 (MB).
    Completing 60% with 3458 violations.
    elapsed time = 00:01:37, memory = 2091.77 (MB).
    Completing 70% with 3458 violations.
    elapsed time = 00:01:47, memory = 2188.05 (MB).
    Completing 80% with 2212 violations.
    elapsed time = 00:01:59, memory = 2101.51 (MB).
    Completing 90% with 2212 violations.
    elapsed time = 00:02:18, memory = 2163.21 (MB).
    Completing 100% with 903 violations.
    elapsed time = 00:02:25, memory = 2045.18 (MB).
[INFO DRT-0199]   Number of violations = 903.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          2      0      2      0      0
Metal Spacing        0    254      0    109      9
Min Hole             0      1      0      1      0
Short                0    373      0    149      3
[INFO DRT-0267] cpu time = 00:17:04, elapsed time = 00:02:25, memory = 1997.70 (MB), peak = 2191.68 (MB)
Total wire length = 995975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270710 um.
Total wire length on LAYER met2 = 415917 um.
Total wire length on LAYER met3 = 201079 um.
Total wire length on LAYER met4 = 98997 um.
Total wire length on LAYER met5 = 9270 um.
Total number of vias = 165752.
Up-via summary (total 165752):

-------------------------
 FR_MASTERSLICE         0
            li1     64483
           met1     80465
           met2     16546
           met3      4001
           met4       257
-------------------------
               165752


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 903 violations.
    elapsed time = 00:00:01, memory = 1997.70 (MB).
    Completing 20% with 903 violations.
    elapsed time = 00:00:02, memory = 2047.95 (MB).
    Completing 30% with 631 violations.
    elapsed time = 00:00:07, memory = 1993.53 (MB).
    Completing 40% with 631 violations.
    elapsed time = 00:00:12, memory = 2104.64 (MB).
    Completing 50% with 631 violations.
    elapsed time = 00:00:30, memory = 1943.12 (MB).
    Completing 60% with 413 violations.
    elapsed time = 00:00:31, memory = 2021.65 (MB).
    Completing 70% with 413 violations.
    elapsed time = 00:00:33, memory = 2058.94 (MB).
    Completing 80% with 238 violations.
    elapsed time = 00:00:40, memory = 1943.34 (MB).
    Completing 90% with 238 violations.
    elapsed time = 00:00:43, memory = 2058.11 (MB).
    Completing 100% with 121 violations.
    elapsed time = 00:00:45, memory = 1943.00 (MB).
[INFO DRT-0199]   Number of violations = 121.
Viol/Layer        met1   met2
Metal Spacing       34     23
Short               45     19
[INFO DRT-0267] cpu time = 00:03:11, elapsed time = 00:00:46, memory = 1943.00 (MB), peak = 2191.68 (MB)
Total wire length = 995919 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269899 um.
Total wire length on LAYER met2 = 415509 um.
Total wire length on LAYER met3 = 201791 um.
Total wire length on LAYER met4 = 99449 um.
Total wire length on LAYER met5 = 9270 um.
Total number of vias = 165912.
Up-via summary (total 165912):

-------------------------
 FR_MASTERSLICE         0
            li1     64482
           met1     80454
           met2     16676
           met3      4043
           met4       257
-------------------------
               165912


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 121 violations.
    elapsed time = 00:00:00, memory = 1943.00 (MB).
    Completing 20% with 121 violations.
    elapsed time = 00:00:00, memory = 1943.00 (MB).
    Completing 30% with 64 violations.
    elapsed time = 00:00:02, memory = 1974.39 (MB).
    Completing 40% with 64 violations.
    elapsed time = 00:00:02, memory = 1974.39 (MB).
    Completing 50% with 64 violations.
    elapsed time = 00:00:06, memory = 1974.39 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:06, memory = 1974.39 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:06, memory = 1974.39 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:06, memory = 1974.39 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:06, memory = 1974.39 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:09, memory = 1974.39 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        8      2
Short               10      0
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:09, memory = 1913.04 (MB), peak = 2191.68 (MB)
Total wire length = 995862 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269838 um.
Total wire length on LAYER met2 = 415490 um.
Total wire length on LAYER met3 = 201836 um.
Total wire length on LAYER met4 = 99426 um.
Total wire length on LAYER met5 = 9270 um.
Total number of vias = 165914.
Up-via summary (total 165914):

-------------------------
 FR_MASTERSLICE         0
            li1     64480
           met1     80444
           met2     16691
           met3      4042
           met4       257
-------------------------
               165914


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1913.04 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1913.04 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1913.04 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1913.04 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1913.04 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1913.04 (MB), peak = 2191.68 (MB)
Total wire length = 995859 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269865 um.
Total wire length on LAYER met2 = 415494 um.
Total wire length on LAYER met3 = 201824 um.
Total wire length on LAYER met4 = 99405 um.
Total wire length on LAYER met5 = 9270 um.
Total number of vias = 165899.
Up-via summary (total 165899):

-------------------------
 FR_MASTERSLICE         0
            li1     64479
           met1     80439
           met2     16685
           met3      4039
           met4       257
-------------------------
               165899


[INFO DRT-0198] Complete detail routing.
Total wire length = 995859 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269865 um.
Total wire length on LAYER met2 = 415494 um.
Total wire length on LAYER met3 = 201824 um.
Total wire length on LAYER met4 = 99405 um.
Total wire length on LAYER met5 = 9270 um.
Total number of vias = 165899.
Up-via summary (total 165899):

-------------------------
 FR_MASTERSLICE         0
            li1     64479
           met1     80439
           met2     16685
           met3      4039
           met4       257
-------------------------
               165899


[INFO DRT-0267] cpu time = 01:26:15, elapsed time = 00:12:24, memory = 1913.04 (MB), peak = 2191.68 (MB)

[INFO DRT-0180] Post processing.
Took 877 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 16 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11285 groups.
#scanned instances     = 24014
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:16, elapsed time = 00:02:08, memory = 1859.41 (MB), peak = 2191.68 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193793

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53268.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51591.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32776.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8837.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2166.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 227.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1859.41 (MB), peak = 2191.68 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88210 vertical wires in 3 frboxes and 60655 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14183 vertical wires in 3 frboxes and 17864 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 1859.41 (MB), peak = 2191.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.41 (MB), peak = 2191.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 1982.56 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2035.84 (MB).
    Completing 30% with 67 violations.
    elapsed time = 00:00:09, memory = 2035.89 (MB).
    Completing 40% with 67 violations.
    elapsed time = 00:00:13, memory = 2035.56 (MB).
    Completing 50% with 67 violations.
    elapsed time = 00:00:15, memory = 1928.19 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:20, memory = 2032.01 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:23, memory = 2063.20 (MB).
    Completing 80% with 154 violations.
    elapsed time = 00:00:25, memory = 2030.81 (MB).
    Completing 90% with 154 violations.
    elapsed time = 00:00:30, memory = 2072.30 (MB).
    Completing 100% with 184 violations.
    elapsed time = 00:00:32, memory = 2006.95 (MB).
[INFO DRT-0199]   Number of violations = 213.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0     17      5     18      3      0
Recheck              0      1      9     11      8      0
Short                0     13     55     60     11      1
[INFO DRT-0267] cpu time = 00:03:58, elapsed time = 00:00:32, memory = 2006.95 (MB), peak = 2231.72 (MB)
Total wire length = 995919 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269763 um.
Total wire length on LAYER met2 = 415226 um.
Total wire length on LAYER met3 = 201037 um.
Total wire length on LAYER met4 = 99700 um.
Total wire length on LAYER met5 = 10192 um.
Total number of vias = 165986.
Up-via summary (total 165986):

-------------------------
 FR_MASTERSLICE         0
            li1     64503
           met1     80450
           met2     16723
           met3      4052
           met4       258
-------------------------
               165986


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 213 violations.
    elapsed time = 00:00:03, memory = 2079.21 (MB).
    Completing 20% with 213 violations.
    elapsed time = 00:00:06, memory = 2019.48 (MB).
    Completing 30% with 170 violations.
    elapsed time = 00:00:09, memory = 2056.07 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:13, memory = 2152.38 (MB).
    Completing 50% with 170 violations.
    elapsed time = 00:00:15, memory = 1980.92 (MB).
    Completing 60% with 135 violations.
    elapsed time = 00:00:19, memory = 2108.70 (MB).
    Completing 70% with 135 violations.
    elapsed time = 00:00:23, memory = 2006.00 (MB).
    Completing 80% with 89 violations.
    elapsed time = 00:00:25, memory = 2059.71 (MB).
    Completing 90% with 89 violations.
    elapsed time = 00:00:30, memory = 2127.78 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:31, memory = 2006.63 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0      5      0      6      0      0
Short                0      8      4      9      1     10
[INFO DRT-0267] cpu time = 00:03:58, elapsed time = 00:00:31, memory = 2006.63 (MB), peak = 2231.72 (MB)
Total wire length = 995877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269820 um.
Total wire length on LAYER met2 = 415229 um.
Total wire length on LAYER met3 = 200968 um.
Total wire length on LAYER met4 = 99651 um.
Total wire length on LAYER met5 = 10208 um.
Total number of vias = 165961.
Up-via summary (total 165961):

-------------------------
 FR_MASTERSLICE         0
            li1     64504
           met1     80445
           met2     16709
           met3      4047
           met4       256
-------------------------
               165961


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 2006.63 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 2038.14 (MB).
    Completing 30% with 43 violations.
    elapsed time = 00:00:02, memory = 2038.14 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:02, memory = 2038.14 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:03, memory = 2038.14 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:03, memory = 2038.14 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:03, memory = 2038.14 (MB).
    Completing 80% with 43 violations.
    elapsed time = 00:00:05, memory = 1981.82 (MB).
    Completing 90% with 43 violations.
    elapsed time = 00:00:05, memory = 1981.82 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:06, memory = 1981.82 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        3      4      2      1      0
Short               10      4     14      2      3
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:06, memory = 1981.82 (MB), peak = 2231.72 (MB)
Total wire length = 995858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269812 um.
Total wire length on LAYER met2 = 415233 um.
Total wire length on LAYER met3 = 201002 um.
Total wire length on LAYER met4 = 99652 um.
Total wire length on LAYER met5 = 10156 um.
Total number of vias = 165966.
Up-via summary (total 165966):

-------------------------
 FR_MASTERSLICE         0
            li1     64504
           met1     80445
           met2     16712
           met3      4047
           met4       258
-------------------------
               165966


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:01, memory = 2060.61 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:01, memory = 2060.61 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:04, memory = 1982.06 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:04, memory = 1982.06 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:07, memory = 2039.10 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:07, memory = 2039.10 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:07, memory = 2039.10 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:08, memory = 2039.10 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:08, memory = 2039.10 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:09, memory = 2039.10 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met4   met5
Metal Spacing        1      0
Short                0      3
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:09, memory = 2039.10 (MB), peak = 2231.72 (MB)
Total wire length = 995855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269869 um.
Total wire length on LAYER met2 = 415218 um.
Total wire length on LAYER met3 = 200900 um.
Total wire length on LAYER met4 = 99691 um.
Total wire length on LAYER met5 = 10175 um.
Total number of vias = 166001.
Up-via summary (total 166001):

-------------------------
 FR_MASTERSLICE         0
            li1     64507
           met1     80462
           met2     16726
           met3      4048
           met4       258
-------------------------
               166001


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:02, memory = 2135.38 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:04, memory = 2135.38 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:06, memory = 2056.20 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:08, memory = 2161.78 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:09, memory = 2182.98 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:11, memory = 2306.82 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:13, memory = 2492.10 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:15, memory = 2637.77 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:27, memory = 2908.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:32, memory = 2808.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:55, elapsed time = 00:00:32, memory = 2808.20 (MB), peak = 2947.02 (MB)
Total wire length = 995855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269868 um.
Total wire length on LAYER met2 = 415224 um.
Total wire length on LAYER met3 = 200881 um.
Total wire length on LAYER met4 = 99698 um.
Total wire length on LAYER met5 = 10183 um.
Total number of vias = 166001.
Up-via summary (total 166001):

-------------------------
 FR_MASTERSLICE         0
            li1     64507
           met1     80462
           met2     16726
           met3      4048
           met4       258
-------------------------
               166001


[INFO DRT-0198] Complete detail routing.
Total wire length = 995855 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269868 um.
Total wire length on LAYER met2 = 415224 um.
Total wire length on LAYER met3 = 200881 um.
Total wire length on LAYER met4 = 99698 um.
Total wire length on LAYER met5 = 10183 um.
Total number of vias = 166001.
Up-via summary (total 166001):

-------------------------
 FR_MASTERSLICE         0
            li1     64507
           met1     80462
           met2     16726
           met3      4048
           met4       258
-------------------------
               166001


[INFO DRT-0267] cpu time = 00:12:48, elapsed time = 00:01:53, memory = 2808.20 (MB), peak = 2947.02 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 18 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11284 groups.
#scanned instances     = 24032
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:23, elapsed time = 00:02:08, memory = 2808.47 (MB), peak = 2947.02 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193817

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53274.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51597.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32777.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8839.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2168.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 228.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2808.47 (MB), peak = 2947.02 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88219 vertical wires in 3 frboxes and 60664 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14215 vertical wires in 3 frboxes and 17848 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2808.47 (MB), peak = 2947.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.47 (MB), peak = 2947.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2841.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2849.17 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:08, memory = 2849.17 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:14, memory = 2891.22 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:16, memory = 2857.74 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:20, memory = 2857.74 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:23, memory = 2886.76 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:26, memory = 2886.76 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:30, memory = 2886.75 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:32, memory = 2886.75 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met3   met4
Metal Spacing        2      1
Short                8      0
[INFO DRT-0267] cpu time = 00:03:58, elapsed time = 00:00:32, memory = 2886.75 (MB), peak = 2947.02 (MB)
Total wire length = 995880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269893 um.
Total wire length on LAYER met2 = 415209 um.
Total wire length on LAYER met3 = 201154 um.
Total wire length on LAYER met4 = 99688 um.
Total wire length on LAYER met5 = 9934 um.
Total number of vias = 166031.
Up-via summary (total 166031):

-------------------------
 FR_MASTERSLICE         0
            li1     64527
           met1     80465
           met2     16729
           met3      4050
           met4       260
-------------------------
               166031


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:03, memory = 2886.75 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:05, memory = 2886.75 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 2886.75 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:12, memory = 2925.22 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:14, memory = 2886.77 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:18, memory = 2886.85 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:21, memory = 2886.85 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:23, memory = 2886.85 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:27, memory = 2922.68 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:29, memory = 2886.85 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met3
Metal Spacing        2
Short                3
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:29, memory = 2886.85 (MB), peak = 2947.02 (MB)
Total wire length = 995874 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269892 um.
Total wire length on LAYER met2 = 415210 um.
Total wire length on LAYER met3 = 201149 um.
Total wire length on LAYER met4 = 99683 um.
Total wire length on LAYER met5 = 9939 um.
Total number of vias = 166031.
Up-via summary (total 166031):

-------------------------
 FR_MASTERSLICE         0
            li1     64527
           met1     80465
           met2     16729
           met3      4050
           met4       260
-------------------------
               166031


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 2886.85 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:01, memory = 2886.85 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met3
Short               11
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2886.85 (MB), peak = 2947.02 (MB)
Total wire length = 995878 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269892 um.
Total wire length on LAYER met2 = 415210 um.
Total wire length on LAYER met3 = 201156 um.
Total wire length on LAYER met4 = 99683 um.
Total wire length on LAYER met5 = 9936 um.
Total number of vias = 166031.
Up-via summary (total 166031):

-------------------------
 FR_MASTERSLICE         0
            li1     64527
           met1     80465
           met2     16729
           met3      4050
           met4       260
-------------------------
               166031


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:03, memory = 2886.85 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:06, memory = 2961.66 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:08, memory = 3004.94 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:12, memory = 2885.62 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:17, memory = 2884.20 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:23, memory = 2986.87 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:28, memory = 2895.86 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:33, memory = 2921.06 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:34, memory = 2927.22 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:36, memory = 2907.64 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:16, elapsed time = 00:00:36, memory = 2907.64 (MB), peak = 3083.83 (MB)
Total wire length = 995897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269901 um.
Total wire length on LAYER met2 = 415224 um.
Total wire length on LAYER met3 = 201150 um.
Total wire length on LAYER met4 = 99693 um.
Total wire length on LAYER met5 = 9926 um.
Total number of vias = 166047.
Up-via summary (total 166047):

-------------------------
 FR_MASTERSLICE         0
            li1     64528
           met1     80468
           met2     16741
           met3      4050
           met4       260
-------------------------
               166047


[INFO DRT-0198] Complete detail routing.
Total wire length = 995897 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269901 um.
Total wire length on LAYER met2 = 415224 um.
Total wire length on LAYER met3 = 201150 um.
Total wire length on LAYER met4 = 99693 um.
Total wire length on LAYER met5 = 9926 um.
Total number of vias = 166047.
Up-via summary (total 166047):

-------------------------
 FR_MASTERSLICE         0
            li1     64528
           met1     80468
           met2     16741
           met3      4050
           met4       260
-------------------------
               166047


[INFO DRT-0267] cpu time = 00:12:00, elapsed time = 00:01:40, memory = 2907.64 (MB), peak = 3083.83 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 23:35.44[h:]min:sec. CPU time: user 10001.79 sys 12.90 (707%). Peak memory: 3157844KB.
