Timing Analyzer report for Counter_Up_Down
Thu Sep 02 23:55:01 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_in'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_in'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk_in'
 25. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk_in'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk_in'
 35. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk_in'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Counter_Up_Down                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk_in                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk_in }                                               ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_in ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 185.7 MHz  ; 185.7 MHz       ; clk_in                                               ;                                                ;
; 468.38 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.767 ; 0.000         ;
; clk_in                                               ; 14.615 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk_in                                               ; 0.500 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk_in                                               ; 9.781 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.767 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.624     ; 3.560      ;
; 13.868 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.624     ; 3.459      ;
; 14.300 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.624     ; 3.027      ;
; 15.219 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.624     ; 2.108      ;
; 17.865 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.055      ;
; 17.918 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 2.002      ;
; 17.951 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.969      ;
; 17.981 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.939      ;
; 18.048 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.872      ;
; 18.064 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.856      ;
; 18.478 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.442      ;
; 18.650 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.270      ;
; 19.000 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 0.920      ;
; 19.062 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 0.858      ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_in'                                                                                                    ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 14.615 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.088     ; 5.298      ;
; 14.769 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 5.150      ;
; 14.771 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 5.148      ;
; 14.975 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.944      ;
; 14.978 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.941      ;
; 15.020 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.899      ;
; 15.021 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.898      ;
; 15.037 ; debounce:deb_u|debounce[10] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.882      ;
; 15.071 ; debounce:deb_u|debounce[13] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.848      ;
; 15.083 ; debounce:deb_u|debounce[12] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.836      ;
; 15.227 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.692      ;
; 15.235 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.684      ;
; 15.244 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.675      ;
; 15.340 ; debounce:deb_u|debounce[11] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.579      ;
; 15.354 ; debounce:deb_u|debounce[14] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.565      ;
; 15.506 ; debounce:deb_u|pulse        ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.082     ; 4.413      ;
; 15.745 ; debounce:deb_u|debounce[16] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 4.153      ;
; 15.747 ; debounce:deb_u|debounce[15] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 4.151      ;
; 15.767 ; debounce:deb_u|debounce[31] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.083     ; 4.151      ;
; 15.850 ; debounce:deb_u|debounce[25] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 4.048      ;
; 15.858 ; debounce:deb_u|debounce[23] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 4.040      ;
; 15.927 ; debounce:deb_u|debounce[21] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.971      ;
; 15.952 ; debounce:deb_u|debounce[49] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.958      ;
; 15.952 ; debounce:deb_u|debounce[47] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.958      ;
; 15.963 ; debounce:deb_u|debounce[22] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.935      ;
; 15.977 ; debounce:deb_u|debounce[17] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.921      ;
; 16.013 ; debounce:deb_u|debounce[18] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.885      ;
; 16.106 ; debounce:deb_u|debounce[24] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.792      ;
; 16.122 ; debounce:deb_u|debounce[26] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.776      ;
; 16.198 ; debounce:deb_u|debounce[28] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.700      ;
; 16.202 ; debounce:deb_u|debounce[27] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.696      ;
; 16.363 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.535      ;
; 16.413 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.497      ;
; 16.432 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.478      ;
; 16.433 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.465      ;
; 16.468 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.430      ;
; 16.630 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.103     ; 3.268      ;
; 16.699 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 3.222      ;
; 16.731 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.179      ;
; 16.749 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.161      ;
; 16.750 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.160      ;
; 16.764 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.146      ;
; 16.805 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 3.116      ;
; 16.862 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.048      ;
; 16.874 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 3.036      ;
; 16.905 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 3.016      ;
; 16.913 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 3.008      ;
; 17.005 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.916      ;
; 17.038 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.872      ;
; 17.042 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.868      ;
; 17.045 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.865      ;
; 17.059 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.851      ;
; 17.062 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.848      ;
; 17.134 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.787      ;
; 17.149 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.761      ;
; 17.166 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.744      ;
; 17.180 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.741      ;
; 17.278 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.643      ;
; 17.283 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.638      ;
; 17.290 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.620      ;
; 17.301 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.620      ;
; 17.311 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.599      ;
; 17.400 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.521      ;
; 17.509 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 2.412      ;
; 17.812 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 20.000       ; -0.091     ; 2.098      ;
; 17.892 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 20.000       ; -0.060     ; 2.049      ;
; 18.152 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 20.000       ; -0.100     ; 1.749      ;
; 18.212 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 1.703      ;
; 18.249 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.679      ;
; 18.280 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 20.000       ; -0.078     ; 1.643      ;
; 18.630 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.290      ;
; 18.643 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.277      ;
; 18.645 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.275      ;
; 18.647 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.273      ;
; 18.648 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.273      ;
; 18.652 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.268      ;
; 18.656 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.265      ;
; 18.665 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.255      ;
; 18.671 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.250      ;
; 18.672 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.248      ;
; 18.677 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.243      ;
; 18.690 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.231      ;
; 18.804 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.117      ;
; 18.811 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.109      ;
; 18.811 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.109      ;
; 18.812 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.108      ;
; 18.813 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.107      ;
; 18.814 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.107      ;
; 18.814 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.106      ;
; 18.814 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.107      ;
; 18.815 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.105      ;
; 18.815 ; debounce:deb_u|debounce[16] ; debounce:deb_u|debounce[17] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.105      ;
; 18.816 ; debounce:deb_u|debounce[53] ; debounce:deb_u|debounce[54] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.105      ;
; 18.816 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.104      ;
; 18.816 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.104      ;
; 18.816 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.104      ;
; 18.816 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|debounce[10] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.105      ;
; 18.816 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|debounce[6]  ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.105      ;
; 18.828 ; debounce:deb_u|debounce[18] ; debounce:deb_u|debounce[19] ; clk_in       ; clk_in      ; 20.000       ; -0.081     ; 1.092      ;
; 18.830 ; debounce:deb_u|debounce[10] ; debounce:deb_u|debounce[11] ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.091      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.764 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.958 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 1.118 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.128 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.137 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.430      ;
; 1.249 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.268 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.561      ;
; 1.296 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.589      ;
; 3.707 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.103     ; 1.916      ;
; 4.352 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.103     ; 2.561      ;
; 4.354 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.103     ; 2.563      ;
; 4.355 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.103     ; 2.564      ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_in'                                                                                                    ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; debounce:deb_u|debounce[26] ; debounce:deb_u|debounce[27] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; debounce:deb_u|debounce[20] ; debounce:deb_u|debounce[21] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; debounce:deb_u|debounce[54] ; debounce:deb_u|debounce[55] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; debounce:deb_u|debounce[62] ; debounce:deb_u|debounce[63] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; debounce:deb_u|debounce[48] ; debounce:deb_u|debounce[49] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; debounce:deb_u|debounce[44] ; debounce:deb_u|debounce[45] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; debounce:deb_u|debounce[28] ; debounce:deb_u|debounce[29] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; debounce:deb_u|debounce[43] ; debounce:deb_u|debounce[44] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; debounce:deb_u|debounce[40] ; debounce:deb_u|debounce[41] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; debounce:deb_u|debounce[35] ; debounce:deb_u|debounce[36] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; debounce:deb_u|debounce[15] ; debounce:deb_u|debounce[16] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|debounce[8]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; debounce:deb_u|debounce[51] ; debounce:deb_u|debounce[52] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; debounce:deb_u|debounce[39] ; debounce:deb_u|debounce[40] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; debounce:deb_u|debounce[24] ; debounce:deb_u|debounce[25] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|debounce[5]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|debounce[4]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; debounce:deb_u|debounce[32] ; debounce:deb_u|debounce[33] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; debounce:deb_u|debounce[12] ; debounce:deb_u|debounce[13] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; debounce:deb_u|debounce[11] ; debounce:deb_u|debounce[12] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|debounce[2]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.803      ;
; 0.528 ; debounce:deb_u|debounce[60] ; debounce:deb_u|debounce[61] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; debounce:deb_u|debounce[52] ; debounce:deb_u|debounce[53] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.820      ;
; 0.687 ; debounce:deb_u|debounce[38] ; debounce:deb_u|debounce[39] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.980      ;
; 0.689 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|debounce[7]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.981      ;
; 0.699 ; debounce:deb_u|debounce[55] ; debounce:deb_u|debounce[56] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; debounce:deb_u|debounce[59] ; debounce:deb_u|debounce[60] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; debounce:deb_u|debounce[18] ; debounce:deb_u|debounce[19] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; debounce:deb_u|debounce[10] ; debounce:deb_u|debounce[11] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; debounce:deb_u|debounce[47] ; debounce:deb_u|debounce[48] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.994      ;
; 0.703 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|debounce[3]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.995      ;
; 0.705 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; debounce:deb_u|debounce[16] ; debounce:deb_u|debounce[17] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; debounce:deb_u|debounce[53] ; debounce:deb_u|debounce[54] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.999      ;
; 0.707 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|debounce[10] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.999      ;
; 0.707 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|debounce[6]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 0.999      ;
; 0.708 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.001      ;
; 0.709 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.001      ;
; 0.724 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.016      ;
; 0.815 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.107      ;
; 0.899 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.192      ;
; 0.902 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.195      ;
; 0.909 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.201      ;
; 0.910 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.203      ;
; 0.912 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.205      ;
; 0.917 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.209      ;
; 0.930 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.223      ;
; 0.932 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.225      ;
; 0.933 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.225      ;
; 0.935 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.228      ;
; 0.945 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.238      ;
; 1.218 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 0.000        ; 0.088      ; 1.518      ;
; 1.268 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 0.000        ; 0.074      ; 1.554      ;
; 1.278 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 0.000        ; 0.082      ; 1.572      ;
; 1.334 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 0.000        ; 0.061      ; 1.607      ;
; 1.545 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 0.000        ; 0.101      ; 1.858      ;
; 1.614 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 1.896      ;
; 1.986 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.278      ;
; 2.016 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.308      ;
; 2.074 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.356      ;
; 2.126 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.418      ;
; 2.169 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.451      ;
; 2.218 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.510      ;
; 2.229 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.521      ;
; 2.249 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.531      ;
; 2.259 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.551      ;
; 2.265 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.557      ;
; 2.340 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.622      ;
; 2.359 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.641      ;
; 2.372 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.654      ;
; 2.451 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.733      ;
; 2.453 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.735      ;
; 2.454 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.736      ;
; 2.465 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.757      ;
; 2.547 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.839      ;
; 2.567 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.859      ;
; 2.591 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.873      ;
; 2.595 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.877      ;
; 2.607 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 2.877      ;
; 2.678 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 2.970      ;
; 2.695 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.977      ;
; 2.695 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.977      ;
; 2.695 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.977      ;
; 2.696 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 2.978      ;
; 2.770 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 3.062      ;
; 2.799 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 3.069      ;
; 2.803 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 3.085      ;
; 2.896 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 3.178      ;
; 2.905 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 3.175      ;
; 2.998 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 3.268      ;
; 3.092 ; debounce:deb_u|debounce[26] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 3.362      ;
; 3.143 ; debounce:deb_u|debounce[18] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 3.413      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 192.75 MHz ; 192.75 MHz      ; clk_in                                               ;                                                ;
; 507.61 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.373 ; 0.000         ;
; clk_in                                               ; 14.812 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk_in                                               ; 0.469 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.718 ; 0.000         ;
; clk_in                                               ; 9.772 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.373 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.282     ; 3.297      ;
; 14.540 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.282     ; 3.130      ;
; 14.818 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.282     ; 2.852      ;
; 15.664 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.282     ; 2.006      ;
; 18.030 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.900      ;
; 18.111 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.819      ;
; 18.158 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.772      ;
; 18.197 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.733      ;
; 18.237 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.693      ;
; 18.247 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.683      ;
; 18.629 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.301      ;
; 18.781 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.149      ;
; 19.094 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 0.836      ;
; 19.160 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 0.770      ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_in'                                                                                                     ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 14.812 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.083     ; 5.107      ;
; 14.996 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.930      ;
; 14.999 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.927      ;
; 15.206 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.720      ;
; 15.210 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.716      ;
; 15.228 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.698      ;
; 15.231 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.695      ;
; 15.263 ; debounce:deb_u|debounce[10] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.663      ;
; 15.300 ; debounce:deb_u|debounce[13] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.626      ;
; 15.308 ; debounce:deb_u|debounce[12] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.618      ;
; 15.438 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.488      ;
; 15.447 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.479      ;
; 15.473 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.453      ;
; 15.544 ; debounce:deb_u|debounce[11] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.382      ;
; 15.576 ; debounce:deb_u|debounce[14] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.350      ;
; 15.716 ; debounce:deb_u|pulse        ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.076     ; 4.210      ;
; 15.934 ; debounce:deb_u|debounce[16] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.975      ;
; 15.939 ; debounce:deb_u|debounce[15] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.970      ;
; 15.942 ; debounce:deb_u|debounce[31] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.078     ; 3.982      ;
; 16.051 ; debounce:deb_u|debounce[25] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.858      ;
; 16.060 ; debounce:deb_u|debounce[23] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.849      ;
; 16.112 ; debounce:deb_u|debounce[47] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 3.804      ;
; 16.116 ; debounce:deb_u|debounce[49] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.087     ; 3.799      ;
; 16.128 ; debounce:deb_u|debounce[21] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.781      ;
; 16.150 ; debounce:deb_u|debounce[17] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.759      ;
; 16.179 ; debounce:deb_u|debounce[22] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.730      ;
; 16.201 ; debounce:deb_u|debounce[18] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.708      ;
; 16.288 ; debounce:deb_u|debounce[24] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.621      ;
; 16.322 ; debounce:deb_u|debounce[26] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.587      ;
; 16.386 ; debounce:deb_u|debounce[28] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.523      ;
; 16.390 ; debounce:deb_u|debounce[27] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.519      ;
; 16.540 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.369      ;
; 16.558 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.087     ; 3.357      ;
; 16.594 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.087     ; 3.321      ;
; 16.603 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.306      ;
; 16.653 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.256      ;
; 16.804 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.093     ; 3.105      ;
; 16.870 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 3.060      ;
; 16.962 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.954      ;
; 16.966 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.950      ;
; 16.966 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.950      ;
; 16.967 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.949      ;
; 16.976 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.954      ;
; 17.060 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.856      ;
; 17.066 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.850      ;
; 17.067 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.863      ;
; 17.070 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.860      ;
; 17.191 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.725      ;
; 17.193 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.723      ;
; 17.198 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.718      ;
; 17.201 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.729      ;
; 17.229 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.687      ;
; 17.233 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.683      ;
; 17.294 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.622      ;
; 17.315 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.615      ;
; 17.329 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.587      ;
; 17.415 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.515      ;
; 17.422 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.494      ;
; 17.432 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.498      ;
; 17.433 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.497      ;
; 17.461 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.086     ; 2.455      ;
; 17.469 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.461      ;
; 17.559 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.371      ;
; 17.680 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 2.250      ;
; 17.889 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 20.000       ; -0.087     ; 2.026      ;
; 17.975 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 20.000       ; -0.056     ; 1.971      ;
; 18.247 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 20.000       ; -0.088     ; 1.667      ;
; 18.287 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 20.000       ; -0.080     ; 1.635      ;
; 18.326 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 20.000       ; -0.065     ; 1.611      ;
; 18.384 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 20.000       ; -0.069     ; 1.549      ;
; 18.724 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.205      ;
; 18.744 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.185      ;
; 18.747 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.182      ;
; 18.747 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.182      ;
; 18.748 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.181      ;
; 18.759 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.171      ;
; 18.764 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.165      ;
; 18.765 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.164      ;
; 18.768 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.162      ;
; 18.772 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.157      ;
; 18.777 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.152      ;
; 18.819 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.111      ;
; 18.905 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.025      ;
; 18.910 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.019      ;
; 18.911 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.018      ;
; 18.911 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.018      ;
; 18.911 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.018      ;
; 18.913 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.017      ;
; 18.913 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.016      ;
; 18.913 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.016      ;
; 18.914 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.015      ;
; 18.914 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|debounce[6]  ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.015      ;
; 18.915 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.014      ;
; 18.915 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.014      ;
; 18.915 ; debounce:deb_u|debounce[16] ; debounce:deb_u|debounce[17] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.014      ;
; 18.915 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|debounce[10] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.014      ;
; 18.916 ; debounce:deb_u|debounce[53] ; debounce:deb_u|debounce[54] ; clk_in       ; clk_in      ; 20.000       ; -0.072     ; 1.014      ;
; 18.916 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.013      ;
; 18.925 ; debounce:deb_u|debounce[18] ; debounce:deb_u|debounce[19] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.004      ;
; 18.926 ; debounce:deb_u|debounce[10] ; debounce:deb_u|debounce[11] ; clk_in       ; clk_in      ; 20.000       ; -0.073     ; 1.003      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.710 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.872 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 1.032 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.034 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.048 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.129 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.154 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.161 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 3.242 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.823     ; 1.714      ;
; 3.855 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.823     ; 2.327      ;
; 3.857 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.823     ; 2.329      ;
; 3.858 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.823     ; 2.330      ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_in'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; debounce:deb_u|debounce[26] ; debounce:deb_u|debounce[27] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; debounce:deb_u|debounce[20] ; debounce:deb_u|debounce[21] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; debounce:deb_u|debounce[54] ; debounce:deb_u|debounce[55] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; debounce:deb_u|debounce[62] ; debounce:deb_u|debounce[63] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; debounce:deb_u|debounce[48] ; debounce:deb_u|debounce[49] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|debounce[8]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; debounce:deb_u|debounce[51] ; debounce:deb_u|debounce[52] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; debounce:deb_u|debounce[44] ; debounce:deb_u|debounce[45] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; debounce:deb_u|debounce[43] ; debounce:deb_u|debounce[44] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; debounce:deb_u|debounce[35] ; debounce:deb_u|debounce[36] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; debounce:deb_u|debounce[28] ; debounce:deb_u|debounce[29] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; debounce:deb_u|debounce[24] ; debounce:deb_u|debounce[25] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|debounce[4]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; debounce:deb_u|debounce[39] ; debounce:deb_u|debounce[40] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; debounce:deb_u|debounce[32] ; debounce:deb_u|debounce[33] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; debounce:deb_u|debounce[15] ; debounce:deb_u|debounce[16] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; debounce:deb_u|debounce[11] ; debounce:deb_u|debounce[12] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|debounce[5]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; debounce:deb_u|debounce[40] ; debounce:deb_u|debounce[41] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|debounce[2]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; debounce:deb_u|debounce[12] ; debounce:deb_u|debounce[13] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.748      ;
; 0.493 ; debounce:deb_u|debounce[60] ; debounce:deb_u|debounce[61] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; debounce:deb_u|debounce[52] ; debounce:deb_u|debounce[53] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.760      ;
; 0.609 ; debounce:deb_u|debounce[38] ; debounce:deb_u|debounce[39] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.877      ;
; 0.610 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|debounce[7]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.878      ;
; 0.620 ; debounce:deb_u|debounce[47] ; debounce:deb_u|debounce[48] ; clk_in       ; clk_in      ; 0.000        ; 0.074      ; 0.889      ;
; 0.621 ; debounce:deb_u|debounce[59] ; debounce:deb_u|debounce[60] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; debounce:deb_u|debounce[55] ; debounce:deb_u|debounce[56] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.888      ;
; 0.624 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|debounce[3]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.892      ;
; 0.646 ; debounce:deb_u|debounce[18] ; debounce:deb_u|debounce[19] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; debounce:deb_u|debounce[10] ; debounce:deb_u|debounce[11] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.914      ;
; 0.652 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; debounce:deb_u|debounce[16] ; debounce:deb_u|debounce[17] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|debounce[10] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; debounce:deb_u|debounce[53] ; debounce:deb_u|debounce[54] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|debounce[6]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.923      ;
; 0.656 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.923      ;
; 0.656 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.924      ;
; 0.656 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.924      ;
; 0.657 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.925      ;
; 0.667 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 0.934      ;
; 0.756 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.023      ;
; 0.828 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.096      ;
; 0.834 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.102      ;
; 0.837 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.104      ;
; 0.840 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.108      ;
; 0.848 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.115      ;
; 0.853 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.121      ;
; 0.855 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.123      ;
; 0.856 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.124      ;
; 0.858 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.126      ;
; 0.859 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.127      ;
; 0.867 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.135      ;
; 1.082 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 0.000        ; 0.081      ; 1.358      ;
; 1.126 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 0.000        ; 0.065      ; 1.386      ;
; 1.154 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.425      ;
; 1.189 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 1.442      ;
; 1.375 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 0.000        ; 0.090      ; 1.660      ;
; 1.446 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 1.699      ;
; 1.769 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.036      ;
; 1.797 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.064      ;
; 1.858 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.112      ;
; 1.889 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.156      ;
; 1.948 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.202      ;
; 1.976 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.243      ;
; 1.990 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.257      ;
; 2.013 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.280      ;
; 2.021 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.275      ;
; 2.108 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.362      ;
; 2.113 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.367      ;
; 2.124 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.391      ;
; 2.125 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.379      ;
; 2.200 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.454      ;
; 2.203 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.457      ;
; 2.211 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.465      ;
; 2.231 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.498      ;
; 2.271 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.538      ;
; 2.290 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.557      ;
; 2.323 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 2.570      ;
; 2.364 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.618      ;
; 2.373 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.627      ;
; 2.384 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.651      ;
; 2.453 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.707      ;
; 2.461 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 2.728      ;
; 2.465 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.719      ;
; 2.465 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.719      ;
; 2.481 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.059      ; 2.735      ;
; 2.498 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 2.751      ;
; 2.500 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 2.747      ;
; 2.586 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 2.839      ;
; 2.599 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 2.846      ;
; 2.677 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 2.924      ;
; 2.761 ; debounce:deb_u|debounce[26] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 3.008      ;
; 2.796 ; debounce:deb_u|debounce[18] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.052      ; 3.043      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.090 ; 0.000         ;
; clk_in                                               ; 17.655 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; clk_in                                               ; 0.192 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_in                                               ; 9.436 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.797 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.090 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.310     ; 1.537      ;
; 17.094 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.310     ; 1.533      ;
; 17.272 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.310     ; 1.355      ;
; 17.673 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.310     ; 0.954      ;
; 19.110 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.840      ;
; 19.114 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.836      ;
; 19.122 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.828      ;
; 19.122 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.828      ;
; 19.159 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.791      ;
; 19.190 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.760      ;
; 19.321 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.629      ;
; 19.407 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.543      ;
; 19.566 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.384      ;
; 19.591 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 0.359      ;
+--------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_in'                                                                                                     ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 17.655 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 2.285      ;
; 17.688 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.260      ;
; 17.693 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.255      ;
; 17.768 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.180      ;
; 17.771 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.177      ;
; 17.827 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.121      ;
; 17.829 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.119      ;
; 17.831 ; debounce:deb_u|debounce[13] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.117      ;
; 17.835 ; debounce:deb_u|debounce[12] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.113      ;
; 17.857 ; debounce:deb_u|debounce[10] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.091      ;
; 17.907 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.041      ;
; 17.909 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.039      ;
; 17.934 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 2.014      ;
; 17.975 ; debounce:deb_u|debounce[11] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 1.973      ;
; 18.001 ; debounce:deb_u|debounce[14] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 1.947      ;
; 18.064 ; debounce:deb_u|pulse        ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.039     ; 1.884      ;
; 18.100 ; debounce:deb_u|debounce[31] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.040     ; 1.847      ;
; 18.143 ; debounce:deb_u|debounce[15] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.797      ;
; 18.145 ; debounce:deb_u|debounce[16] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.795      ;
; 18.151 ; debounce:deb_u|debounce[25] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.789      ;
; 18.155 ; debounce:deb_u|debounce[23] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.785      ;
; 18.185 ; debounce:deb_u|debounce[49] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.050     ; 1.752      ;
; 18.190 ; debounce:deb_u|debounce[47] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.748      ;
; 18.215 ; debounce:deb_u|debounce[21] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.725      ;
; 18.251 ; debounce:deb_u|debounce[22] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.689      ;
; 18.272 ; debounce:deb_u|debounce[17] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.668      ;
; 18.293 ; debounce:deb_u|debounce[24] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.647      ;
; 18.308 ; debounce:deb_u|debounce[18] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.632      ;
; 18.310 ; debounce:deb_u|debounce[27] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.630      ;
; 18.312 ; debounce:deb_u|debounce[28] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.628      ;
; 18.320 ; debounce:deb_u|debounce[26] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.620      ;
; 18.390 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.550      ;
; 18.404 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.050     ; 1.533      ;
; 18.434 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.050     ; 1.503      ;
; 18.442 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.498      ;
; 18.477 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.463      ;
; 18.492 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.446      ;
; 18.499 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.439      ;
; 18.500 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.438      ;
; 18.500 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.438      ;
; 18.540 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.411      ;
; 18.558 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.047     ; 1.382      ;
; 18.562 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.376      ;
; 18.564 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.374      ;
; 18.581 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.370      ;
; 18.632 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.306      ;
; 18.634 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.304      ;
; 18.636 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.302      ;
; 18.645 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.306      ;
; 18.646 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.305      ;
; 18.663 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.275      ;
; 18.664 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.274      ;
; 18.665 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.286      ;
; 18.703 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.235      ;
; 18.730 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.208      ;
; 18.737 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.214      ;
; 18.767 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.171      ;
; 18.786 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.165      ;
; 18.797 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.154      ;
; 18.799 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.049     ; 1.139      ;
; 18.799 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.152      ;
; 18.828 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.123      ;
; 18.891 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.060      ;
; 18.906 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 1.045      ;
; 18.991 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 20.000       ; -0.050     ; 0.946      ;
; 19.035 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 20.000       ; -0.029     ; 0.923      ;
; 19.150 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 20.000       ; -0.043     ; 0.794      ;
; 19.182 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 20.000       ; -0.044     ; 0.761      ;
; 19.223 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 20.000       ; -0.028     ; 0.736      ;
; 19.250 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 20.000       ; -0.033     ; 0.704      ;
; 19.413 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.537      ;
; 19.422 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.528      ;
; 19.423 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.528      ;
; 19.423 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.527      ;
; 19.424 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.526      ;
; 19.426 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.525      ;
; 19.426 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.525      ;
; 19.428 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.523      ;
; 19.432 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.518      ;
; 19.434 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.517      ;
; 19.435 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.515      ;
; 19.439 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.512      ;
; 19.492 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|debounce[3]  ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.459      ;
; 19.494 ; debounce:deb_u|debounce[59] ; debounce:deb_u|debounce[60] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.457      ;
; 19.495 ; debounce:deb_u|debounce[55] ; debounce:deb_u|debounce[56] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.456      ;
; 19.495 ; debounce:deb_u|debounce[47] ; debounce:deb_u|debounce[48] ; clk_in       ; clk_in      ; 20.000       ; -0.035     ; 0.457      ;
; 19.500 ; debounce:deb_u|debounce[38] ; debounce:deb_u|debounce[39] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.450      ;
; 19.501 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.450      ;
; 19.501 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.449      ;
; 19.501 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.449      ;
; 19.501 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.449      ;
; 19.501 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|debounce[7]  ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.450      ;
; 19.502 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.449      ;
; 19.503 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.447      ;
; 19.503 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.447      ;
; 19.504 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 20.000       ; -0.036     ; 0.447      ;
; 19.504 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.446      ;
; 19.504 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.446      ;
; 19.505 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.445      ;
; 19.506 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 20.000       ; -0.037     ; 0.444      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; counter_s[0]           ; counter_s[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.204 ; counter_s[3]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.306 ; counter_s[1]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.373 ; counter_s[2]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.455 ; counter_s[1]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.467 ; counter_s[0]           ; counter_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; counter_s[0]           ; counter_s[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.518 ; counter_s[1]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.531 ; counter_s[2]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; counter_s[0]           ; counter_s[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 1.687 ; debounce:deb_u|deb_out ; counter_s[0] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 0.811      ;
; 1.972 ; debounce:deb_u|deb_out ; counter_s[1] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.096      ;
; 1.975 ; debounce:deb_u|deb_out ; counter_s[2] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.099      ;
; 1.976 ; debounce:deb_u|deb_out ; counter_s[3] ; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.060     ; 1.100      ;
+-------+------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_in'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.192 ; debounce:deb_u|debounce[26] ; debounce:deb_u|debounce[27] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; debounce:deb_u|debounce[20] ; debounce:deb_u|debounce[21] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; debounce:deb_u|debounce[54] ; debounce:deb_u|debounce[55] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; debounce:deb_u|debounce[62] ; debounce:deb_u|debounce[63] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; debounce:deb_u|debounce[43] ; debounce:deb_u|debounce[44] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; debounce:deb_u|debounce[44] ; debounce:deb_u|debounce[45] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; debounce:deb_u|debounce[35] ; debounce:deb_u|debounce[36] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; debounce:deb_u|debounce[28] ; debounce:deb_u|debounce[29] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; debounce:deb_u|debounce[24] ; debounce:deb_u|debounce[25] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; debounce:deb_u|debounce[7]  ; debounce:deb_u|debounce[8]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; debounce:deb_u|debounce[3]  ; debounce:deb_u|debounce[4]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; debounce:deb_u|debounce[51] ; debounce:deb_u|debounce[52] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; debounce:deb_u|debounce[48] ; debounce:deb_u|debounce[49] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; debounce:deb_u|debounce[40] ; debounce:deb_u|debounce[41] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; debounce:deb_u|debounce[15] ; debounce:deb_u|debounce[16] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; debounce:deb_u|debounce[4]  ; debounce:deb_u|debounce[5]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; debounce:deb_u|debounce[39] ; debounce:deb_u|debounce[40] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; debounce:deb_u|debounce[32] ; debounce:deb_u|debounce[33] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; debounce:deb_u|debounce[12] ; debounce:deb_u|debounce[13] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; debounce:deb_u|debounce[11] ; debounce:deb_u|debounce[12] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; debounce:deb_u|debounce[1]  ; debounce:deb_u|debounce[2]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.320      ;
; 0.206 ; debounce:deb_u|debounce[60] ; debounce:deb_u|debounce[61] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; debounce:deb_u|debounce[52] ; debounce:deb_u|debounce[53] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.326      ;
; 0.259 ; debounce:deb_u|debounce[38] ; debounce:deb_u|debounce[39] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; debounce:deb_u|debounce[6]  ; debounce:deb_u|debounce[7]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; debounce:deb_u|debounce[55] ; debounce:deb_u|debounce[56] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; debounce:deb_u|debounce[47] ; debounce:deb_u|debounce[48] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; debounce:deb_u|debounce[59] ; debounce:deb_u|debounce[60] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; debounce:deb_u|debounce[2]  ; debounce:deb_u|debounce[3]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; debounce:deb_u|debounce[18] ; debounce:deb_u|debounce[19] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; debounce:deb_u|debounce[10] ; debounce:deb_u|debounce[11] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; debounce:deb_u|debounce[41] ; debounce:deb_u|debounce[42] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; debounce:deb_u|debounce[16] ; debounce:deb_u|debounce[17] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; debounce:deb_u|debounce[53] ; debounce:deb_u|debounce[54] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; debounce:deb_u|debounce[37] ; debounce:deb_u|debounce[38] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; debounce:deb_u|debounce[33] ; debounce:deb_u|debounce[34] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; debounce:deb_u|debounce[36] ; debounce:deb_u|debounce[37] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; debounce:deb_u|debounce[23] ; debounce:deb_u|debounce[24] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; debounce:deb_u|debounce[19] ; debounce:deb_u|debounce[20] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; debounce:deb_u|debounce[9]  ; debounce:deb_u|debounce[10] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; debounce:deb_u|debounce[5]  ; debounce:deb_u|debounce[6]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; debounce:deb_u|debounce[57] ; debounce:deb_u|debounce[58] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; debounce:deb_u|debounce[45] ; debounce:deb_u|debounce[46] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; debounce:deb_u|debounce[27] ; debounce:deb_u|debounce[28] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; debounce:deb_u|debounce[25] ; debounce:deb_u|debounce[26] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; debounce:deb_u|debounce[8]  ; debounce:deb_u|debounce[9]  ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; debounce:deb_u|debounce[56] ; debounce:deb_u|debounce[57] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.398      ;
; 0.331 ; debounce:deb_u|debounce[63] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; debounce:deb_u|debounce[46] ; debounce:deb_u|debounce[47] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; debounce:deb_u|debounce[22] ; debounce:deb_u|debounce[23] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.455      ;
; 0.337 ; debounce:deb_u|debounce[58] ; debounce:deb_u|debounce[59] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; debounce:deb_u|debounce[42] ; debounce:deb_u|debounce[43] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.458      ;
; 0.341 ; debounce:deb_u|debounce[49] ; debounce:deb_u|debounce[50] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; debounce:deb_u|debounce[61] ; debounce:deb_u|debounce[62] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.462      ;
; 0.347 ; debounce:deb_u|debounce[29] ; debounce:deb_u|debounce[30] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; debounce:deb_u|debounce[17] ; debounce:deb_u|debounce[18] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; debounce:deb_u|debounce[13] ; debounce:deb_u|debounce[14] ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; debounce:deb_u|debounce[21] ; debounce:deb_u|debounce[22] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; debounce:deb_u|debounce[34] ; debounce:deb_u|debounce[35] ; clk_in       ; clk_in      ; 0.000        ; 0.037      ; 0.470      ;
; 0.491 ; debounce:deb_u|debounce[63] ; debounce:deb_u|pulse        ; clk_in       ; clk_in      ; 0.000        ; 0.039      ; 0.614      ;
; 0.504 ; debounce:deb_u|debounce[31] ; debounce:deb_u|debounce[32] ; clk_in       ; clk_in      ; 0.000        ; 0.045      ; 0.633      ;
; 0.529 ; debounce:deb_u|debounce[0]  ; debounce:deb_u|debounce[1]  ; clk_in       ; clk_in      ; 0.000        ; 0.029      ; 0.642      ;
; 0.561 ; debounce:deb_u|debounce[30] ; debounce:deb_u|debounce[31] ; clk_in       ; clk_in      ; 0.000        ; 0.030      ; 0.675      ;
; 0.656 ; debounce:deb_u|debounce[14] ; debounce:deb_u|debounce[15] ; clk_in       ; clk_in      ; 0.000        ; 0.044      ; 0.784      ;
; 0.691 ; debounce:deb_u|debounce[50] ; debounce:deb_u|debounce[51] ; clk_in       ; clk_in      ; 0.000        ; 0.022      ; 0.797      ;
; 0.785 ; debounce:deb_u|debounce[58] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.905      ;
; 0.813 ; debounce:deb_u|debounce[62] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.933      ;
; 0.853 ; debounce:deb_u|debounce[54] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.973      ;
; 0.864 ; debounce:deb_u|debounce[55] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.984      ;
; 0.864 ; debounce:deb_u|debounce[51] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 0.984      ;
; 0.887 ; debounce:deb_u|debounce[34] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 0.995      ;
; 0.890 ; debounce:deb_u|debounce[59] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.010      ;
; 0.899 ; debounce:deb_u|debounce[57] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.019      ;
; 0.901 ; debounce:deb_u|debounce[32] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.009      ;
; 0.944 ; debounce:deb_u|debounce[38] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.052      ;
; 0.954 ; debounce:deb_u|debounce[35] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.062      ;
; 0.967 ; debounce:deb_u|debounce[53] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.087      ;
; 0.987 ; debounce:deb_u|debounce[46] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.095      ;
; 0.989 ; debounce:deb_u|debounce[42] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.097      ;
; 0.997 ; debounce:deb_u|debounce[61] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.117      ;
; 0.997 ; debounce:deb_u|debounce[43] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.105      ;
; 1.000 ; debounce:deb_u|debounce[60] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.120      ;
; 1.001 ; debounce:deb_u|debounce[33] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.109      ;
; 1.003 ; debounce:deb_u|debounce[39] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.111      ;
; 1.040 ; debounce:deb_u|debounce[52] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.160      ;
; 1.056 ; debounce:deb_u|debounce[37] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.164      ;
; 1.059 ; debounce:deb_u|debounce[36] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.167      ;
; 1.080 ; debounce:deb_u|debounce[56] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.036      ; 1.200      ;
; 1.100 ; debounce:deb_u|debounce[44] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.208      ;
; 1.101 ; debounce:deb_u|debounce[40] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.209      ;
; 1.102 ; debounce:deb_u|debounce[45] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.210      ;
; 1.102 ; debounce:deb_u|debounce[41] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.024      ; 1.210      ;
; 1.108 ; debounce:deb_u|debounce[20] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.218      ;
; 1.173 ; debounce:deb_u|debounce[30] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.283      ;
; 1.191 ; debounce:deb_u|debounce[29] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.301      ;
; 1.194 ; debounce:deb_u|debounce[50] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.022      ; 1.300      ;
; 1.206 ; debounce:deb_u|debounce[48] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.022      ; 1.312      ;
; 1.221 ; debounce:deb_u|debounce[19] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.331      ;
; 1.286 ; debounce:deb_u|debounce[27] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.396      ;
; 1.288 ; debounce:deb_u|debounce[28] ; debounce:deb_u|deb_out      ; clk_in       ; clk_in      ; 0.000        ; 0.026      ; 1.398      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 13.767 ; 0.186 ; N/A      ; N/A     ; 9.436               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.767 ; 0.186 ; N/A      ; N/A     ; 9.718               ;
;  clk_in                                               ; 14.615 ; 0.192 ; N/A      ; N/A     ; 9.436               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_in                                               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; leds_saida[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds_saida[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds_saida[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds_saida[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; botao_load              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; seletor_ud_input        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; botao_count             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds_saida[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds_saida[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; leds_saida[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; leds_saida[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds_saida[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds_saida[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds_saida[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                               ; clk_in                                               ; 129      ; 0        ; 0        ; 0        ;
; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                               ; clk_in                                               ; 129      ; 0        ; 0        ; 0        ;
; clk_in                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk_in                                               ; clk_in                                               ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; botao_count      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botao_load       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seletor_ud_input ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; leds_saida[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; botao_count      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; botao_load       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seletor_ud_input ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; leds_saida[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds_saida[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Sep 02 23:54:58 2021
Info: Command: quartus_sta Counter_Up_Down -c Counter_Up_Down
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Counter_Up_Down.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 13.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.767               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.615               0.000 clk_in 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.500               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.781               0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.373               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.812               0.000 clk_in 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.469               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.772               0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.090               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.655               0.000 clk_in 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.192               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.436               0.000 clk_in 
    Info (332119):     9.797               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Thu Sep 02 23:55:01 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


