<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14977' type='14962'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='724'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='89874' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='89874' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='90308' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='90308' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2934'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5198' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7923' c='_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi'/>
