Info: constrained 'i_clk' to bel 'X0/Y8/io1'
Info: constrained 'q' to bel 'X13/Y9/io1'
Info: constrained 'i_data' to bel 'X13/Y4/io1'
Info: constrained 'o_data' to bel 'X13/Y4/io0'
Info: constrained 'to_pc' to bel 'X0/Y12/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
<<<<<<< HEAD
Info:      694 LCs used as LUT4 only
Info:      204 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      152 LCs used as DFF only
=======
Info:      670 LCs used as LUT4 only
Info:      193 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      153 LCs used as DFF only
>>>>>>> refs/remotes/origin/main
Info: Packing carries..
Info:       62 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'clock_gen.pll.pll' to X6/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'clock_gen.pll.pll' has LOCK output, need to pass all outputs via LUT
<<<<<<< HEAD
Info:   constrained '$auto$simplemap.cc:420:simplemap_dff$2583_DFFLC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting i_clk$SB_IO_IN (fanout 384)
Info: promoting wb_rst [reset] (fanout 116)
Info: promoting $abc$8566$auto$dff2dffe.cc:158:make_patterns_logic$6595 [cen] (fanout 32)
Info: promoting $abc$8566$auto$dff2dffe.cc:158:make_patterns_logic$7441 [cen] (fanout 32)
Info: promoting $abc$8566$auto$dff2dffe.cc:158:make_patterns_logic$7633 [cen] (fanout 31)
=======
Info:   constrained '$auto$simplemap.cc:420:simplemap_dff$4105_DFFLC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting i_clk$SB_IO_IN (fanout 374)
Info: promoting wb_rst [reset] (fanout 116)
Info: promoting $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623 [cen] (fanout 32)
Info: promoting $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777 [cen] (fanout 32)
Info: promoting $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815 [cen] (fanout 31)
>>>>>>> refs/remotes/origin/main
Info: promoting servant.cpu.cpu.bufreg_en [cen] (fanout 30)
Info: promoting wb_clk (fanout 2)
Info: Constraining chains...
Info:       17 LCs used to legalise carry chains.
<<<<<<< HEAD
Info: Checksum: 0xa0e5dac1

Info: Annotating ports with timing budgets for target frequency 32.00 MHz
Info: Checksum: 0x5683129e

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1131/ 1280    88%
Info: 	        ICESTORM_RAM:    15/   16    93%
Info: 	               SB_IO:     5/  112     4%
=======
Info: Checksum: 0x4ab85bc4

Info: Annotating ports with timing budgets for target frequency 32.00 MHz
Info: Checksum: 0xb77cc14c

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1097/ 1280    85%
Info: 	        ICESTORM_RAM:    15/   16    93%
Info: 	               SB_IO:     9/  112     8%
>>>>>>> refs/remotes/origin/main
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%

<<<<<<< HEAD
Info: Placed 7 cells based on constraints.
Info: Creating initial analytic placement for 1014 cells, random placement wirelen = 16021.
Info:     at initial placer iter 0, wirelen = 213
Info:     at initial placer iter 1, wirelen = 239
Info:     at initial placer iter 2, wirelen = 221
Info:     at initial placer iter 3, wirelen = 245
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 739, spread = 7448, legal = 8039; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 8027, spread = 8084, legal = 8097; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 6065, spread = 7517, legal = 7833; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 216, spread = 7332, legal = 8723; time = 0.03s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 3101, spread = 6931, legal = 7519; time = 0.02s
Info:     at iteration #2, type SB_GB: wirelen solved = 7481, spread = 7494, legal = 7525; time = 0.06s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 7206, spread = 7621, legal = 7658; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 253, spread = 6896, legal = 7996; time = 0.12s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 2982, spread = 6996, legal = 7595; time = 0.02s
Info:     at iteration #3, type SB_GB: wirelen solved = 7566, spread = 7589, legal = 7600; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 6511, spread = 7780, legal = 8348; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 470, spread = 6997, legal = 8009; time = 0.03s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 3293, spread = 6958, legal = 7524; time = 0.02s
Info:     at iteration #4, type SB_GB: wirelen solved = 7495, spread = 7523, legal = 7525; time = 0.00s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 6852, spread = 7829, legal = 8070; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 522, spread = 6780, legal = 7740; time = 0.03s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 3412, spread = 6596, legal = 7242; time = 0.02s
Info:     at iteration #5, type SB_GB: wirelen solved = 7208, spread = 7234, legal = 7237; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 6248, spread = 7435, legal = 7685; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 628, spread = 6783, legal = 7596; time = 0.02s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 3348, spread = 6556, legal = 7136; time = 0.02s
Info:     at iteration #6, type SB_GB: wirelen solved = 7092, spread = 7136, legal = 7144; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 6355, spread = 7393, legal = 7509; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 776, spread = 6736, legal = 8009; time = 0.04s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 3626, spread = 6314, legal = 7411; time = 0.07s
Info:     at iteration #7, type SB_GB: wirelen solved = 7377, spread = 7415, legal = 7416; time = 0.01s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 6814, spread = 7491, legal = 7707; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 890, spread = 6595, legal = 7645; time = 0.05s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 3376, spread = 5583, legal = 6301; time = 0.03s
Info:     at iteration #8, type SB_GB: wirelen solved = 6275, spread = 6314, legal = 6314; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 5835, spread = 6215, legal = 6822; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 1146, spread = 6471, legal = 7487; time = 0.03s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 3566, spread = 5982, legal = 6458; time = 0.02s
Info:     at iteration #9, type SB_GB: wirelen solved = 6409, spread = 6456, legal = 6469; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 5728, spread = 6110, legal = 6536; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 1083, spread = 6416, legal = 7625; time = 0.05s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 3749, spread = 6254, legal = 6689; time = 0.02s
Info:     at iteration #10, type SB_GB: wirelen solved = 6636, spread = 6682, legal = 6674; time = 0.00s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 6008, spread = 6771, legal = 7044; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1181, spread = 6417, legal = 7370; time = 0.02s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 3868, spread = 6203, legal = 6567; time = 0.02s
Info:     at iteration #11, type SB_GB: wirelen solved = 6515, spread = 6565, legal = 6568; time = 0.00s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 5490, spread = 6868, legal = 7224; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 1383, spread = 6482, legal = 8018; time = 0.02s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 3802, spread = 6738, legal = 7350; time = 0.02s
Info:     at iteration #12, type SB_GB: wirelen solved = 7313, spread = 7347, legal = 7356; time = 0.00s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 6436, spread = 7110, legal = 7797; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 1356, spread = 6440, legal = 7269; time = 0.04s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 3522, spread = 5260, legal = 5985; time = 0.02s
Info:     at iteration #13, type SB_GB: wirelen solved = 5952, spread = 5988, legal = 5991; time = 0.00s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 5423, spread = 6063, legal = 6541; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1460, spread = 6340, legal = 7520; time = 0.07s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 3705, spread = 5706, legal = 6200; time = 0.02s
Info:     at iteration #14, type SB_GB: wirelen solved = 6165, spread = 6207, legal = 6208; time = 0.00s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 5626, spread = 6037, legal = 6615; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 1437, spread = 6288, legal = 7533; time = 0.04s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 3797, spread = 5679, legal = 6147; time = 0.01s
Info:     at iteration #15, type SB_GB: wirelen solved = 6113, spread = 6148, legal = 6147; time = 0.00s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 5411, spread = 6072, legal = 6566; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 1451, spread = 6247, legal = 7526; time = 0.03s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 3841, spread = 5580, legal = 6087; time = 0.02s
Info:     at iteration #16, type SB_GB: wirelen solved = 6049, spread = 6086, legal = 6100; time = 0.00s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 5507, spread = 6358, legal = 6639; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 1541, spread = 6162, legal = 7798; time = 0.07s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 4131, spread = 5932, legal = 6495; time = 0.03s
Info:     at iteration #17, type SB_GB: wirelen solved = 6455, spread = 6492, legal = 6506; time = 0.01s
Info:     at iteration #17, type ICESTORM_RAM: wirelen solved = 5697, spread = 6477, legal = 6977; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 1616, spread = 6172, legal = 7069; time = 0.03s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 3923, spread = 5525, legal = 6290; time = 0.02s
Info:     at iteration #18, type SB_GB: wirelen solved = 6256, spread = 6284, legal = 6295; time = 0.00s
Info:     at iteration #18, type ICESTORM_RAM: wirelen solved = 5530, spread = 6668, legal = 6753; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 1794, spread = 6167, legal = 7766; time = 0.04s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 4177, spread = 5727, legal = 6266; time = 0.02s
Info:     at iteration #19, type SB_GB: wirelen solved = 6236, spread = 6269, legal = 6286; time = 0.00s
Info:     at iteration #19, type ICESTORM_RAM: wirelen solved = 5471, spread = 6468, legal = 6597; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 1783, spread = 6120, legal = 7386; time = 0.02s
Info:     at iteration #20, type ICESTORM_LC: wirelen solved = 4277, spread = 5745, legal = 6467; time = 0.01s
Info:     at iteration #20, type SB_GB: wirelen solved = 6439, spread = 6470, legal = 6483; time = 0.00s
Info:     at iteration #20, type ICESTORM_RAM: wirelen solved = 5529, spread = 6101, legal = 6527; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 1915, spread = 6086, legal = 7542; time = 0.03s
Info:     at iteration #21, type ICESTORM_LC: wirelen solved = 4253, spread = 5934, legal = 6581; time = 0.02s
Info:     at iteration #21, type SB_GB: wirelen solved = 6548, spread = 6583, legal = 6591; time = 0.14s
Info:     at iteration #21, type ICESTORM_RAM: wirelen solved = 5711, spread = 6729, legal = 7393; time = 0.00s
Info:     at iteration #21, type ALL: wirelen solved = 1895, spread = 6094, legal = 7613; time = 0.04s
Info:     at iteration #22, type ICESTORM_LC: wirelen solved = 4463, spread = 6062, legal = 6549; time = 0.02s
Info:     at iteration #22, type SB_GB: wirelen solved = 6508, spread = 6551, legal = 6550; time = 0.00s
Info:     at iteration #22, type ICESTORM_RAM: wirelen solved = 5637, spread = 6407, legal = 6825; time = 0.00s
Info:     at iteration #22, type ALL: wirelen solved = 2034, spread = 6062, legal = 6951; time = 0.03s
Info:     at iteration #23, type ICESTORM_LC: wirelen solved = 4217, spread = 5722, legal = 6222; time = 0.02s
Info:     at iteration #23, type SB_GB: wirelen solved = 6180, spread = 6221, legal = 6226; time = 0.00s
Info:     at iteration #23, type ICESTORM_RAM: wirelen solved = 5268, spread = 6614, legal = 6868; time = 0.01s
Info:     at iteration #23, type ALL: wirelen solved = 1988, spread = 6088, legal = 7454; time = 0.04s
Info:     at iteration #24, type ICESTORM_LC: wirelen solved = 4369, spread = 5540, legal = 5899; time = 0.02s
Info:     at iteration #24, type SB_GB: wirelen solved = 5859, spread = 5898, legal = 5903; time = 0.24s
Info:     at iteration #24, type ICESTORM_RAM: wirelen solved = 5120, spread = 5539, legal = 6153; time = 0.00s
Info:     at iteration #24, type ALL: wirelen solved = 2001, spread = 6021, legal = 7214; time = 0.03s
Info:     at iteration #25, type ICESTORM_LC: wirelen solved = 4337, spread = 5837, legal = 6344; time = 0.01s
Info:     at iteration #25, type SB_GB: wirelen solved = 6302, spread = 6341, legal = 6350; time = 0.19s
Info:     at iteration #25, type ICESTORM_RAM: wirelen solved = 5449, spread = 6545, legal = 6657; time = 0.00s
Info:     at iteration #25, type ALL: wirelen solved = 2021, spread = 6037, legal = 7240; time = 0.04s
Info:     at iteration #26, type ICESTORM_LC: wirelen solved = 4398, spread = 5708, legal = 6265; time = 0.02s
Info:     at iteration #26, type SB_GB: wirelen solved = 6230, spread = 6267, legal = 6283; time = 0.00s
Info:     at iteration #26, type ICESTORM_RAM: wirelen solved = 5330, spread = 6245, legal = 6501; time = 0.00s
Info:     at iteration #26, type ALL: wirelen solved = 2118, spread = 6020, legal = 7665; time = 0.05s
Info:     at iteration #27, type ICESTORM_LC: wirelen solved = 4549, spread = 6175, legal = 6993; time = 0.03s
Info:     at iteration #27, type SB_GB: wirelen solved = 6952, spread = 6992, legal = 6993; time = 0.00s
Info:     at iteration #27, type ICESTORM_RAM: wirelen solved = 6011, spread = 6936, legal = 7351; time = 0.00s
Info:     at iteration #27, type ALL: wirelen solved = 2163, spread = 6068, legal = 7221; time = 0.03s
Info: HeAP Placer Time: 2.63s
Info:   of which solving equations: 1.13s
Info:   of which spreading cells: 0.08s
Info:   of which strict legalisation: 1.33s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 299, wirelen = 6951
Info:   at iteration #5: temp = 0.000000, timing cost = 255, wirelen = 5560
Info:   at iteration #10: temp = 0.000000, timing cost = 225, wirelen = 5185
Info:   at iteration #15: temp = 0.000000, timing cost = 206, wirelen = 5053
Info:   at iteration #20: temp = 0.000000, timing cost = 205, wirelen = 4927
Info:   at iteration #25: temp = 0.000000, timing cost = 205, wirelen = 4903
Info:   at iteration #26: temp = 0.000000, timing cost = 203, wirelen = 4903 
Info: SA placement time 0.58s

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 80.86 MHz (PASS at 32.00 MHz)
Info: Max frequency for clock         'wb_clk_$glb_clk': 626.57 MHz (PASS at 32.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 1.06 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 3.13 ns
Info: Max delay posedge wb_clk_$glb_clk         -> posedge i_clk$SB_IO_IN_$glb_clk: 10.23 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 18883,  19449) |+
Info: [ 19449,  20015) |+
Info: [ 20015,  20581) |*+
Info: [ 20581,  21147) |****************+
Info: [ 21147,  21713) |*************************+
Info: [ 21713,  22279) |*****************+
Info: [ 22279,  22845) |***************************************+
Info: [ 22845,  23411) |*********+
Info: [ 23411,  23977) |**********************+
Info: [ 23977,  24543) |*****************************+
Info: [ 24543,  25109) |************************************************************ 
Info: [ 25109,  25675) |**********************************************+
Info: [ 25675,  26241) |***********+
Info: [ 26241,  26807) |******************+
Info: [ 26807,  27373) |**********************+
Info: [ 27373,  27939) |**************+
Info: [ 27939,  28505) |****************+
Info: [ 28505,  29071) |******************+
Info: [ 29071,  29637) |****+
Info: [ 29637,  30203) |************************************+
Info: Checksum: 0xcf3b4cd6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4104 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       12        874 |   12   874 |      3117|       0.10       0.10|
Info:       2000 |      156       1730 |  144   856 |      2297|       0.06       0.16|
Info:       3000 |      286       2600 |  130   870 |      1494|       0.08       0.24|
Info:       4000 |      580       3306 |  294   706 |       979|       0.13       0.38|
Info:       5000 |      928       3958 |  348   652 |       531|       0.13       0.50|
Info:       5732 |     1084       4535 |  156   577 |         0|       0.09       0.59|
Info: Routing complete.
Info: Router1 time 0.59s
Info: Checksum: 0xa8b14aea

Info: Critical path report for clock 'i_clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$3322_DFFLC.O
Info:  0.6  1.1    Net servant.cpu.cpu.state.o_cnt_r[3] budget 3.027000 ns (1,6) -> (1,5)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8611_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:63
Info:  0.4  1.6  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8611_LC.O
Info:  0.9  2.5    Net servant.cpu.cpu.cnt_en budget 3.027000 ns (1,5) -> (4,5)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8610_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:13
Info:  0.4  2.9  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8610_LC.O
Info:  0.6  3.5    Net $abc$8566$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_ budget 3.027000 ns (4,5) -> (5,5)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8609_LC.I1
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:99
Info:  0.4  3.9  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8609_LC.O
Info:  0.6  4.5    Net $abc$8566$servant.servant_mux.i_wb_cpu_cyc_new_ budget 3.027000 ns (5,5) -> (5,6)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8608_LC.I2
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:98
Info:                  src/servant_1.2.1/service/servant_mux.v:15
Info:  0.4  4.9  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8608_LC.O
Info:  0.6  5.5    Net $abc$8566$servant.arbiter.i_wb_cpu_dbus_cyc_new_ budget 3.027000 ns (5,6) -> (5,7)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8607_LC.I1
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:76
Info:                  src/servant_1.2.1/service/servant_arbiter.v:10
Info:  0.4  5.9  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8607_LC.O
Info:  1.6  7.5    Net $abc$8566$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_inv_ budget 3.036000 ns (5,7) -> (9,6)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8606_LC.I3
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:65
Info:                  src/servant_1.2.1/service/servant_ram.v:21
Info:  0.3  7.8  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8606_LC.O
Info:  2.0  9.8    Net $abc$8566$ram.we[1]_new_ budget 3.036000 ns (9,6) -> (11,12)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8653_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:65
Info:                  src/servant_1.2.1/service/servant_ram.v:21
Info:  0.4 10.2  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8653_LC.O
Info:  0.6 10.8    Net $abc$8566$auto$opt_expr.cc:189:group_cell_inputs$1589[1] budget 3.036000 ns (11,12) -> (11,12)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8652_LC.I0
Info:  0.4 11.3  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8652_LC.O
Info:  1.6 12.9    Net $abc$8566$techmap$techmap1562\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1545_Y budget 3.036000 ns (11,12) -> (10,11)
Info:                Sink ram.mem.0.4.0_RAM.WCLKE
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:222
Info:  0.1 13.0  Setup ram.mem.0.4.0_RAM.WCLKE
Info: 3.9 ns logic, 9.1 ns routing

Info: Critical path report for clock 'wb_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$2583_DFFLC.O
Info:  0.6  1.1    Net clock_gen.pll.rst_reg[0] budget 30.242001 ns (1,1) -> (1,1)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2584_DFFLC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant_clock_gen.v:12
Info:                  src/servant_1.2.1/service/ice40_pll.v:12
Info:  0.5  1.6  Setup $auto$simplemap.cc:420:simplemap_dff$2584_DFFLC.I0
Info: 1.0 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source i_data$sb_io.D_IN_0
Info:  0.6  0.6    Net i_data$SB_IO_IN budget 30.782000 ns (13,4) -> (12,5)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$9264_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:84
Info:                  src/servant_1.2.1/service/uart_rx.v:7
Info:  0.5  1.1  Setup $abc$8566$auto$blifparse.cc:492:parse_blif$9264_LC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8577_LC.O
Info:  0.6  1.1    Net $abc$8566$auto$ice40_ffinit.cc:141:execute$8256 budget 15.131000 ns (8,1) -> (8,1)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$9265_LC.I0
Info:  0.4  1.6  Source $abc$8566$auto$blifparse.cc:492:parse_blif$9265_LC.O
Info:  1.3  2.9    Net o_data$SB_IO_OUT budget 15.131000 ns (8,1) -> (13,4)
Info:                Sink o_data$sb_io.D_OUT_0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:97
Info:                  src/servant_1.2.1/service/uart_tx.v:9
Info: 1.0 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge wb_clk_$glb_clk' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$2584_DFFLC.O
Info:  1.3  1.8    Net clock_gen.pll.rst_reg[1] budget 3.989000 ns (1,1) -> (4,2)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8613_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant_clock_gen.v:12
Info:                  src/servant_1.2.1/service/ice40_pll.v:12
Info:  0.4  2.3  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8613_LC.O
Info:  1.3  3.6    Net $abc$8566$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_ budget 5.016000 ns (4,2) -> (5,7)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8607_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:50
Info:                  src/servant_1.2.1/service/servant.v:76
Info:                  src/servant_1.2.1/service/servant_arbiter.v:36
Info:  0.4  4.0  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8607_LC.O
Info:  1.6  5.7    Net $abc$8566$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_inv_ budget 3.036000 ns (5,7) -> (9,6)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8606_LC.I3
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:65
Info:                  src/servant_1.2.1/service/servant_ram.v:21
Info:  0.3  6.0  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8606_LC.O
Info:  2.0  8.0    Net $abc$8566$ram.we[1]_new_ budget 3.036000 ns (9,6) -> (11,12)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8653_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:65
Info:                  src/servant_1.2.1/service/servant_ram.v:21
Info:  0.4  8.4  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8653_LC.O
Info:  0.6  9.0    Net $abc$8566$auto$opt_expr.cc:189:group_cell_inputs$1589[1] budget 3.036000 ns (11,12) -> (11,12)
Info:                Sink $abc$8566$auto$blifparse.cc:492:parse_blif$8652_LC.I0
Info:  0.4  9.5  Source $abc$8566$auto$blifparse.cc:492:parse_blif$8652_LC.O
Info:  1.6 11.1    Net $abc$8566$techmap$techmap1562\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1545_Y budget 3.036000 ns (11,12) -> (10,11)
Info:                Sink ram.mem.0.4.0_RAM.WCLKE
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:222
Info:  0.1 11.2  Setup ram.mem.0.4.0_RAM.WCLKE
Info: 2.7 ns logic, 8.4 ns routing

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 76.95 MHz (PASS at 32.00 MHz)
Info: Max frequency for clock         'wb_clk_$glb_clk': 626.57 MHz (PASS at 32.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 1.06 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 2.91 ns
Info: Max delay posedge wb_clk_$glb_clk         -> posedge i_clk$SB_IO_IN_$glb_clk: 11.17 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 18254,  18852) |+
Info: [ 18852,  19450) |+
Info: [ 19450,  20048) |**+
Info: [ 20048,  20646) |****+
Info: [ 20646,  21244) |***********+
Info: [ 21244,  21842) |**************+
Info: [ 21842,  22440) |********************************+
Info: [ 22440,  23038) |************************************+
Info: [ 23038,  23636) |***************************+
Info: [ 23636,  24234) |************+
Info: [ 24234,  24832) |***********************+
Info: [ 24832,  25430) |************************************************************ 
Info: [ 25430,  26028) |********************************+
Info: [ 26028,  26626) |******************************************+
Info: [ 26626,  27224) |*************************+
Info: [ 27224,  27822) |*******************+
Info: [ 27822,  28420) |****************+
Info: [ 28420,  29018) |***********+
Info: [ 29018,  29616) |**********+
Info: [ 29616,  30214) |************************************+
=======
Info: Placed 11 cells based on constraints.
Info: Creating initial analytic placement for 983 cells, random placement wirelen = 15268.
Info:     at initial placer iter 0, wirelen = 250
Info:     at initial placer iter 1, wirelen = 245
Info:     at initial placer iter 2, wirelen = 247
Info:     at initial placer iter 3, wirelen = 279
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 753, spread = 7042, legal = 7571; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 7547, spread = 7594, legal = 7622; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 6028, spread = 7374, legal = 7381; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 242, spread = 7517, legal = 9216; time = 0.05s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 3131, spread = 7119, legal = 7859; time = 0.02s
Info:     at iteration #2, type SB_GB: wirelen solved = 7834, spread = 7853, legal = 7865; time = 0.00s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 7402, spread = 7740, legal = 8545; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 291, spread = 6668, legal = 8054; time = 0.05s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 3256, spread = 6149, legal = 6515; time = 0.02s
Info:     at iteration #3, type SB_GB: wirelen solved = 6486, spread = 6524, legal = 6523; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 5809, spread = 6642, legal = 6889; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 325, spread = 6408, legal = 8177; time = 0.04s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 3447, spread = 6318, legal = 6867; time = 0.03s
Info:     at iteration #4, type SB_GB: wirelen solved = 6829, spread = 6844, legal = 6864; time = 0.01s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 6139, spread = 6787, legal = 6888; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 568, spread = 6589, legal = 8283; time = 0.06s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 3281, spread = 6790, legal = 7147; time = 0.02s
Info:     at iteration #5, type SB_GB: wirelen solved = 7112, spread = 7136, legal = 7154; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 6620, spread = 7307, legal = 7441; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 632, spread = 6499, legal = 8111; time = 0.03s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 3493, spread = 6584, legal = 6995; time = 0.02s
Info:     at iteration #6, type SB_GB: wirelen solved = 6961, spread = 6977, legal = 6981; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 6471, spread = 6962, legal = 6996; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 712, spread = 6516, legal = 7908; time = 0.03s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 3386, spread = 6347, legal = 6882; time = 0.02s
Info:     at iteration #7, type SB_GB: wirelen solved = 6857, spread = 6884, legal = 6906; time = 0.00s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 6196, spread = 6768, legal = 7130; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 740, spread = 6535, legal = 7887; time = 0.04s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 3408, spread = 6153, legal = 6558; time = 0.02s
Info:     at iteration #8, type SB_GB: wirelen solved = 6534, spread = 6555, legal = 6566; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 6137, spread = 6675, legal = 6902; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 848, spread = 6424, legal = 8232; time = 0.06s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 3526, spread = 6076, legal = 6580; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 6557, spread = 6587, legal = 6602; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 5834, spread = 6733, legal = 6965; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 963, spread = 6196, legal = 7878; time = 0.04s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 3768, spread = 5931, legal = 6456; time = 0.02s
Info:     at iteration #10, type SB_GB: wirelen solved = 6429, spread = 6457, legal = 6473; time = 0.00s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 5438, spread = 6443, legal = 6622; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 1053, spread = 6055, legal = 8046; time = 0.04s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 3653, spread = 5449, legal = 5996; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 5953, spread = 5980, legal = 5995; time = 0.08s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 5278, spread = 6215, legal = 6148; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 1047, spread = 6187, legal = 7913; time = 0.04s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 3901, spread = 5994, legal = 6486; time = 0.02s
Info:     at iteration #12, type SB_GB: wirelen solved = 6449, spread = 6475, legal = 6487; time = 0.00s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 5430, spread = 6232, legal = 6809; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 1261, spread = 6011, legal = 7347; time = 0.06s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 3885, spread = 5452, legal = 6024; time = 0.02s
Info:     at iteration #13, type SB_GB: wirelen solved = 5989, spread = 6020, legal = 6033; time = 0.10s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 5351, spread = 5955, legal = 6099; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 1326, spread = 5925, legal = 7836; time = 0.07s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 3818, spread = 5708, legal = 6317; time = 0.02s
Info:     at iteration #14, type SB_GB: wirelen solved = 6281, spread = 6318, legal = 6317; time = 0.00s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 5377, spread = 6349, legal = 6690; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 1358, spread = 6013, legal = 7243; time = 0.03s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 3848, spread = 5619, legal = 6202; time = 0.02s
Info:     at iteration #15, type SB_GB: wirelen solved = 6171, spread = 6206, legal = 6214; time = 0.00s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 5485, spread = 5944, legal = 6541; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 1360, spread = 5943, legal = 7024; time = 0.03s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 3655, spread = 5335, legal = 5921; time = 0.02s
Info:     at iteration #16, type SB_GB: wirelen solved = 5879, spread = 5924, legal = 5928; time = 0.00s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 5274, spread = 5829, legal = 6299; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 1523, spread = 5931, legal = 7555; time = 0.04s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 4039, spread = 5481, legal = 5900; time = 0.01s
Info:     at iteration #17, type SB_GB: wirelen solved = 5868, spread = 5901, legal = 5915; time = 0.00s
Info:     at iteration #17, type ICESTORM_RAM: wirelen solved = 4860, spread = 5477, legal = 5636; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 1586, spread = 5884, legal = 7945; time = 0.04s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 4075, spread = 5501, legal = 6117; time = 0.01s
Info:     at iteration #18, type SB_GB: wirelen solved = 6074, spread = 6111, legal = 6108; time = 0.00s
Info:     at iteration #18, type ICESTORM_RAM: wirelen solved = 5312, spread = 6062, legal = 6546; time = 0.00s
Info:     at iteration #18, type ALL: wirelen solved = 1647, spread = 5831, legal = 6611; time = 0.02s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 3834, spread = 5166, legal = 5741; time = 0.02s
Info:     at iteration #19, type SB_GB: wirelen solved = 5710, spread = 5741, legal = 5758; time = 0.00s
Info:     at iteration #19, type ICESTORM_RAM: wirelen solved = 5133, spread = 5497, legal = 6177; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 1725, spread = 5777, legal = 7082; time = 0.02s
Info:     at iteration #20, type ICESTORM_LC: wirelen solved = 4130, spread = 5500, legal = 6214; time = 0.02s
Info:     at iteration #20, type SB_GB: wirelen solved = 6171, spread = 6206, legal = 6202; time = 0.00s
Info:     at iteration #20, type ICESTORM_RAM: wirelen solved = 5167, spread = 5796, legal = 6606; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 1898, spread = 5867, legal = 7329; time = 0.03s
Info:     at iteration #21, type ICESTORM_LC: wirelen solved = 4259, spread = 5546, legal = 6140; time = 0.02s
Info:     at iteration #21, type SB_GB: wirelen solved = 6113, spread = 6146, legal = 6141; time = 0.00s
Info:     at iteration #21, type ICESTORM_RAM: wirelen solved = 5137, spread = 5931, legal = 6434; time = 0.00s
Info:     at iteration #21, type ALL: wirelen solved = 1826, spread = 5811, legal = 7377; time = 0.03s
Info:     at iteration #22, type ICESTORM_LC: wirelen solved = 4278, spread = 5448, legal = 6107; time = 0.02s
Info:     at iteration #22, type SB_GB: wirelen solved = 6077, spread = 6103, legal = 6115; time = 0.00s
Info:     at iteration #22, type ICESTORM_RAM: wirelen solved = 5171, spread = 6024, legal = 6485; time = 0.00s
Info:     at iteration #22, type ALL: wirelen solved = 1904, spread = 5762, legal = 7314; time = 0.04s
Info:     at iteration #23, type ICESTORM_LC: wirelen solved = 4296, spread = 5374, legal = 6022; time = 0.01s
Info:     at iteration #23, type SB_GB: wirelen solved = 5986, spread = 6016, legal = 6013; time = 0.00s
Info:     at iteration #23, type ICESTORM_RAM: wirelen solved = 5087, spread = 5970, legal = 6359; time = 0.00s
Info:     at iteration #23, type ALL: wirelen solved = 1798, spread = 5854, legal = 7278; time = 0.03s
Info: HeAP Placer Time: 1.75s
Info:   of which solving equations: 0.91s
Info:   of which spreading cells: 0.06s
Info:   of which strict legalisation: 0.71s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 516, wirelen = 6611
Info:   at iteration #5: temp = 0.000000, timing cost = 422, wirelen = 4765
Info:   at iteration #10: temp = 0.000000, timing cost = 389, wirelen = 4474
Info:   at iteration #15: temp = 0.000000, timing cost = 395, wirelen = 4334
Info:   at iteration #20: temp = 0.000000, timing cost = 501, wirelen = 4241
Info:   at iteration #22: temp = 0.000000, timing cost = 494, wirelen = 4231 
Info: SA placement time 0.47s

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 83.93 MHz (PASS at 32.00 MHz)
Info: Max frequency for clock         'wb_clk_$glb_clk': 626.57 MHz (PASS at 32.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 1.06 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 4.02 ns
Info: Max delay posedge wb_clk_$glb_clk         -> posedge i_clk$SB_IO_IN_$glb_clk: 10.77 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 19335,  19878) |****************************************+
Info: [ 19878,  20421) |*********+
Info: [ 20421,  20964) |************************************************************ 
Info: [ 20964,  21507) |***********************************************+
Info: [ 21507,  22050) |*********************************************************+
Info: [ 22050,  22593) |****************************************+
Info: [ 22593,  23136) |*******************************************+
Info: [ 23136,  23679) |*************+
Info: [ 23679,  24222) |***********+
Info: [ 24222,  24765) |************************+
Info: [ 24765,  25308) |**********************+
Info: [ 25308,  25851) |*****************+
Info: [ 25851,  26394) |***************+
Info: [ 26394,  26937) |*****+
Info: [ 26937,  27480) |******+
Info: [ 27480,  28023) |**********+
Info: [ 28023,  28566) |****************+
Info: [ 28566,  29109) |**************************+
Info: [ 29109,  29652) |********+
Info: [ 29652,  30195) |*******************************************+
Info: Checksum: 0xcb58b711

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3986 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       31        858 |   31   858 |      3028|       0.06       0.06|
Info:       2000 |      180       1709 |  149   851 |      2248|       0.07       0.13|
Info:       3000 |      330       2559 |  150   850 |      1456|       0.07       0.20|
Info:       4000 |      521       3368 |  191   809 |       716|       0.08       0.27|
Info:       5000 |      766       4123 |  245   755 |        74|       0.10       0.37|
Info:       5126 |      806       4210 |   40    87 |         0|       0.02       0.40|
Info: Routing complete.
Info: Router1 time 0.40s
Info: Checksum: 0x177c3e21

Info: Critical path report for clock 'i_clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$4742_DFFLC.O
Info:  0.6  1.1    Net servant.cpu.cpu.state.o_cnt_r[3] budget 3.027000 ns (2,14) -> (1,14)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9783_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:63
Info:  0.4  1.6  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9783_LC.O
Info:  1.3  2.8    Net servant.cpu.cpu.cnt_en budget 3.027000 ns (1,14) -> (4,11)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9782_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:13
Info:  0.4  3.3  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9782_LC.O
Info:  0.6  3.9    Net $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$760_Y_new_ budget 3.027000 ns (4,11) -> (4,11)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9781_LC.I1
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant.v:170
Info:                  src/serv_1.2.1/rtl/serv_rf_top.v:140
Info:                  src/serv_1.2.1/rtl/serv_top.v:223
Info:                  src/serv_1.2.1/rtl/serv_state.v:99
Info:  0.4  4.3  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9781_LC.O
Info:  0.6  4.9    Net $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_ budget 3.027000 ns (4,11) -> (5,10)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9780_LC.I1
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant.v:98
Info:                  src/servant_1.2.1/service/servant_mux.v:15
Info:  0.4  5.3  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9780_LC.O
Info:  1.3  6.5    Net $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_ budget 3.027000 ns (5,10) -> (5,7)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9779_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:155
Info:  0.4  7.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9779_LC.O
Info:  0.6  7.6    Net $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_ budget 3.027000 ns (5,7) -> (5,6)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9778_LC.I2
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:186
Info:  0.4  8.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9778_LC.O
Info:  0.6  8.5    Net $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_ budget 3.027000 ns (5,6) -> (6,6)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9777_LC.I0
Info:  0.4  9.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9777_LC.O
Info:  1.6 10.6    Net $abc$9738$auto$rtlil.cc:1874:Eq$1842 budget 3.029000 ns (6,6) -> (9,12)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9857_LC.I2
Info:  0.4 11.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9857_LC.O
Info:  2.0 13.0    Net $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y budget 3.029000 ns (9,12) -> (10,13)
Info:                Sink ram.mem.1.1.0_RAM.WCLKE
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:222
Info:  0.1 13.1  Setup ram.mem.1.1.0_RAM.WCLKE
Info: 4.0 ns logic, 9.1 ns routing

Info: Critical path report for clock 'wb_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$4105_DFFLC.O
Info:  0.6  1.1    Net clock_gen.pll.rst_reg[0] budget 30.242001 ns (1,1) -> (1,1)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$4106_DFFLC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:38
Info:                  src/servant_1.2.1/service/servant_clock_gen.v:12
Info:                  src/servant_1.2.1/service/ice40_pll.v:12
Info:  0.5  1.6  Setup $auto$simplemap.cc:420:simplemap_dff$4106_DFFLC.I0
Info: 1.0 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source i_data$sb_io.D_IN_0
Info:  0.6  0.6    Net i_data$SB_IO_IN budget 30.782000 ns (13,4) -> (12,3)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$10412_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:78
Info:                  src/servant_1.2.1/service/uart_rx.v:7
Info:  0.5  1.1  Setup $abc$9738$auto$blifparse.cc:492:parse_blif$10412_LC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge i_clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9765_LC.O
Info:  2.0  2.6    Net $abc$9738$auto$ice40_ffinit.cc:141:execute$9460 budget 15.131000 ns (4,1) -> (2,10)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$10414_LC.I0
Info:  0.4  3.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$10414_LC.O
Info:  1.3  4.3    Net to_pc$SB_IO_OUT budget 15.131000 ns (2,10) -> (0,12)
Info:                Sink to_pc$sb_io.D_OUT_0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:106
Info:                  src/servant_1.2.1/service/uart_tx.v:9
Info: 1.0 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path 'posedge wb_clk_$glb_clk' -> 'posedge i_clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source $auto$simplemap.cc:420:simplemap_dff$4106_DFFLC.O
Info:  1.3  1.9    Net clock_gen.pll.rst_reg[1] budget 3.458000 ns (1,1) -> (2,7)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9785_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:38
Info:                  src/servant_1.2.1/service/servant_clock_gen.v:12
Info:                  src/servant_1.2.1/service/ice40_pll.v:12
Info:  0.4  2.3  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9785_LC.O
Info:  1.3  3.6    Net $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_ budget 4.016000 ns (2,7) -> (5,10)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9780_LC.I2
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:44
Info:                  src/servant_1.2.1/service/servant.v:76
Info:                  src/servant_1.2.1/service/servant_arbiter.v:36
Info:  0.4  4.0  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9780_LC.O
Info:  1.3  5.2    Net $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_ budget 3.027000 ns (5,10) -> (5,7)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9779_LC.I0
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:155
Info:  0.4  5.7  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9779_LC.O
Info:  0.6  6.3    Net $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_ budget 3.027000 ns (5,7) -> (5,6)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9778_LC.I2
Info:                Defined in:
Info:                  src/servant_1.2.1/service/service.v:186
Info:  0.4  6.7  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9778_LC.O
Info:  0.6  7.2    Net $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_ budget 3.027000 ns (5,6) -> (6,6)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9777_LC.I0
Info:  0.4  7.7  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9777_LC.O
Info:  1.6  9.3    Net $abc$9738$auto$rtlil.cc:1874:Eq$1842 budget 3.029000 ns (6,6) -> (9,12)
Info:                Sink $abc$9738$auto$blifparse.cc:492:parse_blif$9857_LC.I2
Info:  0.4  9.7  Source $abc$9738$auto$blifparse.cc:492:parse_blif$9857_LC.O
Info:  2.0 11.7    Net $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y budget 3.029000 ns (9,12) -> (10,13)
Info:                Sink ram.mem.1.1.0_RAM.WCLKE
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:222
Info:  0.1 11.8  Setup ram.mem.1.1.0_RAM.WCLKE
Info: 3.1 ns logic, 8.7 ns routing

Info: Max frequency for clock 'i_clk$SB_IO_IN_$glb_clk': 76.29 MHz (PASS at 32.00 MHz)
Info: Max frequency for clock         'wb_clk_$glb_clk': 626.57 MHz (PASS at 32.00 MHz)

Info: Max delay <async>                         -> posedge i_clk$SB_IO_IN_$glb_clk: 1.06 ns
Info: Max delay posedge i_clk$SB_IO_IN_$glb_clk -> <async>                        : 4.33 ns
Info: Max delay posedge wb_clk_$glb_clk         -> posedge i_clk$SB_IO_IN_$glb_clk: 11.81 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 18142,  18745) |+
Info: [ 18745,  19348) |**+
Info: [ 19348,  19951) |*****************************************+
Info: [ 19951,  20554) |***********************+
Info: [ 20554,  21157) |*********************************************+
Info: [ 21157,  21760) |************************************************************ 
Info: [ 21760,  22363) |**********************************************+
Info: [ 22363,  22966) |*********************************************************+
Info: [ 22966,  23569) |************************************+
Info: [ 23569,  24172) |*********************+
Info: [ 24172,  24775) |*******+
Info: [ 24775,  25378) |********************+
Info: [ 25378,  25981) |************************+
Info: [ 25981,  26584) |*********+
Info: [ 26584,  27187) |*********************************************+
Info: [ 27187,  27790) |*********+
Info: [ 27790,  28393) |**********+
Info: [ 28393,  28996) |***********************+
Info: [ 28996,  29599) |****************+
Info: [ 29599,  30202) |*********************************************+
>>>>>>> refs/remotes/origin/main

Info: Program finished normally.
