
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5a4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000121c  0800a6b4  0800a6b4  0000b6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8d0  0800b8d0  0000d080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b8d0  0800b8d0  0000d080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b8d0  0800b8d0  0000d080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800b8d0  0800b8d0  0000c8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8e0  0800b8e0  0000c8e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800b8e4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002180  20000080  0800b964  0000d080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002200  0800b964  0000d200  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c4e3  00000000  00000000  0000d0a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d38  00000000  00000000  0002958c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d0  00000000  00000000  0002e2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013d8  00000000  00000000  0002fc98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e55e  00000000  00000000  00031070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002244f  00000000  00000000  0004f5ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099b67  00000000  00000000  00071a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b584  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c84  00000000  00000000  0010b5c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0011224c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a69c 	.word	0x0800a69c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800a69c 	.word	0x0800a69c

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f007 fba6 	bl	80078aa <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	2000009c 	.word	0x2000009c

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f8a5 	bl	80002c4 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	200000a0 	.word	0x200000a0

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;      // '\0' means no key is active
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true;  // Force a screen update on the first run
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
    // Initialize the status text buffer
    strncpy(this->status_text, "Press a key", sizeof(this->status_text) - 1);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	3306      	adds	r3, #6
 80001a8:	2217      	movs	r2, #23
 80001aa:	4904      	ldr	r1, [pc, #16]	@ (80001bc <_ZN9MyDisplayC1EP17I2C_HandleTypeDef+0x34>)
 80001ac:	4618      	mov	r0, r3
 80001ae:	f00a f97b 	bl	800a4a8 <strncpy>
}
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	4618      	mov	r0, r3
 80001b6:	3708      	adds	r7, #8
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	0800a6b4 	.word	0x0800a6b4

080001c0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b082      	sub	sp, #8
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001c8:	2064      	movs	r0, #100	@ 0x64
 80001ca:	f008 fba5 	bl	8008918 <vTaskDelay>
    return ssd1306_Init();
 80001ce:	f001 f88b 	bl	80012e8 <ssd1306_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	bf14      	ite	ne
 80001d8:	2301      	movne	r3, #1
 80001da:	2300      	moveq	r3, #0
 80001dc:	b2db      	uxtb	r3, r3
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}

080001e6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001e6:	b480      	push	{r7}
 80001e8:	b085      	sub	sp, #20
 80001ea:	af00      	add	r7, sp, #0
 80001ec:	6078      	str	r0, [r7, #4]
 80001ee:	460b      	mov	r3, r1
 80001f0:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001f2:	78fb      	ldrb	r3, [r7, #3]
 80001f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001f6:	d001      	beq.n	80001fc <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	e000      	b.n	80001fe <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001fc:	2300      	movs	r3, #0
 80001fe:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	791b      	ldrb	r3, [r3, #4]
 8000204:	7bfa      	ldrb	r2, [r7, #15]
 8000206:	429a      	cmp	r2, r3
 8000208:	d005      	beq.n	8000216 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	7bfa      	ldrb	r2, [r7, #15]
 800020e:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2201      	movs	r2, #1
 8000214:	715a      	strb	r2, [r3, #5]
    }
}
 8000216:	bf00      	nop
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr

08000220 <_ZN9MyDisplay15set_status_textEPKc>:
/**
 * @brief Public API to set the top-left status bar text.
 */
void MyDisplay::set_status_text(const char* text)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
    // Copy the new text into our buffer
    strncpy(this->status_text, text, sizeof(this->status_text) - 1);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	3306      	adds	r3, #6
 800022e:	2217      	movs	r2, #23
 8000230:	6839      	ldr	r1, [r7, #0]
 8000232:	4618      	mov	r0, r3
 8000234:	f00a f938 	bl	800a4a8 <strncpy>
    this->status_text[sizeof(this->status_text) - 1] = '\0'; // Ensure null termination
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2200      	movs	r2, #0
 800023c:	775a      	strb	r2, [r3, #29]

    this->needs_update = true; // Trigger a screen redraw
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2201      	movs	r2, #1
 8000242:	715a      	strb	r2, [r3, #5]
}
 8000244:	bf00      	nop
 8000246:	3708      	adds	r7, #8
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <_ZN9MyDisplay13update_screenEv>:
 */
/**
 * @brief Renders the 2-zone UI to the buffer and sends it via DMA.
 */
void MyDisplay::update_screen(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
    // 1. Clear the entire buffer
    ssd1306_Fill(Black);
 8000254:	2000      	movs	r0, #0
 8000256:	f001 f92d 	bl	80014b4 <ssd1306_Fill>

    // --- Zone 1: Status Bar (Top 16 pixels) ---

    // Set cursor to the top-left for the status text
    ssd1306_SetCursor(0, 0);
 800025a:	2100      	movs	r1, #0
 800025c:	2000      	movs	r0, #0
 800025e:	f001 f995 	bl	800158c <ssd1306_SetCursor>

    ssd1306_WriteString(this->status_text, &Font_6x8, White);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	3306      	adds	r3, #6
 8000266:	2201      	movs	r2, #1
 8000268:	4913      	ldr	r1, [pc, #76]	@ (80002b8 <_ZN9MyDisplay13update_screenEv+0x6c>)
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fa26 	bl	80016bc <ssd1306_WriteString>
    // ssd1306_WriteString("[SND]", &Font_6x8, White);


    // --- Zone 2: Main Area (Bottom 48 pixels) ---

    if (this->current_key != 0) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	791b      	ldrb	r3, [r3, #4]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d00f      	beq.n	8000298 <_ZN9MyDisplay13update_screenEv+0x4c>
        // A key is pressed, draw it big!

        // Center the large character
        // 128 (screen width) - 11 (font width) = 117. 117 / 2 = 58
        // 16 (status bar height) + ( (64-16) / 2 ) - (18 / 2) = 16 + 24 - 9 = 31
        ssd1306_SetCursor(58, 31);
 8000278:	211f      	movs	r1, #31
 800027a:	203a      	movs	r0, #58	@ 0x3a
 800027c:	f001 f986 	bl	800158c <ssd1306_SetCursor>

        // Create a 2-char string to print the single key
        char str[2] = {this->current_key, '\0'};
 8000280:	2300      	movs	r3, #0
 8000282:	81bb      	strh	r3, [r7, #12]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	791b      	ldrb	r3, [r3, #4]
 8000288:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 800028a:	f107 030c 	add.w	r3, r7, #12
 800028e:	2201      	movs	r2, #1
 8000290:	490a      	ldr	r1, [pc, #40]	@ (80002bc <_ZN9MyDisplay13update_screenEv+0x70>)
 8000292:	4618      	mov	r0, r3
 8000294:	f001 fb00 	bl	8001898 <ssd1306_WriteString_Large>
    }

    // 4. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 8000298:	f001 fa66 	bl	8001768 <ssd1306_UpdateScreenDMA>

    // 5. Wait for the transfer to complete.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 800029c:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <_ZN9MyDisplay13update_screenEv+0x74>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2164      	movs	r1, #100	@ 0x64
 80002a2:	4618      	mov	r0, r3
 80002a4:	f007 fe72 	bl	8007f8c <xQueueSemaphoreTake>

    // 6. Clear the flag
    this->needs_update = false;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2200      	movs	r2, #0
 80002ac:	715a      	strb	r2, [r3, #5]
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000000 	.word	0x20000000
 80002bc:	20000008 	.word	0x20000008
 80002c0:	2000009c 	.word	0x2000009c

080002c4 <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002cc:	2201      	movs	r2, #1
 80002ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002d2:	480d      	ldr	r0, [pc, #52]	@ (8000308 <_ZN9MyDisplay4taskEv+0x44>)
 80002d4:	f002 fba2 	bl	8002a1c <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 80002d8:	6878      	ldr	r0, [r7, #4]
 80002da:	f7ff ff71 	bl	80001c0 <_ZN9MyDisplay4initEv>
 80002de:	4603      	mov	r3, r0
 80002e0:	f083 0301 	eor.w	r3, r3, #1
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d002      	beq.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 80002ea:	2000      	movs	r0, #0
 80002ec:	f008 faa0 	bl	8008830 <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d002      	beq.n	80002fe <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f7ff ffa7 	bl	800024c <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 80002fe:	2032      	movs	r0, #50	@ 0x32
 8000300:	f008 fb0a 	bl	8008918 <vTaskDelay>
        if (this->needs_update)
 8000304:	e7f4      	b.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
 8000306:	bf00      	nop
 8000308:	40011000 	.word	0x40011000

0800030c <_Z41__static_initialization_and_destruction_0v>:
    }
}
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 8000310:	4902      	ldr	r1, [pc, #8]	@ (800031c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000312:	4803      	ldr	r0, [pc, #12]	@ (8000320 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8000314:	f7ff ff38 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	200000c4 	.word	0x200000c4
 8000320:	200000a0 	.word	0x200000a0

08000324 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	f7ff fff0 	bl	800030c <_Z41__static_initialization_and_destruction_0v>
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000336:	4b14      	ldr	r3, [pc, #80]	@ (8000388 <MX_DMA_Init+0x58>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	@ (8000388 <MX_DMA_Init+0x58>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b11      	ldr	r3, [pc, #68]	@ (8000388 <MX_DMA_Init+0x58>)
 8000344:	695b      	ldr	r3, [r3, #20]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	2105      	movs	r1, #5
 8000352:	200c      	movs	r0, #12
 8000354:	f001 fd6a 	bl	8001e2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000358:	200c      	movs	r0, #12
 800035a:	f001 fd93 	bl	8001e84 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800035e:	2200      	movs	r2, #0
 8000360:	2105      	movs	r1, #5
 8000362:	200d      	movs	r0, #13
 8000364:	f001 fd62 	bl	8001e2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000368:	200d      	movs	r0, #13
 800036a:	f001 fd8b 	bl	8001e84 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800036e:	2200      	movs	r2, #0
 8000370:	2105      	movs	r1, #5
 8000372:	2010      	movs	r0, #16
 8000374:	f001 fd5a 	bl	8001e2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000378:	2010      	movs	r0, #16
 800037a:	f001 fd83 	bl	8001e84 <HAL_NVIC_EnableIRQ>

}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	display_init();
 8000392:	f7ff fedd 	bl	8000150 <display_init>
	radio_init();
 8000396:	f000 fddd 	bl	8000f54 <radio_init>

	  xTaskCreate(display_task_entry,        // Функція задачі
 800039a:	2300      	movs	r3, #0
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	2318      	movs	r3, #24
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	2300      	movs	r3, #0
 80003a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003a8:	4911      	ldr	r1, [pc, #68]	@ (80003f0 <MX_FREERTOS_Init+0x64>)
 80003aa:	4812      	ldr	r0, [pc, #72]	@ (80003f4 <MX_FREERTOS_Init+0x68>)
 80003ac:	f008 f8e2 	bl	8008574 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 80003b0:	2300      	movs	r3, #0
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	2318      	movs	r3, #24
 80003b6:	9300      	str	r3, [sp, #0]
 80003b8:	2300      	movs	r3, #0
 80003ba:	2280      	movs	r2, #128	@ 0x80
 80003bc:	490e      	ldr	r1, [pc, #56]	@ (80003f8 <MX_FREERTOS_Init+0x6c>)
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <MX_FREERTOS_Init+0x70>)
 80003c0:	f008 f8d8 	bl	8008574 <xTaskCreate>
	              "KeypadTask",        // Ім'я
	              128,                 // Розмір стеку (128 * 4 = 512 байт)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(radio_task_entry,    // Функція задачі
 80003c4:	2300      	movs	r3, #0
 80003c6:	9301      	str	r3, [sp, #4]
 80003c8:	2318      	movs	r3, #24
 80003ca:	9300      	str	r3, [sp, #0]
 80003cc:	2300      	movs	r3, #0
 80003ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003d2:	490b      	ldr	r1, [pc, #44]	@ (8000400 <MX_FREERTOS_Init+0x74>)
 80003d4:	480b      	ldr	r0, [pc, #44]	@ (8000404 <MX_FREERTOS_Init+0x78>)
 80003d6:	f008 f8cd 	bl	8008574 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003da:	4a0b      	ldr	r2, [pc, #44]	@ (8000408 <MX_FREERTOS_Init+0x7c>)
 80003dc:	2100      	movs	r1, #0
 80003de:	480b      	ldr	r0, [pc, #44]	@ (800040c <MX_FREERTOS_Init+0x80>)
 80003e0:	f006 ffec 	bl	80073bc <osThreadNew>
 80003e4:	4603      	mov	r3, r0
 80003e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <MX_FREERTOS_Init+0x84>)
 80003e8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003ea:	bf00      	nop
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	0800a6cc 	.word	0x0800a6cc
 80003f4:	0800016d 	.word	0x0800016d
 80003f8:	0800a6d8 	.word	0x0800a6d8
 80003fc:	0800083d 	.word	0x0800083d
 8000400:	0800a6e4 	.word	0x0800a6e4
 8000404:	08000f71 	.word	0x08000f71
 8000408:	0800b880 	.word	0x0800b880
 800040c:	08000415 	.word	0x08000415
 8000410:	200000c0 	.word	0x200000c0

08000414 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800041c:	2001      	movs	r0, #1
 800041e:	f007 f85f 	bl	80074e0 <osDelay>
 8000422:	e7fb      	b.n	800041c <StartDefaultTask+0x8>

08000424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b088      	sub	sp, #32
 8000428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000438:	4b48      	ldr	r3, [pc, #288]	@ (800055c <MX_GPIO_Init+0x138>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a47      	ldr	r2, [pc, #284]	@ (800055c <MX_GPIO_Init+0x138>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b45      	ldr	r3, [pc, #276]	@ (800055c <MX_GPIO_Init+0x138>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0310 	and.w	r3, r3, #16
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000450:	4b42      	ldr	r3, [pc, #264]	@ (800055c <MX_GPIO_Init+0x138>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a41      	ldr	r2, [pc, #260]	@ (800055c <MX_GPIO_Init+0x138>)
 8000456:	f043 0320 	orr.w	r3, r3, #32
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b3f      	ldr	r3, [pc, #252]	@ (800055c <MX_GPIO_Init+0x138>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0320 	and.w	r3, r3, #32
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b3c      	ldr	r3, [pc, #240]	@ (800055c <MX_GPIO_Init+0x138>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a3b      	ldr	r2, [pc, #236]	@ (800055c <MX_GPIO_Init+0x138>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b39      	ldr	r3, [pc, #228]	@ (800055c <MX_GPIO_Init+0x138>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000480:	4b36      	ldr	r3, [pc, #216]	@ (800055c <MX_GPIO_Init+0x138>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a35      	ldr	r2, [pc, #212]	@ (800055c <MX_GPIO_Init+0x138>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b33      	ldr	r3, [pc, #204]	@ (800055c <MX_GPIO_Init+0x138>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0308 	and.w	r3, r3, #8
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800049e:	4830      	ldr	r0, [pc, #192]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004a0:	f002 fabc 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	482e      	ldr	r0, [pc, #184]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004aa:	f002 fab7 	bl	8002a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004ae:	2200      	movs	r2, #0
 80004b0:	f24f 0101 	movw	r1, #61441	@ 0xf001
 80004b4:	482c      	ldr	r0, [pc, #176]	@ (8000568 <MX_GPIO_Init+0x144>)
 80004b6:	f002 fab1 	bl	8002a1c <HAL_GPIO_WritePin>
                          |KEY_COL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 80004ba:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80004be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c0:	2301      	movs	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	2302      	movs	r3, #2
 80004ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	4823      	ldr	r0, [pc, #140]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004d4:	f002 f814 	bl	8002500 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 80004d8:	2310      	movs	r3, #16
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004dc:	2301      	movs	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	2302      	movs	r3, #2
 80004e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	481d      	ldr	r0, [pc, #116]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004f0:	f002 f806 	bl	8002500 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin
                           KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004f4:	f24f 0301 	movw	r3, #61441	@ 0xf001
 80004f8:	613b      	str	r3, [r7, #16]
                          |KEY_COL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	2301      	movs	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000502:	2302      	movs	r3, #2
 8000504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000506:	f107 0310 	add.w	r3, r7, #16
 800050a:	4619      	mov	r1, r3
 800050c:	4816      	ldr	r0, [pc, #88]	@ (8000568 <MX_GPIO_Init+0x144>)
 800050e:	f001 fff7 	bl	8002500 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000512:	2302      	movs	r3, #2
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000516:	4b15      	ldr	r3, [pc, #84]	@ (800056c <MX_GPIO_Init+0x148>)
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	4619      	mov	r1, r3
 8000524:	4810      	ldr	r0, [pc, #64]	@ (8000568 <MX_GPIO_Init+0x144>)
 8000526:	f001 ffeb 	bl	8002500 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 800052a:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000534:	2301      	movs	r3, #1
 8000536:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000538:	f107 0310 	add.w	r3, r7, #16
 800053c:	4619      	mov	r1, r3
 800053e:	4809      	ldr	r0, [pc, #36]	@ (8000564 <MX_GPIO_Init+0x140>)
 8000540:	f001 ffde 	bl	8002500 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000544:	2200      	movs	r2, #0
 8000546:	2105      	movs	r1, #5
 8000548:	2007      	movs	r0, #7
 800054a:	f001 fc6f 	bl	8001e2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800054e:	2007      	movs	r0, #7
 8000550:	f001 fc98 	bl	8001e84 <HAL_NVIC_EnableIRQ>

}
 8000554:	bf00      	nop
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	40011000 	.word	0x40011000
 8000564:	40010800 	.word	0x40010800
 8000568:	40010c00 	.word	0x40010c00
 800056c:	10210000 	.word	0x10210000

08000570 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000576:	4a13      	ldr	r2, [pc, #76]	@ (80005c4 <MX_I2C1_Init+0x54>)
 8000578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800057c:	4a12      	ldr	r2, [pc, #72]	@ (80005c8 <MX_I2C1_Init+0x58>)
 800057e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800058c:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800058e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000594:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000596:	2200      	movs	r2, #0
 8000598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800059c:	2200      	movs	r2, #0
 800059e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005ae:	f002 fa79 	bl	8002aa4 <HAL_I2C_Init>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005b8:	f000 faa6 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000c4 	.word	0x200000c4
 80005c4:	40005400 	.word	0x40005400
 80005c8:	000186a0 	.word	0x000186a0

080005cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	f107 0310 	add.w	r3, r7, #16
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a30      	ldr	r2, [pc, #192]	@ (80006a8 <HAL_I2C_MspInit+0xdc>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d159      	bne.n	80006a0 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ec:	4b2f      	ldr	r3, [pc, #188]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4a2e      	ldr	r2, [pc, #184]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005f2:	f043 0308 	orr.w	r3, r3, #8
 80005f6:	6193      	str	r3, [r2, #24]
 80005f8:	4b2c      	ldr	r3, [pc, #176]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	f003 0308 	and.w	r3, r3, #8
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000604:	23c0      	movs	r3, #192	@ 0xc0
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000608:	2312      	movs	r3, #18
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4826      	ldr	r0, [pc, #152]	@ (80006b0 <HAL_I2C_MspInit+0xe4>)
 8000618:	f001 ff72 	bl	8002500 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800061c:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800061e:	69db      	ldr	r3, [r3, #28]
 8000620:	4a22      	ldr	r2, [pc, #136]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 8000622:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000626:	61d3      	str	r3, [r2, #28]
 8000628:	4b20      	ldr	r3, [pc, #128]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800062a:	69db      	ldr	r3, [r3, #28]
 800062c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000636:	4a20      	ldr	r2, [pc, #128]	@ (80006b8 <HAL_I2C_MspInit+0xec>)
 8000638:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800063a:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800063c:	2210      	movs	r2, #16
 800063e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000640:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000646:	4b1b      	ldr	r3, [pc, #108]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800064c:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000652:	4b18      	ldr	r3, [pc, #96]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800065e:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000664:	4813      	ldr	r0, [pc, #76]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000666:	f001 fc25 	bl	8001eb4 <HAL_DMA_Init>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000670:	f000 fa4a 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000678:	635a      	str	r2, [r3, #52]	@ 0x34
 800067a:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000680:	2200      	movs	r2, #0
 8000682:	2105      	movs	r1, #5
 8000684:	201f      	movs	r0, #31
 8000686:	f001 fbd1 	bl	8001e2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800068a:	201f      	movs	r0, #31
 800068c:	f001 fbfa 	bl	8001e84 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	2105      	movs	r1, #5
 8000694:	2020      	movs	r0, #32
 8000696:	f001 fbc9 	bl	8001e2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800069a:	2020      	movs	r0, #32
 800069c:	f001 fbf2 	bl	8001e84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40010c00 	.word	0x40010c00
 80006b4:	20000118 	.word	0x20000118
 80006b8:	4002006c 	.word	0x4002006c

080006bc <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 80006bc:	b4b0      	push	{r4, r5, r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a17      	ldr	r2, [pc, #92]	@ (8000724 <_ZN8MyKeypadC1Ev+0x68>)
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ce:	6020      	str	r0, [r4, #0]
 80006d0:	6061      	str	r1, [r4, #4]
 80006d2:	60a2      	str	r2, [r4, #8]
 80006d4:	60e3      	str	r3, [r4, #12]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <_ZN8MyKeypadC1Ev+0x6c>)
 80006da:	f103 0210 	add.w	r2, r3, #16
 80006de:	460b      	mov	r3, r1
 80006e0:	cb03      	ldmia	r3!, {r0, r1}
 80006e2:	6010      	str	r0, [r2, #0]
 80006e4:	6051      	str	r1, [r2, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4910      	ldr	r1, [pc, #64]	@ (800072c <_ZN8MyKeypadC1Ev+0x70>)
 80006ea:	f103 0218 	add.w	r2, r3, #24
 80006ee:	460b      	mov	r3, r1
 80006f0:	cb03      	ldmia	r3!, {r0, r1}
 80006f2:	6010      	str	r0, [r2, #0]
 80006f4:	6051      	str	r1, [r2, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	8b1a      	ldrh	r2, [r3, #24]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	8b5b      	ldrh	r3, [r3, #26]
 80006fe:	4313      	orrs	r3, r2
 8000700:	b29a      	uxth	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	8b9b      	ldrh	r3, [r3, #28]
 8000706:	4313      	orrs	r3, r2
 8000708:	b29a      	uxth	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	8bdb      	ldrh	r3, [r3, #30]
 800070e:	4313      	orrs	r3, r2
 8000710:	b29a      	uxth	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	841a      	strh	r2, [r3, #32]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bcb0      	pop	{r4, r5, r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	0800a6f0 	.word	0x0800a6f0
 8000728:	0800a700 	.word	0x0800a700
 800072c:	0800a708 	.word	0x0800a708

08000730 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	8c1b      	ldrh	r3, [r3, #32]
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	4803      	ldr	r0, [pc, #12]	@ (8000750 <_ZN8MyKeypad4initEv+0x20>)
 8000742:	f002 f96b 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40010c00 	.word	0x40010c00

08000754 <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	8c1b      	ldrh	r3, [r3, #32]
 8000760:	2201      	movs	r2, #1
 8000762:	4619      	mov	r1, r3
 8000764:	4833      	ldr	r0, [pc, #204]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000766:	f002 f959 	bl	8002a1c <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e002      	b.n	8000776 <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800077c:	4293      	cmp	r3, r2
 800077e:	bfd4      	ite	le
 8000780:	2301      	movle	r3, #1
 8000782:	2300      	movgt	r3, #0
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d1f2      	bne.n	8000770 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
 800078e:	e041      	b.n	8000814 <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	697a      	ldr	r2, [r7, #20]
 8000794:	320c      	adds	r2, #12
 8000796:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800079a:	2200      	movs	r2, #0
 800079c:	4619      	mov	r1, r3
 800079e:	4825      	ldr	r0, [pc, #148]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007a0:	f002 f93c 	bl	8002a1c <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	e024      	b.n	80007f4 <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	693a      	ldr	r2, [r7, #16]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007b4:	4619      	mov	r1, r3
 80007b6:	4820      	ldr	r0, [pc, #128]	@ (8000838 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 80007b8:	f002 f910 	bl	80029dc <HAL_GPIO_ReadPin>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	bf0c      	ite	eq
 80007c2:	2301      	moveq	r3, #1
 80007c4:	2300      	movne	r3, #0
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d010      	beq.n	80007ee <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	441a      	add	r2, r3
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	4413      	add	r3, r2
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	8c1b      	ldrh	r3, [r3, #32]
 80007e0:	2200      	movs	r2, #0
 80007e2:	4619      	mov	r1, r3
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007e6:	f002 f919 	bl	8002a1c <HAL_GPIO_WritePin>
                return key;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	e01d      	b.n	800082a <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	3301      	adds	r3, #1
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	ddd7      	ble.n	80007aa <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	697a      	ldr	r2, [r7, #20]
 80007fe:	320c      	adds	r2, #12
 8000800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000804:	2201      	movs	r2, #1
 8000806:	4619      	mov	r1, r3
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800080a:	f002 f907 	bl	8002a1c <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	3301      	adds	r3, #1
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	2b03      	cmp	r3, #3
 8000818:	ddba      	ble.n	8000790 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	8c1b      	ldrh	r3, [r3, #32]
 800081e:	2200      	movs	r2, #0
 8000820:	4619      	mov	r1, r3
 8000822:	4804      	ldr	r0, [pc, #16]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000824:	f002 f8fa 	bl	8002a1c <HAL_GPIO_WritePin>
    return '\0';
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40010c00 	.word	0x40010c00
 8000838:	40010800 	.word	0x40010800

0800083c <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display and radio tasks.
 */
void keypad_task(void* argument)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b090      	sub	sp, #64	@ 0x40
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 8000844:	483f      	ldr	r0, [pc, #252]	@ (8000944 <keypad_task+0x108>)
 8000846:	f7ff ff73 	bl	8000730 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint32_t press_time = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	63bb      	str	r3, [r7, #56]	@ 0x38
    bool key_reported = false;
 8000854:	2300      	movs	r3, #0
 8000856:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    const uint32_t DEBOUNCE_TIME_MS = 50;
 800085a:	2332      	movs	r3, #50	@ 0x32
 800085c:	633b      	str	r3, [r7, #48]	@ 0x30

    while (1)
    {
        char key = g_keypad.scan_no_delay();
 800085e:	4839      	ldr	r0, [pc, #228]	@ (8000944 <keypad_task+0x108>)
 8000860:	f7ff ff78 	bl	8000754 <_ZN8MyKeypad13scan_no_delayEv>
 8000864:	4603      	mov	r3, r0
 8000866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800086a:	f008 f9a7 	bl	8008bbc <xTaskGetTickCount>
 800086e:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (key != 0) {
 8000870:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000874:	2b00      	cmp	r3, #0
 8000876:	d05b      	beq.n	8000930 <keypad_task+0xf4>
            // A key is physically pressed
            if (key != last_key_seen) {
 8000878:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800087c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000880:	429a      	cmp	r2, r3
 8000882:	d009      	beq.n	8000898 <keypad_task+0x5c>
                // This is a new key press
                last_key_seen = key;
 8000884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000888:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                press_time = now;
 800088c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800088e:	63bb      	str	r3, [r7, #56]	@ 0x38
                key_reported = false;
 8000890:	2300      	movs	r3, #0
 8000892:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000896:	e051      	b.n	800093c <keypad_task+0x100>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 8000898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800089a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b32      	cmp	r3, #50	@ 0x32
 80008a0:	d94c      	bls.n	800093c <keypad_task+0x100>
 80008a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008a6:	f083 0301 	eor.w	r3, r3, #1
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d045      	beq.n	800093c <keypad_task+0x100>
                // The key has been held for > 50ms and we haven't reported it yet
                key_reported = true;
 80008b0:	2301      	movs	r3, #1
 80008b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                UI_Blink_Once();             // Blink the LED
 80008b6:	f001 f967 	bl	8001b88 <UI_Blink_Once>

                // === НОВА ЛОГІКА КЕРУВАННЯ РЕЖИМАМИ ===

                if (key == '#') {
 80008ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008be:	2b23      	cmp	r3, #35	@ 0x23
 80008c0:	d11c      	bne.n	80008fc <keypad_task+0xc0>
                    // Режим 1: Передача "Abc"
                    g_display.set_status_text("Mode: TX 'Abc'");
 80008c2:	4921      	ldr	r1, [pc, #132]	@ (8000948 <keypad_task+0x10c>)
 80008c4:	4821      	ldr	r0, [pc, #132]	@ (800094c <keypad_task+0x110>)
 80008c6:	f7ff fcab 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press('*');
 80008ca:	212a      	movs	r1, #42	@ 0x2a
 80008cc:	481f      	ldr	r0, [pc, #124]	@ (800094c <keypad_task+0x110>)
 80008ce:	f7ff fc8a 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
                    // Готуємо наш 32-байтний пакет
                    uint8_t tx_buf[32] = {0}; // Обнуляємо буфер
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	2220      	movs	r2, #32
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f009 fddc 	bl	800a498 <memset>
                    strncpy((char*)tx_buf, "Abc", sizeof(tx_buf) - 1);
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	221f      	movs	r2, #31
 80008e6:	491a      	ldr	r1, [pc, #104]	@ (8000950 <keypad_task+0x114>)
 80008e8:	4618      	mov	r0, r3
 80008ea:	f009 fddd 	bl	800a4a8 <strncpy>

                    // Відправляємо дані в чергу radio_task
                    g_radio.send_data(tx_buf);
 80008ee:	f107 0308 	add.w	r3, r7, #8
 80008f2:	4619      	mov	r1, r3
 80008f4:	4817      	ldr	r0, [pc, #92]	@ (8000954 <keypad_task+0x118>)
 80008f6:	f000 fb7f 	bl	8000ff8 <_ZN7MyRadio9send_dataEPh>
 80008fa:	e01f      	b.n	800093c <keypad_task+0x100>

                } else if (key == '*') {
 80008fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000900:	2b2a      	cmp	r3, #42	@ 0x2a
 8000902:	d10a      	bne.n	800091a <keypad_task+0xde>
                    // '*' - це "Стерти" / Повернути в стан очікування
                    g_display.set_status_text("Press a key");
 8000904:	4914      	ldr	r1, [pc, #80]	@ (8000958 <keypad_task+0x11c>)
 8000906:	4811      	ldr	r0, [pc, #68]	@ (800094c <keypad_task+0x110>)
 8000908:	f7ff fc8a 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key); // (key == '*' змусить дисплей стерти)
 800090c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000910:	4619      	mov	r1, r3
 8000912:	480e      	ldr	r0, [pc, #56]	@ (800094c <keypad_task+0x110>)
 8000914:	f7ff fc67 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 8000918:	e010      	b.n	800093c <keypad_task+0x100>

                } else {
                    // Всі інші клавіші: просто відобразити
                    g_display.set_status_text("Key:");
 800091a:	4910      	ldr	r1, [pc, #64]	@ (800095c <keypad_task+0x120>)
 800091c:	480b      	ldr	r0, [pc, #44]	@ (800094c <keypad_task+0x110>)
 800091e:	f7ff fc7f 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key);
 8000922:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000926:	4619      	mov	r1, r3
 8000928:	4808      	ldr	r0, [pc, #32]	@ (800094c <keypad_task+0x110>)
 800092a:	f7ff fc5c 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 800092e:	e005      	b.n	800093c <keypad_task+0x100>
                }
                // === КІНЕЦЬ НОВОЇ ЛОГІКИ ===
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            key_reported = false;
 8000936:	2300      	movs	r3, #0
 8000938:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 800093c:	200a      	movs	r0, #10
 800093e:	f007 ffeb 	bl	8008918 <vTaskDelay>
    }
 8000942:	e78c      	b.n	800085e <keypad_task+0x22>
 8000944:	2000015c 	.word	0x2000015c
 8000948:	0800a710 	.word	0x0800a710
 800094c:	200000a0 	.word	0x200000a0
 8000950:	0800a720 	.word	0x0800a720
 8000954:	20000184 	.word	0x20000184
 8000958:	0800a724 	.word	0x0800a724
 800095c:	0800a730 	.word	0x0800a730

08000960 <_Z41__static_initialization_and_destruction_0v>:
}

} // extern "C"
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000964:	4802      	ldr	r0, [pc, #8]	@ (8000970 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000966:	f7ff fea9 	bl	80006bc <_ZN8MyKeypadC1Ev>
} // extern "C"
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	2000015c 	.word	0x2000015c

08000974 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
 8000978:	f7ff fff2 	bl	8000960 <_Z41__static_initialization_and_destruction_0v>
 800097c:	bd80      	pop	{r7, pc}

0800097e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000982:	f001 f933 	bl	8001bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000986:	f000 f810 	bl	80009aa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800098a:	f7ff fd4b 	bl	8000424 <MX_GPIO_Init>
  MX_DMA_Init();
 800098e:	f7ff fccf 	bl	8000330 <MX_DMA_Init>
  MX_I2C1_Init();
 8000992:	f7ff fded 	bl	8000570 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000996:	f000 fbb9 	bl	800110c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800099a:	f006 fcc7 	bl	800732c <osKernelInitialize>
  MX_FREERTOS_Init();
 800099e:	f7ff fcf5 	bl	800038c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80009a2:	f006 fce5 	bl	8007370 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009a6:	bf00      	nop
 80009a8:	e7fd      	b.n	80009a6 <main+0x28>

080009aa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b090      	sub	sp, #64	@ 0x40
 80009ae:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b0:	f107 0318 	add.w	r3, r7, #24
 80009b4:	2228      	movs	r2, #40	@ 0x28
 80009b6:	2100      	movs	r1, #0
 80009b8:	4618      	mov	r0, r3
 80009ba:	f009 fd6d 	bl	800a498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
 80009ca:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009cc:	2301      	movs	r3, #1
 80009ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009da:	2301      	movs	r3, #1
 80009dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009de:	2302      	movs	r3, #2
 80009e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80009ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ee:	f107 0318 	add.w	r3, r7, #24
 80009f2:	4618      	mov	r0, r3
 80009f4:	f004 fd02 	bl	80053fc <HAL_RCC_OscConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009fe:	f000 f883 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a02:	230f      	movs	r3, #15
 8000a04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a06:	2302      	movs	r3, #2
 8000a08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2102      	movs	r1, #2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f005 f85b 	bl	8005ad8 <HAL_RCC_ClockConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a28:	f000 f86e 	bl	8000b08 <Error_Handler>
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	3740      	adds	r7, #64	@ 0x40
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_I2C_MemTxCpltCallback+0x48>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d114      	bne.n	8000a72 <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f107 020c 	add.w	r2, r7, #12
 8000a54:	4611      	mov	r1, r2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f007 f926 	bl	8007ca8 <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d007      	beq.n	8000a72 <HAL_I2C_MemTxCpltCallback+0x3e>
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000a64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	f3bf 8f4f 	dsb	sy
 8000a6e:	f3bf 8f6f 	isb	sy
  }
}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200000c4 	.word	0x200000c4
 8000a80:	2000009c 	.word	0x2000009c
 8000a84:	e000ed04 	.word	0xe000ed04

08000a88 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <HAL_I2C_ErrorCallback+0x50>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d118      	bne.n	8000ace <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2220      	movs	r2, #32
 8000aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <HAL_I2C_ErrorCallback+0x54>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f107 020c 	add.w	r2, r7, #12
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f007 f8f8 	bl	8007ca8 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d007      	beq.n	8000ace <HAL_I2C_ErrorCallback+0x46>
 8000abe:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <HAL_I2C_ErrorCallback+0x58>)
 8000ac0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	f3bf 8f4f 	dsb	sy
 8000aca:	f3bf 8f6f 	isb	sy
  }
}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200000c4 	.word	0x200000c4
 8000adc:	2000009c 	.word	0x2000009c
 8000ae0:	e000ed04 	.word	0xe000ed04

08000ae4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d101      	bne.n	8000afa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000af6:	f001 f88f 	bl	8001c18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40012c00 	.word	0x40012c00

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <NRF24_SPI_Transmit>:
 * @brief  Sends one byte to the nRF24L01.
 * @param  data: The byte to send.
 * @return The status byte returned from the nRF24L01.
 */
static uint8_t NRF24_SPI_Transmit(uint8_t data)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    // We must use HAL_SPI_TransmitReceive to get the STATUS byte back
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, HAL_MAX_DELAY);
 8000b32:	f107 020f 	add.w	r2, r7, #15
 8000b36:	1df9      	adds	r1, r7, #7
 8000b38:	f04f 33ff 	mov.w	r3, #4294967295
 8000b3c:	9300      	str	r3, [sp, #0]
 8000b3e:	2301      	movs	r3, #1
 8000b40:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <NRF24_SPI_Transmit+0x28>)
 8000b42:	f005 fe2b 	bl	800679c <HAL_SPI_TransmitReceive>
    return rx_data;
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200001a8 	.word	0x200001a8

08000b54 <NRF24_WriteRegister>:
 * @brief  Writes a single byte to a specific register.
 * @param  reg: The register address.
 * @param  data: The byte to write.
 */
static void NRF24_WriteRegister(uint8_t reg, uint8_t data)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	460a      	mov	r2, r1
 8000b5e:	71fb      	strb	r3, [r7, #7]
 8000b60:	4613      	mov	r3, r2
 8000b62:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];
    buf[0] = NRF24_CMD_W_REGISTER | reg; // Command + Register Address
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f043 0320 	orr.w	r3, r3, #32
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	733b      	strb	r3, [r7, #12]
    buf[1] = data;                      // Data
 8000b6e:	79bb      	ldrb	r3, [r7, #6]
 8000b70:	737b      	strb	r3, [r7, #13]

    NRF24_CSN_Enable(); // CSN Low (Select chip)
 8000b72:	f000 f8a7 	bl	8000cc4 <NRF24_CSN_Enable>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8000b76:	f107 010c 	add.w	r1, r7, #12
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7e:	2202      	movs	r2, #2
 8000b80:	4804      	ldr	r0, [pc, #16]	@ (8000b94 <NRF24_WriteRegister+0x40>)
 8000b82:	f005 fb9d 	bl	80062c0 <HAL_SPI_Transmit>
    NRF24_CSN_Disable(); // CSN High (Deselect chip)
 8000b86:	f000 f8a9 	bl	8000cdc <NRF24_CSN_Disable>
}
 8000b8a:	bf00      	nop
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200001a8 	.word	0x200001a8

08000b98 <NRF24_WriteRegisterMulti>:
 * @param  reg: The register address.
 * @param  data: Pointer to the data buffer.
 * @param  size: Number of bytes to write.
 */
static void NRF24_WriteRegisterMulti(uint8_t reg, uint8_t* data, uint8_t size)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[1];
    buf[0] = NRF24_CMD_W_REGISTER | reg; // Command + Register Address
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	f043 0320 	orr.w	r3, r3, #32
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	733b      	strb	r3, [r7, #12]

    NRF24_CSN_Enable();
 8000bb2:	f000 f887 	bl	8000cc4 <NRF24_CSN_Enable>
    HAL_SPI_Transmit(&hspi1, buf, 1, HAL_MAX_DELAY);      // Send write command
 8000bb6:	f107 010c 	add.w	r1, r7, #12
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4808      	ldr	r0, [pc, #32]	@ (8000be4 <NRF24_WriteRegisterMulti+0x4c>)
 8000bc2:	f005 fb7d 	bl	80062c0 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY); // Send data
 8000bc6:	79bb      	ldrb	r3, [r7, #6]
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295
 8000bce:	6839      	ldr	r1, [r7, #0]
 8000bd0:	4804      	ldr	r0, [pc, #16]	@ (8000be4 <NRF24_WriteRegisterMulti+0x4c>)
 8000bd2:	f005 fb75 	bl	80062c0 <HAL_SPI_Transmit>
    NRF24_CSN_Disable();
 8000bd6:	f000 f881 	bl	8000cdc <NRF24_CSN_Disable>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001a8 	.word	0x200001a8

08000be8 <NRF24_ReadRegister>:
 * @brief  Reads a single byte from a specific register.
 * @param  reg: The register address.
 * @return The byte read from the register.
 */
static uint8_t NRF24_ReadRegister(uint8_t reg)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af02      	add	r7, sp, #8
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2];
    buf[0] = NRF24_CMD_R_REGISTER | reg; // Command + Register Address
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	733b      	strb	r3, [r7, #12]
    buf[1] = NRF24_CMD_NOP;          // Dummy byte to clock data out
 8000bf6:	23ff      	movs	r3, #255	@ 0xff
 8000bf8:	737b      	strb	r3, [r7, #13]

    NRF24_CSN_Enable();
 8000bfa:	f000 f863 	bl	8000cc4 <NRF24_CSN_Enable>
    // We must use TransmitReceive to get the data back
    HAL_SPI_TransmitReceive(&hspi1, buf, buf, 2, HAL_MAX_DELAY);
 8000bfe:	f107 020c 	add.w	r2, r7, #12
 8000c02:	f107 010c 	add.w	r1, r7, #12
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <NRF24_ReadRegister+0x3c>)
 8000c10:	f005 fdc4 	bl	800679c <HAL_SPI_TransmitReceive>
    NRF24_CSN_Disable();
 8000c14:	f000 f862 	bl	8000cdc <NRF24_CSN_Disable>

    return buf[1]; // The second byte is the data
 8000c18:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200001a8 	.word	0x200001a8

08000c28 <NRF24_ReadRegisterMulti>:
 * @param  reg: The register address.
 * @param  data: Pointer to the buffer to store the data.
 * @param  size: Number of bytes to read.
 */
static void NRF24_ReadRegisterMulti(uint8_t reg, uint8_t* data, uint8_t size)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	6039      	str	r1, [r7, #0]
 8000c32:	71fb      	strb	r3, [r7, #7]
 8000c34:	4613      	mov	r3, r2
 8000c36:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[1];
    buf[0] = NRF24_CMD_R_REGISTER | reg; // Command + Register Address
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	733b      	strb	r3, [r7, #12]

    NRF24_CSN_Enable();
 8000c3c:	f000 f842 	bl	8000cc4 <NRF24_CSN_Enable>
    HAL_SPI_Transmit(&hspi1, buf, 1, HAL_MAX_DELAY);    // Send read command
 8000c40:	f107 010c 	add.w	r1, r7, #12
 8000c44:	f04f 33ff 	mov.w	r3, #4294967295
 8000c48:	2201      	movs	r2, #1
 8000c4a:	4808      	ldr	r0, [pc, #32]	@ (8000c6c <NRF24_ReadRegisterMulti+0x44>)
 8000c4c:	f005 fb38 	bl	80062c0 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, size, HAL_MAX_DELAY); // Receive data
 8000c50:	79bb      	ldrb	r3, [r7, #6]
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295
 8000c58:	6839      	ldr	r1, [r7, #0]
 8000c5a:	4804      	ldr	r0, [pc, #16]	@ (8000c6c <NRF24_ReadRegisterMulti+0x44>)
 8000c5c:	f005 fc84 	bl	8006568 <HAL_SPI_Receive>
    NRF24_CSN_Disable();
 8000c60:	f000 f83c 	bl	8000cdc <NRF24_CSN_Disable>
}
 8000c64:	bf00      	nop
 8000c66:	3710      	adds	r7, #16
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200001a8 	.word	0x200001a8

08000c70 <NRF24_SendCommand>:
/**
 * @brief  Sends a command to the nRF24L01.
 * @param  cmd: The command to send.
 */
static void NRF24_SendCommand(uint8_t cmd)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	71fb      	strb	r3, [r7, #7]
    NRF24_CSN_Enable();
 8000c7a:	f000 f823 	bl	8000cc4 <NRF24_CSN_Enable>
    NRF24_SPI_Transmit(cmd);
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff51 	bl	8000b28 <NRF24_SPI_Transmit>
    NRF24_CSN_Disable();
 8000c86:	f000 f829 	bl	8000cdc <NRF24_CSN_Disable>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <NRF24_CE_Disable>:

/**
 * @brief  Pulls the Chip Enable (CE) pin LOW.
 */
void NRF24_CE_Disable(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	4802      	ldr	r0, [pc, #8]	@ (8000ca8 <NRF24_CE_Disable+0x14>)
 8000c9e:	f001 febd 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40010c00 	.word	0x40010c00

08000cac <NRF24_CE_Enable>:

/**
 * @brief  Pulls the Chip Enable (CE) pin HIGH.
 */
void NRF24_CE_Enable(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	4802      	ldr	r0, [pc, #8]	@ (8000cc0 <NRF24_CE_Enable+0x14>)
 8000cb6:	f001 feb1 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40010c00 	.word	0x40010c00

08000cc4 <NRF24_CSN_Enable>:

/**
 * @brief  Pulls the Chip Select Not (CSN) pin LOW (activates SPI).
 */
void NRF24_CSN_Enable(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2110      	movs	r1, #16
 8000ccc:	4802      	ldr	r0, [pc, #8]	@ (8000cd8 <NRF24_CSN_Enable+0x14>)
 8000cce:	f001 fea5 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40010800 	.word	0x40010800

08000cdc <NRF24_CSN_Disable>:

/**
 * @brief  Pulls the Chip Select Not (CSN) pin HIGH (deactivates SPI).
 */
void NRF24_CSN_Disable(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2110      	movs	r1, #16
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <NRF24_CSN_Disable+0x14>)
 8000ce6:	f001 fe99 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40010800 	.word	0x40010800

08000cf4 <NRF24_Init>:
/**
 * @brief  Initializes the nRF24L01 with default settings.
 * @return 1 if init is OK, 0 if init failed (SPI check failed).
 */
uint8_t NRF24_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
    // Set default pin states
    NRF24_CE_Disable();  // CE Low (Standby-I mode)
 8000cfa:	f7ff ffcb 	bl	8000c94 <NRF24_CE_Disable>
    NRF24_CSN_Disable(); // CSN High (SPI inactive)
 8000cfe:	f7ff ffed 	bl	8000cdc <NRF24_CSN_Disable>

    // Wait for the radio to power up
    HAL_Delay(100);
 8000d02:	2064      	movs	r0, #100	@ 0x64
 8000d04:	f000 ffa4 	bl	8001c50 <HAL_Delay>

    // --- Check SPI connection by writing to a known register ---
    uint8_t test_addr[5] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE};
 8000d08:	4a2a      	ldr	r2, [pc, #168]	@ (8000db4 <NRF24_Init+0xc0>)
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d12:	6018      	str	r0, [r3, #0]
 8000d14:	3304      	adds	r3, #4
 8000d16:	7019      	strb	r1, [r3, #0]
    uint8_t read_addr[5];
    NRF24_WriteRegisterMulti(NRF24_REG_TX_ADDR, test_addr, 5);
 8000d18:	f107 0308 	add.w	r3, r7, #8
 8000d1c:	2205      	movs	r2, #5
 8000d1e:	4619      	mov	r1, r3
 8000d20:	2010      	movs	r0, #16
 8000d22:	f7ff ff39 	bl	8000b98 <NRF24_WriteRegisterMulti>
    NRF24_ReadRegisterMulti(NRF24_REG_TX_ADDR, read_addr, 5);
 8000d26:	463b      	mov	r3, r7
 8000d28:	2205      	movs	r2, #5
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	2010      	movs	r0, #16
 8000d2e:	f7ff ff7b 	bl	8000c28 <NRF24_ReadRegisterMulti>
    if (memcmp(test_addr, read_addr, 5) != 0) {
 8000d32:	4639      	mov	r1, r7
 8000d34:	f107 0308 	add.w	r3, r7, #8
 8000d38:	2205      	movs	r2, #5
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f009 fb9c 	bl	800a478 <memcmp>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <NRF24_Init+0x56>
        return 0; // SPI connection failed
 8000d46:	2300      	movs	r3, #0
 8000d48:	e030      	b.n	8000dac <NRF24_Init+0xb8>
    }

    // --- Apply Default Settings ---
    NRF24_WriteRegister(NRF24_REG_CONFIG, 0x0C);      // Enable CRC (2 bytes), Power UP, PRX
 8000d4a:	210c      	movs	r1, #12
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff ff01 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_EN_AA, 0x01);       // Enable Auto-Ack on Pipe 0
 8000d52:	2101      	movs	r1, #1
 8000d54:	2001      	movs	r0, #1
 8000d56:	f7ff fefd 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_EN_RXADDR, 0x01);   // Enable RX Pipe 0
 8000d5a:	2101      	movs	r1, #1
 8000d5c:	2002      	movs	r0, #2
 8000d5e:	f7ff fef9 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_SETUP_AW, 0x03);    // 5-byte address width
 8000d62:	2103      	movs	r1, #3
 8000d64:	2003      	movs	r0, #3
 8000d66:	f7ff fef5 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_SETUP_RETR, 0x03);  // 15 retries, 250us delay
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	2004      	movs	r0, #4
 8000d6e:	f7ff fef1 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_RF_CH, 0x6A);       // Channel 106 (2.400 + 0.106 = 2.506 GHz)
 8000d72:	216a      	movs	r1, #106	@ 0x6a
 8000d74:	2005      	movs	r0, #5
 8000d76:	f7ff feed 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_RF_SETUP, 0x06);    // 1Mbps, 0dBm power
 8000d7a:	2106      	movs	r1, #6
 8000d7c:	2006      	movs	r0, #6
 8000d7e:	f7ff fee9 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_RX_PW_P0, 32);      // 32-byte payload for Pipe 0
 8000d82:	2120      	movs	r1, #32
 8000d84:	2011      	movs	r0, #17
 8000d86:	f7ff fee5 	bl	8000b54 <NRF24_WriteRegister>

    // Enable Dynamic Payloads and ACK Payloads (for non-blocking)
    NRF24_WriteRegister(NRF24_REG_FEATURE, 0x06);
 8000d8a:	2106      	movs	r1, #6
 8000d8c:	201d      	movs	r0, #29
 8000d8e:	f7ff fee1 	bl	8000b54 <NRF24_WriteRegister>
    NRF24_WriteRegister(NRF24_REG_DYNPD, 0x01);
 8000d92:	2101      	movs	r1, #1
 8000d94:	201c      	movs	r0, #28
 8000d96:	f7ff fedd 	bl	8000b54 <NRF24_WriteRegister>

    // Clear any pending interrupts
    NRF24_ClearInterrupts();
 8000d9a:	f000 f8d3 	bl	8000f44 <NRF24_ClearInterrupts>

    // Flush FIFOs
    NRF24_SendCommand(NRF24_CMD_FLUSH_TX);
 8000d9e:	20e1      	movs	r0, #225	@ 0xe1
 8000da0:	f7ff ff66 	bl	8000c70 <NRF24_SendCommand>
    NRF24_SendCommand(NRF24_CMD_FLUSH_RX);
 8000da4:	20e2      	movs	r0, #226	@ 0xe2
 8000da6:	f7ff ff63 	bl	8000c70 <NRF24_SendCommand>

    return 1; // Success
 8000daa:	2301      	movs	r3, #1
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	0800a738 	.word	0x0800a738

08000db8 <NRF24_SetRFChannel>:
/**
 * @brief  Sets the RF Channel (frequency).
 * @param  channel: 0-125 (2.400GHz to 2.525GHz).
 */
void NRF24_SetRFChannel(uint8_t channel)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
    if (channel > 125) channel = 125;
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	2b7d      	cmp	r3, #125	@ 0x7d
 8000dc6:	d901      	bls.n	8000dcc <NRF24_SetRFChannel+0x14>
 8000dc8:	237d      	movs	r3, #125	@ 0x7d
 8000dca:	71fb      	strb	r3, [r7, #7]
    NRF24_WriteRegister(NRF24_REG_RF_CH, channel);
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	4619      	mov	r1, r3
 8000dd0:	2005      	movs	r0, #5
 8000dd2:	f7ff febf 	bl	8000b54 <NRF24_WriteRegister>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <NRF24_SetTXAddress>:
/**
 * @brief  Sets the Transmit (TX) address.
 * @param  addr: 5-byte address buffer.
 */
void NRF24_SetTXAddress(uint8_t *addr)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
    NRF24_WriteRegisterMulti(NRF24_REG_TX_ADDR, addr, 5);
 8000de6:	2205      	movs	r2, #5
 8000de8:	6879      	ldr	r1, [r7, #4]
 8000dea:	2010      	movs	r0, #16
 8000dec:	f7ff fed4 	bl	8000b98 <NRF24_WriteRegisterMulti>
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <NRF24_SetRXAddress>:
/**
 * @brief  Sets the Receive (RX) address for Pipe 0.
 * @param  addr: 5-byte address buffer.
 */
void NRF24_SetRXAddress(uint8_t *addr)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
    NRF24_WriteRegisterMulti(NRF24_REG_RX_ADDR_P0, addr, 5);
 8000e00:	2205      	movs	r2, #5
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	200a      	movs	r0, #10
 8000e06:	f7ff fec7 	bl	8000b98 <NRF24_WriteRegisterMulti>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <NRF24_TXMode>:

/**
 * @brief  Puts the nRF24L01 into Transmit (TX) mode.
 */
void NRF24_TXMode(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
    NRF24_CE_Disable(); // Go to Standby-I
 8000e18:	f7ff ff3c 	bl	8000c94 <NRF24_CE_Disable>

    // Set CONFIG register: Power UP, CRC 2-byte, PTX (Transmit mode)
    uint8_t config = NRF24_ReadRegister(NRF24_REG_CONFIG);
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f7ff fee3 	bl	8000be8 <NRF24_ReadRegister>
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
    config = (config & 0xFE) | 0x08; // Clear PRIM_RX bit, Set PWR_UP
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	f023 0309 	bic.w	r3, r3, #9
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	f043 0308 	orr.w	r3, r3, #8
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	71fb      	strb	r3, [r7, #7]
    NRF24_WriteRegister(NRF24_REG_CONFIG, config);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f7ff fe89 	bl	8000b54 <NRF24_WriteRegister>

    // Note: CE is NOT enabled here. Transmit() will pulse it.
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <NRF24_RXMode>:

/**
 * @brief  Puts the nRF24L01 into Receive (RX) mode.
 */
void NRF24_RXMode(void)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
    NRF24_CE_Disable(); // Go to Standby-I
 8000e50:	f7ff ff20 	bl	8000c94 <NRF24_CE_Disable>

    // Set CONFIG register: Power UP, CRC 2-byte, PRX (Receive mode)
    uint8_t config = NRF24_ReadRegister(NRF24_REG_CONFIG);
 8000e54:	2000      	movs	r0, #0
 8000e56:	f7ff fec7 	bl	8000be8 <NRF24_ReadRegister>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
    config = config | 0x09; // Set PRIM_RX bit, Set PWR_UP
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	f043 0309 	orr.w	r3, r3, #9
 8000e64:	71fb      	strb	r3, [r7, #7]
    NRF24_WriteRegister(NRF24_REG_CONFIG, config);
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff fe72 	bl	8000b54 <NRF24_WriteRegister>

    NRF24_CE_Enable(); // Go to RX mode (listen)
 8000e70:	f7ff ff1c 	bl	8000cac <NRF24_CE_Enable>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <NRF24_Transmit>:
 * @brief  Transmits a 32-byte data packet (blocking).
 * @param  data: 32-byte buffer to send.
 * @return The STATUS register value.
 */
uint8_t NRF24_Transmit(uint8_t *data)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
    uint8_t status;

    // 1. Write payload to TX FIFO
    uint8_t cmd = NRF24_CMD_W_TX_PAYLOAD;
 8000e84:	23a0      	movs	r3, #160	@ 0xa0
 8000e86:	73bb      	strb	r3, [r7, #14]
    NRF24_CSN_Enable();
 8000e88:	f7ff ff1c 	bl	8000cc4 <NRF24_CSN_Enable>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000e8c:	f107 010e 	add.w	r1, r7, #14
 8000e90:	f04f 33ff 	mov.w	r3, #4294967295
 8000e94:	2201      	movs	r2, #1
 8000e96:	4813      	ldr	r0, [pc, #76]	@ (8000ee4 <NRF24_Transmit+0x68>)
 8000e98:	f005 fa12 	bl	80062c0 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, 32, HAL_MAX_DELAY);
 8000e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	480f      	ldr	r0, [pc, #60]	@ (8000ee4 <NRF24_Transmit+0x68>)
 8000ea6:	f005 fa0b 	bl	80062c0 <HAL_SPI_Transmit>
    NRF24_CSN_Disable();
 8000eaa:	f7ff ff17 	bl	8000cdc <NRF24_CSN_Disable>

    // 2. Pulse CE to start transmission
    NRF24_CE_Enable();
 8000eae:	f7ff fefd 	bl	8000cac <NRF24_CE_Enable>
    HAL_Delay(1); // Minimum 10us pulse
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f000 fecc 	bl	8001c50 <HAL_Delay>
    NRF24_CE_Disable();
 8000eb8:	f7ff feec 	bl	8000c94 <NRF24_CE_Disable>

    // 3. Wait for transmission to complete (IRQ pin will go LOW)
    //    (This is the blocking part we will fix with RTOS)
    //    For now, we just wait until the IRQ pin goes low.
    while(HAL_GPIO_ReadPin(NRF24_IRQ_GPIO_Port, NRF24_IRQ_Pin) == GPIO_PIN_SET) {
 8000ebc:	bf00      	nop
 8000ebe:	2102      	movs	r1, #2
 8000ec0:	4809      	ldr	r0, [pc, #36]	@ (8000ee8 <NRF24_Transmit+0x6c>)
 8000ec2:	f001 fd8b 	bl	80029dc <HAL_GPIO_ReadPin>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d0f8      	beq.n	8000ebe <NRF24_Transmit+0x42>
        // Wait
    }

    // 4. Get and clear the status
    status = NRF24_GetStatus();
 8000ecc:	f000 f80e 	bl	8000eec <NRF24_GetStatus>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	73fb      	strb	r3, [r7, #15]
    NRF24_ClearInterrupts();
 8000ed4:	f000 f836 	bl	8000f44 <NRF24_ClearInterrupts>

    return status;
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200001a8 	.word	0x200001a8
 8000ee8:	40010c00 	.word	0x40010c00

08000eec <NRF24_GetStatus>:
/**
 * @brief  Gets the STATUS register.
 * @return STATUS register value.
 */
uint8_t NRF24_GetStatus(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
    // NOP command always returns STATUS register
    return NRF24_SPI_Transmit(NRF24_CMD_NOP);
 8000ef0:	20ff      	movs	r0, #255	@ 0xff
 8000ef2:	f7ff fe19 	bl	8000b28 <NRF24_SPI_Transmit>
 8000ef6:	4603      	mov	r3, r0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	bd80      	pop	{r7, pc}

08000efc <NRF24_GetData>:
/**
 * @brief  Reads the received 32-byte payload from RX FIFO.
 * @param  data: 32-byte buffer to store the received data.
 */
void NRF24_GetData(uint8_t *data)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    uint8_t cmd = NRF24_CMD_R_RX_PAYLOAD;
 8000f04:	2361      	movs	r3, #97	@ 0x61
 8000f06:	73fb      	strb	r3, [r7, #15]

    // 1. Send "Read RX Payload" command
    NRF24_CSN_Enable();
 8000f08:	f7ff fedc 	bl	8000cc4 <NRF24_CSN_Enable>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000f0c:	f107 010f 	add.w	r1, r7, #15
 8000f10:	f04f 33ff 	mov.w	r3, #4294967295
 8000f14:	2201      	movs	r2, #1
 8000f16:	480a      	ldr	r0, [pc, #40]	@ (8000f40 <NRF24_GetData+0x44>)
 8000f18:	f005 f9d2 	bl	80062c0 <HAL_SPI_Transmit>

    // 2. Read the 32-byte payload
    HAL_SPI_Receive(&hspi1, data, 32, HAL_MAX_DELAY);
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f20:	2220      	movs	r2, #32
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	4806      	ldr	r0, [pc, #24]	@ (8000f40 <NRF24_GetData+0x44>)
 8000f26:	f005 fb1f 	bl	8006568 <HAL_SPI_Receive>
    NRF24_CSN_Disable();
 8000f2a:	f7ff fed7 	bl	8000cdc <NRF24_CSN_Disable>

    // 3. Clear the RX_DR interrupt bit
    NRF24_WriteRegister(NRF24_REG_STATUS, (1 << 6));
 8000f2e:	2140      	movs	r1, #64	@ 0x40
 8000f30:	2007      	movs	r0, #7
 8000f32:	f7ff fe0f 	bl	8000b54 <NRF24_WriteRegister>
}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200001a8 	.word	0x200001a8

08000f44 <NRF24_ClearInterrupts>:

/**
 * @brief  Clears all interrupt flags in the STATUS register.
 */
void NRF24_ClearInterrupts(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
    // Write '1' to clear RX_DR, TX_DS, and MAX_RT interrupt flags
    NRF24_WriteRegister(NRF24_REG_STATUS, 0x70);
 8000f48:	2170      	movs	r1, #112	@ 0x70
 8000f4a:	2007      	movs	r0, #7
 8000f4c:	f7ff fe02 	bl	8000b54 <NRF24_WriteRegister>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <radio_init>:

/**
 * @brief C-callable function to initialize the radio subsystem.
 */
void radio_init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
    // Create the binary semaphore for IRQ
    g_radio_irq_sem = xSemaphoreCreateBinary();
 8000f58:	2203      	movs	r2, #3
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	f006 fca4 	bl	80078aa <xQueueGenericCreate>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4a01      	ldr	r2, [pc, #4]	@ (8000f6c <radio_init+0x18>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000180 	.word	0x20000180

08000f70 <radio_task_entry>:

/**
 * @brief RTOS task entry function.
 */
void radio_task_entry(void *argument)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    g_radio.task();
 8000f78:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <radio_task_entry+0x18>)
 8000f7a:	f000 f869 	bl	8001050 <_ZN7MyRadio4taskEv>
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000184 	.word	0x20000184

08000f8c <_ZN7MyRadioC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyRadio::MyRadio()
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
{
	this->tx_queue = xQueueCreate(1, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2100      	movs	r1, #0
 8000f98:	2001      	movs	r0, #1
 8000f9a:	f006 fc86 	bl	80078aa <xQueueGenericCreate>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <_ZN7MyRadio4initEv>:

/**
 * @brief Private method to initialize the nRF24.
 */
bool MyRadio::init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
    if (!NRF24_Init()) {
 8000fb8:	f7ff fe9c 	bl	8000cf4 <NRF24_Init>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	bf0c      	ite	eq
 8000fc2:	2301      	moveq	r3, #1
 8000fc4:	2300      	movne	r3, #0
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <_ZN7MyRadio4initEv+0x20>
        // SPI error or module not found
        return false;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	e00b      	b.n	8000fe8 <_ZN7MyRadio4initEv+0x38>
    }

    NRF24_SetTXAddress(TX_ADDRESS);
 8000fd0:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <_ZN7MyRadio4initEv+0x40>)
 8000fd2:	f7ff ff04 	bl	8000dde <NRF24_SetTXAddress>
    NRF24_SetRXAddress(RX_ADDRESS);
 8000fd6:	4807      	ldr	r0, [pc, #28]	@ (8000ff4 <_ZN7MyRadio4initEv+0x44>)
 8000fd8:	f7ff ff0e 	bl	8000df8 <NRF24_SetRXAddress>
    NRF24_SetRFChannel(106); // Channel 106 (2.506 GHz)
 8000fdc:	206a      	movs	r0, #106	@ 0x6a
 8000fde:	f7ff feeb 	bl	8000db8 <NRF24_SetRFChannel>

    // Default to RX mode
    NRF24_RXMode();
 8000fe2:	f7ff ff32 	bl	8000e4a <NRF24_RXMode>

    return true;
 8000fe6:	2301      	movs	r3, #1
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000010 	.word	0x20000010
 8000ff4:	20000018 	.word	0x20000018

08000ff8 <_ZN7MyRadio9send_dataEPh>:

/**
 * @brief Public API for other tasks to send data.
 */
bool MyRadio::send_data(uint8_t* data)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
	memcpy(radio_tx_buffer, data, 32);
 8001002:	4a12      	ldr	r2, [pc, #72]	@ (800104c <_ZN7MyRadio9send_dataEPh+0x54>)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	4614      	mov	r4, r2
 8001008:	461d      	mov	r5, r3
 800100a:	6828      	ldr	r0, [r5, #0]
 800100c:	6869      	ldr	r1, [r5, #4]
 800100e:	68aa      	ldr	r2, [r5, #8]
 8001010:	68eb      	ldr	r3, [r5, #12]
 8001012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001014:	6928      	ldr	r0, [r5, #16]
 8001016:	6969      	ldr	r1, [r5, #20]
 8001018:	69aa      	ldr	r2, [r5, #24]
 800101a:	69eb      	ldr	r3, [r5, #28]
 800101c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if (xQueueSend(this->tx_queue, NULL, 0) == pdTRUE) {
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	2300      	movs	r3, #0
 8001024:	2200      	movs	r2, #0
 8001026:	2100      	movs	r1, #0
 8001028:	f006 fc9e 	bl	8007968 <xQueueGenericSend>
 800102c:	4603      	mov	r3, r0
 800102e:	2b01      	cmp	r3, #1
 8001030:	bf0c      	ite	eq
 8001032:	2301      	moveq	r3, #1
 8001034:	2300      	movne	r3, #0
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <_ZN7MyRadio9send_dataEPh+0x48>
	        return true;
 800103c:	2301      	movs	r3, #1
 800103e:	e000      	b.n	8001042 <_ZN7MyRadio9send_dataEPh+0x4a>
	    }
	return false;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bdb0      	pop	{r4, r5, r7, pc}
 800104a:	bf00      	nop
 800104c:	20000188 	.word	0x20000188

08001050 <_ZN7MyRadio4taskEv>:
 */
/**
 * @brief MAIN RADIO TASK LOOP
 */
void MyRadio::task(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08c      	sub	sp, #48	@ 0x30
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    if (!this->init()) {
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ffa9 	bl	8000fb0 <_ZN7MyRadio4initEv>
 800105e:	4603      	mov	r3, r0
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d002      	beq.n	8001070 <_ZN7MyRadio4taskEv+0x20>
        vTaskDelete(NULL);
 800106a:	2000      	movs	r0, #0
 800106c:	f007 fbe0 	bl	8008830 <vTaskDelete>
    }

    while(1)
    {
        // --- 1. Перевіряємо, чи є нова робота (з черги) ---
        if (xQueueReceive(this->tx_queue, NULL, 0) == pdTRUE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2200      	movs	r2, #0
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f006 fea5 	bl	8007dc8 <xQueueReceive>
 800107e:	4603      	mov	r3, r0
 8001080:	2b01      	cmp	r3, #1
 8001082:	bf0c      	ite	eq
 8001084:	2301      	moveq	r3, #1
 8001086:	2300      	movne	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d006      	beq.n	800109c <_ZN7MyRadio4taskEv+0x4c>
        {
            // Є робота! Переходимо в TX режим
            NRF24_TXMode();
 800108e:	f7ff fec0 	bl	8000e12 <NRF24_TXMode>

            // Відправляємо дані (це блокуюча функція з нашого .c)
            NRF24_Transmit(radio_tx_buffer);
 8001092:	4814      	ldr	r0, [pc, #80]	@ (80010e4 <_ZN7MyRadio4taskEv+0x94>)
 8001094:	f7ff fef2 	bl	8000e7c <NRF24_Transmit>

            // (NRF24_Transmit ВЖЕ чекає на IRQ,
            // тому нам не потрібно чекати на семафор тут)

            // Повертаємося в RX режим (слухати)
            NRF24_RXMode();
 8001098:	f7ff fed7 	bl	8000e4a <NRF24_RXMode>
        }

        // --- 2. Перевіряємо, чи нас не розбудив IRQ (отримання даних) ---
        if (xSemaphoreTake(g_radio_irq_sem, 0) == pdTRUE)
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <_ZN7MyRadio4taskEv+0x98>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f006 ff72 	bl	8007f8c <xQueueSemaphoreTake>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	bf0c      	ite	eq
 80010ae:	2301      	moveq	r3, #1
 80010b0:	2300      	movne	r3, #0
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d011      	beq.n	80010dc <_ZN7MyRadio4taskEv+0x8c>
        {
            uint8_t status = NRF24_GetStatus();
 80010b8:	f7ff ff18 	bl	8000eec <NRF24_GetStatus>
 80010bc:	4603      	mov	r3, r0
 80010be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if (status & (1 << 6)) // RX_DR (Data Ready)
 80010c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d006      	beq.n	80010dc <_ZN7MyRadio4taskEv+0x8c>
            {
                uint8_t rx_buf[32];
                NRF24_GetData(rx_buf);
 80010ce:	f107 030c 	add.w	r3, r7, #12
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ff12 	bl	8000efc <NRF24_GetData>
                NRF24_ClearInterrupts();
 80010d8:	f7ff ff34 	bl	8000f44 <NRF24_ClearInterrupts>
            }
            // (Ми ігноруємо TX_DS та MAX_RT, бо NRF24_Transmit обробляє їх сам)
        }

        // "Спимо" 10мс перед наступною перевіркою
        vTaskDelay(pdMS_TO_TICKS(10));
 80010dc:	200a      	movs	r0, #10
 80010de:	f007 fc1b 	bl	8008918 <vTaskDelay>
    }
 80010e2:	e7c5      	b.n	8001070 <_ZN7MyRadio4taskEv+0x20>
 80010e4:	20000188 	.word	0x20000188
 80010e8:	20000180 	.word	0x20000180

080010ec <_Z41__static_initialization_and_destruction_0v>:
}
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
MyRadio g_radio;
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <_Z41__static_initialization_and_destruction_0v+0x10>)
 80010f2:	f7ff ff4b 	bl	8000f8c <_ZN7MyRadioC1Ev>
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000184 	.word	0x20000184

08001100 <_GLOBAL__sub_I_g_radio_irq_sem>:
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
 8001104:	f7ff fff2 	bl	80010ec <_Z41__static_initialization_and_destruction_0v>
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001110:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001112:	4a18      	ldr	r2, [pc, #96]	@ (8001174 <MX_SPI1_Init+0x68>)
 8001114:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001116:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001118:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800111c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800111e:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001120:	2200      	movs	r2, #0
 8001122:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001124:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001126:	2200      	movs	r2, #0
 8001128:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800112a:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <MX_SPI1_Init+0x64>)
 800112c:	2200      	movs	r2, #0
 800112e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001130:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001136:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800113c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001140:	2210      	movs	r2, #16
 8001142:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800114a:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <MX_SPI1_Init+0x64>)
 800114c:	2200      	movs	r2, #0
 800114e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001150:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001152:	2200      	movs	r2, #0
 8001154:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001156:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <MX_SPI1_Init+0x64>)
 8001158:	220a      	movs	r2, #10
 800115a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800115c:	4804      	ldr	r0, [pc, #16]	@ (8001170 <MX_SPI1_Init+0x64>)
 800115e:	f004 ff31 	bl	8005fc4 <HAL_SPI_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001168:	f7ff fcce 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200001a8 	.word	0x200001a8
 8001174:	40013000 	.word	0x40013000

08001178 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 0310 	add.w	r3, r7, #16
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a41      	ldr	r2, [pc, #260]	@ (8001298 <HAL_SPI_MspInit+0x120>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d17b      	bne.n	8001290 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001198:	4b40      	ldr	r3, [pc, #256]	@ (800129c <HAL_SPI_MspInit+0x124>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	4a3f      	ldr	r2, [pc, #252]	@ (800129c <HAL_SPI_MspInit+0x124>)
 800119e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011a2:	6193      	str	r3, [r2, #24]
 80011a4:	4b3d      	ldr	r3, [pc, #244]	@ (800129c <HAL_SPI_MspInit+0x124>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b0:	4b3a      	ldr	r3, [pc, #232]	@ (800129c <HAL_SPI_MspInit+0x124>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a39      	ldr	r2, [pc, #228]	@ (800129c <HAL_SPI_MspInit+0x124>)
 80011b6:	f043 0304 	orr.w	r3, r3, #4
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b37      	ldr	r3, [pc, #220]	@ (800129c <HAL_SPI_MspInit+0x124>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 80011c8:	23a0      	movs	r3, #160	@ 0xa0
 80011ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011cc:	2302      	movs	r3, #2
 80011ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	4619      	mov	r1, r3
 80011da:	4831      	ldr	r0, [pc, #196]	@ (80012a0 <HAL_SPI_MspInit+0x128>)
 80011dc:	f001 f990 	bl	8002500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 80011e0:	2340      	movs	r3, #64	@ 0x40
 80011e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	4619      	mov	r1, r3
 80011f2:	482b      	ldr	r0, [pc, #172]	@ (80012a0 <HAL_SPI_MspInit+0x128>)
 80011f4:	f001 f984 	bl	8002500 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80011f8:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 80011fa:	4a2b      	ldr	r2, [pc, #172]	@ (80012a8 <HAL_SPI_MspInit+0x130>)
 80011fc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011fe:	4b29      	ldr	r3, [pc, #164]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001200:	2210      	movs	r2, #16
 8001202:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001204:	4b27      	ldr	r3, [pc, #156]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800120a:	4b26      	ldr	r3, [pc, #152]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 800120c:	2280      	movs	r2, #128	@ 0x80
 800120e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001210:	4b24      	ldr	r3, [pc, #144]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001216:	4b23      	ldr	r3, [pc, #140]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800121c:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001222:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001224:	2200      	movs	r2, #0
 8001226:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001228:	481e      	ldr	r0, [pc, #120]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 800122a:	f000 fe43 	bl	8001eb4 <HAL_DMA_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8001234:	f7ff fc68 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a1a      	ldr	r2, [pc, #104]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 800123c:	649a      	str	r2, [r3, #72]	@ 0x48
 800123e:	4a19      	ldr	r2, [pc, #100]	@ (80012a4 <HAL_SPI_MspInit+0x12c>)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001244:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001246:	4a1a      	ldr	r2, [pc, #104]	@ (80012b0 <HAL_SPI_MspInit+0x138>)
 8001248:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001250:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001258:	2280      	movs	r2, #128	@ 0x80
 800125a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800126e:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001270:	2200      	movs	r2, #0
 8001272:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001274:	480d      	ldr	r0, [pc, #52]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001276:	f000 fe1d 	bl	8001eb4 <HAL_DMA_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001280:	f7ff fc42 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4a09      	ldr	r2, [pc, #36]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 8001288:	64da      	str	r2, [r3, #76]	@ 0x4c
 800128a:	4a08      	ldr	r2, [pc, #32]	@ (80012ac <HAL_SPI_MspInit+0x134>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001290:	bf00      	nop
 8001292:	3720      	adds	r7, #32
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40013000 	.word	0x40013000
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010800 	.word	0x40010800
 80012a4:	20000200 	.word	0x20000200
 80012a8:	40020030 	.word	0x40020030
 80012ac:	20000244 	.word	0x20000244
 80012b0:	4002001c 	.word	0x4002001c

080012b4 <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af04      	add	r7, sp, #16
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	9302      	str	r3, [sp, #8]
 80012c4:	2301      	movs	r3, #1
 80012c6:	9301      	str	r3, [sp, #4]
 80012c8:	1dfb      	adds	r3, r7, #7
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	2301      	movs	r3, #1
 80012ce:	2200      	movs	r2, #0
 80012d0:	2178      	movs	r1, #120	@ 0x78
 80012d2:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <ssd1306_WriteCommand+0x30>)
 80012d4:	f001 fdbc 	bl	8002e50 <HAL_I2C_Mem_Write>
 80012d8:	4603      	mov	r3, r0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200000c4 	.word	0x200000c4

080012e8 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 80012ec:	2064      	movs	r0, #100	@ 0x64
 80012ee:	f000 fcaf 	bl	8001c50 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 80012f2:	20ae      	movs	r0, #174	@ 0xae
 80012f4:	f7ff ffde 	bl	80012b4 <ssd1306_WriteCommand>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <ssd1306_Init+0x1a>
 80012fe:	2300      	movs	r3, #0
 8001300:	e0d5      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8001302:	2020      	movs	r0, #32
 8001304:	f7ff ffd6 	bl	80012b4 <ssd1306_WriteCommand>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <ssd1306_Init+0x2a>
 800130e:	2300      	movs	r3, #0
 8001310:	e0cd      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff ffce 	bl	80012b4 <ssd1306_WriteCommand>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <ssd1306_Init+0x3a>
 800131e:	2300      	movs	r3, #0
 8001320:	e0c5      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 8001322:	20b0      	movs	r0, #176	@ 0xb0
 8001324:	f7ff ffc6 	bl	80012b4 <ssd1306_WriteCommand>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <ssd1306_Init+0x4a>
 800132e:	2300      	movs	r3, #0
 8001330:	e0bd      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8001332:	20c8      	movs	r0, #200	@ 0xc8
 8001334:	f7ff ffbe 	bl	80012b4 <ssd1306_WriteCommand>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <ssd1306_Init+0x5a>
 800133e:	2300      	movs	r3, #0
 8001340:	e0b5      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8001342:	2000      	movs	r0, #0
 8001344:	f7ff ffb6 	bl	80012b4 <ssd1306_WriteCommand>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <ssd1306_Init+0x6a>
 800134e:	2300      	movs	r3, #0
 8001350:	e0ad      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8001352:	2010      	movs	r0, #16
 8001354:	f7ff ffae 	bl	80012b4 <ssd1306_WriteCommand>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <ssd1306_Init+0x7a>
 800135e:	2300      	movs	r3, #0
 8001360:	e0a5      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8001362:	2040      	movs	r0, #64	@ 0x40
 8001364:	f7ff ffa6 	bl	80012b4 <ssd1306_WriteCommand>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <ssd1306_Init+0x8a>
 800136e:	2300      	movs	r3, #0
 8001370:	e09d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8001372:	2081      	movs	r0, #129	@ 0x81
 8001374:	f7ff ff9e 	bl	80012b4 <ssd1306_WriteCommand>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <ssd1306_Init+0x9a>
 800137e:	2300      	movs	r3, #0
 8001380:	e095      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 8001382:	20ff      	movs	r0, #255	@ 0xff
 8001384:	f7ff ff96 	bl	80012b4 <ssd1306_WriteCommand>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <ssd1306_Init+0xaa>
 800138e:	2300      	movs	r3, #0
 8001390:	e08d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8001392:	20a1      	movs	r0, #161	@ 0xa1
 8001394:	f7ff ff8e 	bl	80012b4 <ssd1306_WriteCommand>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <ssd1306_Init+0xba>
 800139e:	2300      	movs	r3, #0
 80013a0:	e085      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 80013a2:	20a6      	movs	r0, #166	@ 0xa6
 80013a4:	f7ff ff86 	bl	80012b4 <ssd1306_WriteCommand>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <ssd1306_Init+0xca>
 80013ae:	2300      	movs	r3, #0
 80013b0:	e07d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 80013b2:	20a8      	movs	r0, #168	@ 0xa8
 80013b4:	f7ff ff7e 	bl	80012b4 <ssd1306_WriteCommand>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <ssd1306_Init+0xda>
 80013be:	2300      	movs	r3, #0
 80013c0:	e075      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 80013c2:	203f      	movs	r0, #63	@ 0x3f
 80013c4:	f7ff ff76 	bl	80012b4 <ssd1306_WriteCommand>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <ssd1306_Init+0xea>
 80013ce:	2300      	movs	r3, #0
 80013d0:	e06d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 80013d2:	20d3      	movs	r0, #211	@ 0xd3
 80013d4:	f7ff ff6e 	bl	80012b4 <ssd1306_WriteCommand>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <ssd1306_Init+0xfa>
 80013de:	2300      	movs	r3, #0
 80013e0:	e065      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff ff66 	bl	80012b4 <ssd1306_WriteCommand>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <ssd1306_Init+0x10a>
 80013ee:	2300      	movs	r3, #0
 80013f0:	e05d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 80013f2:	20d5      	movs	r0, #213	@ 0xd5
 80013f4:	f7ff ff5e 	bl	80012b4 <ssd1306_WriteCommand>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <ssd1306_Init+0x11a>
 80013fe:	2300      	movs	r3, #0
 8001400:	e055      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8001402:	2080      	movs	r0, #128	@ 0x80
 8001404:	f7ff ff56 	bl	80012b4 <ssd1306_WriteCommand>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <ssd1306_Init+0x12a>
 800140e:	2300      	movs	r3, #0
 8001410:	e04d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8001412:	20d9      	movs	r0, #217	@ 0xd9
 8001414:	f7ff ff4e 	bl	80012b4 <ssd1306_WriteCommand>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <ssd1306_Init+0x13a>
 800141e:	2300      	movs	r3, #0
 8001420:	e045      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8001422:	20f1      	movs	r0, #241	@ 0xf1
 8001424:	f7ff ff46 	bl	80012b4 <ssd1306_WriteCommand>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <ssd1306_Init+0x14a>
 800142e:	2300      	movs	r3, #0
 8001430:	e03d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8001432:	20da      	movs	r0, #218	@ 0xda
 8001434:	f7ff ff3e 	bl	80012b4 <ssd1306_WriteCommand>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <ssd1306_Init+0x15a>
 800143e:	2300      	movs	r3, #0
 8001440:	e035      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 8001442:	2012      	movs	r0, #18
 8001444:	f7ff ff36 	bl	80012b4 <ssd1306_WriteCommand>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <ssd1306_Init+0x16a>
 800144e:	2300      	movs	r3, #0
 8001450:	e02d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8001452:	20db      	movs	r0, #219	@ 0xdb
 8001454:	f7ff ff2e 	bl	80012b4 <ssd1306_WriteCommand>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <ssd1306_Init+0x17a>
 800145e:	2300      	movs	r3, #0
 8001460:	e025      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8001462:	2040      	movs	r0, #64	@ 0x40
 8001464:	f7ff ff26 	bl	80012b4 <ssd1306_WriteCommand>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <ssd1306_Init+0x18a>
 800146e:	2300      	movs	r3, #0
 8001470:	e01d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8001472:	208d      	movs	r0, #141	@ 0x8d
 8001474:	f7ff ff1e 	bl	80012b4 <ssd1306_WriteCommand>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <ssd1306_Init+0x19a>
 800147e:	2300      	movs	r3, #0
 8001480:	e015      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8001482:	2014      	movs	r0, #20
 8001484:	f7ff ff16 	bl	80012b4 <ssd1306_WriteCommand>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <ssd1306_Init+0x1aa>
 800148e:	2300      	movs	r3, #0
 8001490:	e00d      	b.n	80014ae <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8001492:	20af      	movs	r0, #175	@ 0xaf
 8001494:	f7ff ff0e 	bl	80012b4 <ssd1306_WriteCommand>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <ssd1306_Init+0x1ba>
 800149e:	2300      	movs	r3, #0
 80014a0:	e005      	b.n	80014ae <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f000 f806 	bl	80014b4 <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 80014a8:	f000 f944 	bl	8001734 <ssd1306_UpdateScreen>

    return 1; // Success
 80014ac:	2301      	movs	r3, #1
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <ssd1306_Fill+0x14>
 80014c4:	2300      	movs	r3, #0
 80014c6:	e000      	b.n	80014ca <ssd1306_Fill+0x16>
 80014c8:	23ff      	movs	r3, #255	@ 0xff
 80014ca:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014d2:	4619      	mov	r1, r3
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <ssd1306_Fill+0x30>)
 80014d6:	f008 ffdf 	bl	800a498 <memset>
}
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000288 	.word	0x20000288

080014e8 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
 80014f2:	460b      	mov	r3, r1
 80014f4:	71bb      	strb	r3, [r7, #6]
 80014f6:	4613      	mov	r3, r2
 80014f8:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	db3d      	blt.n	800157e <ssd1306_DrawPixel+0x96>
 8001502:	79bb      	ldrb	r3, [r7, #6]
 8001504:	2b3f      	cmp	r3, #63	@ 0x3f
 8001506:	d83a      	bhi.n	800157e <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 8001508:	797b      	ldrb	r3, [r7, #5]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d11a      	bne.n	8001544 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 800150e:	79fa      	ldrb	r2, [r7, #7]
 8001510:	79bb      	ldrb	r3, [r7, #6]
 8001512:	08db      	lsrs	r3, r3, #3
 8001514:	b2d8      	uxtb	r0, r3
 8001516:	4603      	mov	r3, r0
 8001518:	01db      	lsls	r3, r3, #7
 800151a:	4413      	add	r3, r2
 800151c:	4a1a      	ldr	r2, [pc, #104]	@ (8001588 <ssd1306_DrawPixel+0xa0>)
 800151e:	5cd3      	ldrb	r3, [r2, r3]
 8001520:	b25a      	sxtb	r2, r3
 8001522:	79bb      	ldrb	r3, [r7, #6]
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	2101      	movs	r1, #1
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	b25b      	sxtb	r3, r3
 8001530:	4313      	orrs	r3, r2
 8001532:	b259      	sxtb	r1, r3
 8001534:	79fa      	ldrb	r2, [r7, #7]
 8001536:	4603      	mov	r3, r0
 8001538:	01db      	lsls	r3, r3, #7
 800153a:	4413      	add	r3, r2
 800153c:	b2c9      	uxtb	r1, r1
 800153e:	4a12      	ldr	r2, [pc, #72]	@ (8001588 <ssd1306_DrawPixel+0xa0>)
 8001540:	54d1      	strb	r1, [r2, r3]
 8001542:	e01d      	b.n	8001580 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001544:	79fa      	ldrb	r2, [r7, #7]
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	08db      	lsrs	r3, r3, #3
 800154a:	b2d8      	uxtb	r0, r3
 800154c:	4603      	mov	r3, r0
 800154e:	01db      	lsls	r3, r3, #7
 8001550:	4413      	add	r3, r2
 8001552:	4a0d      	ldr	r2, [pc, #52]	@ (8001588 <ssd1306_DrawPixel+0xa0>)
 8001554:	5cd3      	ldrb	r3, [r2, r3]
 8001556:	b25a      	sxtb	r2, r3
 8001558:	79bb      	ldrb	r3, [r7, #6]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	2101      	movs	r1, #1
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	b25b      	sxtb	r3, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	b25b      	sxtb	r3, r3
 800156a:	4013      	ands	r3, r2
 800156c:	b259      	sxtb	r1, r3
 800156e:	79fa      	ldrb	r2, [r7, #7]
 8001570:	4603      	mov	r3, r0
 8001572:	01db      	lsls	r3, r3, #7
 8001574:	4413      	add	r3, r2
 8001576:	b2c9      	uxtb	r1, r1
 8001578:	4a03      	ldr	r2, [pc, #12]	@ (8001588 <ssd1306_DrawPixel+0xa0>)
 800157a:	54d1      	strb	r1, [r2, r3]
 800157c:	e000      	b.n	8001580 <ssd1306_DrawPixel+0x98>
        return;
 800157e:	bf00      	nop
    }
}
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	20000288 	.word	0x20000288

0800158c <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	460a      	mov	r2, r1
 8001596:	71fb      	strb	r3, [r7, #7]
 8001598:	4613      	mov	r3, r2
 800159a:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 800159c:	4a05      	ldr	r2, [pc, #20]	@ (80015b4 <ssd1306_SetCursor+0x28>)
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	7013      	strb	r3, [r2, #0]
    current_y = y;
 80015a2:	4a05      	ldr	r2, [pc, #20]	@ (80015b8 <ssd1306_SetCursor+0x2c>)
 80015a4:	79bb      	ldrb	r3, [r7, #6]
 80015a6:	7013      	strb	r3, [r2, #0]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000688 	.word	0x20000688
 80015b8:	20000689 	.word	0x20000689

080015bc <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	4613      	mov	r3, r2
 80015ca:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80015cc:	4b39      	ldr	r3, [pc, #228]	@ (80016b4 <ssd1306_WriteChar+0xf8>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	4413      	add	r3, r2
 80015d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015da:	dc07      	bgt.n	80015ec <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80015dc:	4b36      	ldr	r3, [pc, #216]	@ (80016b8 <ssd1306_WriteChar+0xfc>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	785b      	ldrb	r3, [r3, #1]
 80015e6:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80015e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80015ea:	dd01      	ble.n	80015f0 <ssd1306_WriteChar+0x34>
    {
        return 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e05c      	b.n	80016aa <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	e04a      	b.n	800168c <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	3b20      	subs	r3, #32
 80015fe:	6839      	ldr	r1, [r7, #0]
 8001600:	7809      	ldrb	r1, [r1, #0]
 8001602:	fb01 f303 	mul.w	r3, r1, r3
 8001606:	4619      	mov	r1, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	440b      	add	r3, r1
 800160c:	4413      	add	r3, r2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	e030      	b.n	800167a <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8001618:	7bfa      	ldrb	r2, [r7, #15]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	fa42 f303 	asr.w	r3, r2, r3
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	2b00      	cmp	r3, #0
 8001626:	d010      	beq.n	800164a <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	b2da      	uxtb	r2, r3
 800162c:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <ssd1306_WriteChar+0xf8>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	4413      	add	r3, r2
 8001632:	b2d8      	uxtb	r0, r3
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	b2da      	uxtb	r2, r3
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <ssd1306_WriteChar+0xfc>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	4413      	add	r3, r2
 800163e:	b2db      	uxtb	r3, r3
 8001640:	79ba      	ldrb	r2, [r7, #6]
 8001642:	4619      	mov	r1, r3
 8001644:	f7ff ff50 	bl	80014e8 <ssd1306_DrawPixel>
 8001648:	e014      	b.n	8001674 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	b2da      	uxtb	r2, r3
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <ssd1306_WriteChar+0xf8>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	4413      	add	r3, r2
 8001654:	b2d8      	uxtb	r0, r3
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <ssd1306_WriteChar+0xfc>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	b2d9      	uxtb	r1, r3
 8001662:	79bb      	ldrb	r3, [r7, #6]
 8001664:	2b00      	cmp	r3, #0
 8001666:	bf0c      	ite	eq
 8001668:	2301      	moveq	r3, #1
 800166a:	2300      	movne	r3, #0
 800166c:	b2db      	uxtb	r3, r3
 800166e:	461a      	mov	r2, r3
 8001670:	f7ff ff3a 	bl	80014e8 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	3301      	adds	r3, #1
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	785b      	ldrb	r3, [r3, #1]
 800167e:	461a      	mov	r2, r3
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	4293      	cmp	r3, r2
 8001684:	d3c8      	bcc.n	8001618 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	4293      	cmp	r3, r2
 8001696:	d3ae      	bcc.n	80015f6 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	781a      	ldrb	r2, [r3, #0]
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <ssd1306_WriteChar+0xf8>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4413      	add	r3, r2
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <ssd1306_WriteChar+0xf8>)
 80016a6:	701a      	strb	r2, [r3, #0]
    return ch;
 80016a8:	79fb      	ldrb	r3, [r7, #7]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000688 	.word	0x20000688
 80016b8:	20000689 	.word	0x20000689

080016bc <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	4613      	mov	r3, r2
 80016c8:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 80016ca:	e012      	b.n	80016f2 <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	79fa      	ldrb	r2, [r7, #7]
 80016d2:	68b9      	ldr	r1, [r7, #8]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff71 	bl	80015bc <ssd1306_WriteChar>
 80016da:	4603      	mov	r3, r0
 80016dc:	461a      	mov	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d002      	beq.n	80016ec <ssd1306_WriteString+0x30>
            return *str; // Error
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	e008      	b.n	80016fe <ssd1306_WriteString+0x42>
        }
        str++;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	3301      	adds	r3, #1
 80016f0:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1e8      	bne.n	80016cc <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	781b      	ldrb	r3, [r3, #0]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 800170a:	2021      	movs	r0, #33	@ 0x21
 800170c:	f7ff fdd2 	bl	80012b4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff fdcf 	bl	80012b4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001716:	207f      	movs	r0, #127	@ 0x7f
 8001718:	f7ff fdcc 	bl	80012b4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 800171c:	2022      	movs	r0, #34	@ 0x22
 800171e:	f7ff fdc9 	bl	80012b4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff fdc6 	bl	80012b4 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001728:	2007      	movs	r0, #7
 800172a:	f7ff fdc3 	bl	80012b4 <ssd1306_WriteCommand>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 800173a:	f7ff ffe4 	bl	8001706 <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	9302      	str	r3, [sp, #8]
 8001744:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001748:	9301      	str	r3, [sp, #4]
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <ssd1306_UpdateScreen+0x2c>)
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	2301      	movs	r3, #1
 8001750:	2240      	movs	r2, #64	@ 0x40
 8001752:	2178      	movs	r1, #120	@ 0x78
 8001754:	4803      	ldr	r0, [pc, #12]	@ (8001764 <ssd1306_UpdateScreen+0x30>)
 8001756:	f001 fb7b 	bl	8002e50 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000288 	.word	0x20000288
 8001764:	200000c4 	.word	0x200000c4

08001768 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 800176e:	f7ff ffca 	bl	8001706 <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 8001772:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <ssd1306_UpdateScreenDMA+0x28>)
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2301      	movs	r3, #1
 800177e:	2240      	movs	r2, #64	@ 0x40
 8001780:	2178      	movs	r1, #120	@ 0x78
 8001782:	4804      	ldr	r0, [pc, #16]	@ (8001794 <ssd1306_UpdateScreenDMA+0x2c>)
 8001784:	f001 fc6a 	bl	800305c <HAL_I2C_Mem_Write_DMA>
 8001788:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000288 	.word	0x20000288
 8001794:	200000c4 	.word	0x200000c4

08001798 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80017a8:	4b39      	ldr	r3, [pc, #228]	@ (8001890 <ssd1306_WriteChar_Large+0xf8>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80017b6:	dc07      	bgt.n	80017c8 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 80017b8:	4b36      	ldr	r3, [pc, #216]	@ (8001894 <ssd1306_WriteChar_Large+0xfc>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	785b      	ldrb	r3, [r3, #1]
 80017c2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80017c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80017c6:	dd01      	ble.n	80017cc <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 80017c8:	2300      	movs	r3, #0
 80017ca:	e05d      	b.n	8001888 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	e04b      	b.n	800186a <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685a      	ldr	r2, [r3, #4]
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	3b20      	subs	r3, #32
 80017da:	6839      	ldr	r1, [r7, #0]
 80017dc:	7849      	ldrb	r1, [r1, #1]
 80017de:	fb01 f303 	mul.w	r3, r1, r3
 80017e2:	4619      	mov	r1, r3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	440b      	add	r3, r1
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4413      	add	r3, r2
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 80017f0:	2300      	movs	r3, #0
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	e030      	b.n	8001858 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d010      	beq.n	8001828 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <ssd1306_WriteChar_Large+0xf8>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	b2d8      	uxtb	r0, r3
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <ssd1306_WriteChar_Large+0xfc>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	4413      	add	r3, r2
 800181c:	b2db      	uxtb	r3, r3
 800181e:	79ba      	ldrb	r2, [r7, #6]
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff fe61 	bl	80014e8 <ssd1306_DrawPixel>
 8001826:	e014      	b.n	8001852 <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	b2da      	uxtb	r2, r3
 800182c:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <ssd1306_WriteChar_Large+0xf8>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4413      	add	r3, r2
 8001832:	b2d8      	uxtb	r0, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <ssd1306_WriteChar_Large+0xfc>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	4413      	add	r3, r2
 800183e:	b2d9      	uxtb	r1, r3
 8001840:	79bb      	ldrb	r3, [r7, #6]
 8001842:	2b00      	cmp	r3, #0
 8001844:	bf0c      	ite	eq
 8001846:	2301      	moveq	r3, #1
 8001848:	2300      	movne	r3, #0
 800184a:	b2db      	uxtb	r3, r3
 800184c:	461a      	mov	r2, r3
 800184e:	f7ff fe4b 	bl	80014e8 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	3301      	adds	r3, #1
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	461a      	mov	r2, r3
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	4293      	cmp	r3, r2
 8001862:	d3c8      	bcc.n	80017f6 <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3301      	adds	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	785b      	ldrb	r3, [r3, #1]
 800186e:	461a      	mov	r2, r3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	4293      	cmp	r3, r2
 8001874:	d3ad      	bcc.n	80017d2 <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	781a      	ldrb	r2, [r3, #0]
 800187a:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <ssd1306_WriteChar_Large+0xf8>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4b03      	ldr	r3, [pc, #12]	@ (8001890 <ssd1306_WriteChar_Large+0xf8>)
 8001884:	701a      	strb	r2, [r3, #0]
    return ch;
 8001886:	79fb      	ldrb	r3, [r7, #7]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000688 	.word	0x20000688
 8001894:	20000689 	.word	0x20000689

08001898 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	4613      	mov	r3, r2
 80018a4:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 80018a6:	e019      	b.n	80018dc <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d102      	bne.n	80018b6 <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	e018      	b.n	80018e8 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	79fa      	ldrb	r2, [r7, #7]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ff6a 	bl	8001798 <ssd1306_WriteChar_Large>
 80018c4:	4603      	mov	r3, r0
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d002      	beq.n	80018d6 <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	e008      	b.n	80018e8 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	3301      	adds	r3, #1
 80018da:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1e1      	bne.n	80018a8 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	781b      	ldrb	r3, [r3, #0]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018f6:	4b18      	ldr	r3, [pc, #96]	@ (8001958 <HAL_MspInit+0x68>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	4a17      	ldr	r2, [pc, #92]	@ (8001958 <HAL_MspInit+0x68>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6193      	str	r3, [r2, #24]
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <HAL_MspInit+0x68>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <HAL_MspInit+0x68>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	4a11      	ldr	r2, [pc, #68]	@ (8001958 <HAL_MspInit+0x68>)
 8001914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001918:	61d3      	str	r3, [r2, #28]
 800191a:	4b0f      	ldr	r3, [pc, #60]	@ (8001958 <HAL_MspInit+0x68>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	210f      	movs	r1, #15
 800192a:	f06f 0001 	mvn.w	r0, #1
 800192e:	f000 fa7d 	bl	8001e2c <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001932:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <HAL_MspInit+0x6c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	4a04      	ldr	r2, [pc, #16]	@ (800195c <HAL_MspInit+0x6c>)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	40010000 	.word	0x40010000

08001960 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08c      	sub	sp, #48	@ 0x30
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001968:	2300      	movs	r3, #0
 800196a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001970:	2300      	movs	r3, #0
 8001972:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001976:	4b2e      	ldr	r3, [pc, #184]	@ (8001a30 <HAL_InitTick+0xd0>)
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	4a2d      	ldr	r2, [pc, #180]	@ (8001a30 <HAL_InitTick+0xd0>)
 800197c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001980:	6193      	str	r3, [r2, #24]
 8001982:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <HAL_InitTick+0xd0>)
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800198e:	f107 020c 	add.w	r2, r7, #12
 8001992:	f107 0310 	add.w	r3, r7, #16
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f004 fab3 	bl	8005f04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800199e:	f004 fa9d 	bl	8005edc <HAL_RCC_GetPCLK2Freq>
 80019a2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a6:	4a23      	ldr	r2, [pc, #140]	@ (8001a34 <HAL_InitTick+0xd4>)
 80019a8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ac:	0c9b      	lsrs	r3, r3, #18
 80019ae:	3b01      	subs	r3, #1
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80019b2:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019b4:	4a21      	ldr	r2, [pc, #132]	@ (8001a3c <HAL_InitTick+0xdc>)
 80019b6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019be:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80019c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80019c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80019d8:	4817      	ldr	r0, [pc, #92]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019da:	f005 f9a1 	bl	8006d20 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80019e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d11b      	bne.n	8001a24 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80019ec:	4812      	ldr	r0, [pc, #72]	@ (8001a38 <HAL_InitTick+0xd8>)
 80019ee:	f005 fa59 	bl	8006ea4 <HAL_TIM_Base_Start_IT>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80019f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d111      	bne.n	8001a24 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001a00:	2019      	movs	r0, #25
 8001a02:	f000 fa3f 	bl	8001e84 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d808      	bhi.n	8001a1e <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	2019      	movs	r0, #25
 8001a12:	f000 fa0b 	bl	8001e2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <HAL_InitTick+0xe0>)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	e002      	b.n	8001a24 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3730      	adds	r7, #48	@ 0x30
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	431bde83 	.word	0x431bde83
 8001a38:	2000068c 	.word	0x2000068c
 8001a3c:	40012c00 	.word	0x40012c00
 8001a40:	20000024 	.word	0x20000024

08001a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <NMI_Handler+0x4>

08001a4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <HardFault_Handler+0x4>

08001a54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <MemManage_Handler+0x4>

08001a5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <BusFault_Handler+0x4>

08001a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <UsageFault_Handler+0x4>

08001a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8001a7c:	2002      	movs	r0, #2
 8001a7e:	f000 fff9 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <DMA1_Channel2_IRQHandler+0x10>)
 8001a8e:	f000 fbf7 	bl	8002280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000244 	.word	0x20000244

08001a9c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001aa0:	4802      	ldr	r0, [pc, #8]	@ (8001aac <DMA1_Channel3_IRQHandler+0x10>)
 8001aa2:	f000 fbed 	bl	8002280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000200 	.word	0x20000200

08001ab0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <DMA1_Channel6_IRQHandler+0x10>)
 8001ab6:	f000 fbe3 	bl	8002280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000118 	.word	0x20000118

08001ac4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <TIM1_UP_IRQHandler+0x10>)
 8001aca:	f005 fa57 	bl	8006f7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000068c 	.word	0x2000068c

08001ad8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <I2C1_EV_IRQHandler+0x10>)
 8001ade:	f001 fc21 	bl	8003324 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200000c4 	.word	0x200000c4

08001aec <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <I2C1_ER_IRQHandler+0x10>)
 8001af2:	f001 fd88 	bl	8003606 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200000c4 	.word	0x200000c4

08001b00 <HAL_GPIO_EXTI_Callback>:
  * @note   This is our "strong" implementation that overrides the weak one.
  * @param  GPIO_Pin: The pin that triggered the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NRF24_IRQ_Pin) // Check if it's our radio pin
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d114      	bne.n	8001b3a <HAL_GPIO_EXTI_Callback+0x3a>
  {
    // This is an interrupt from the nRF24
    // Give the semaphore to wake up the 'radio_task'
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_radio_irq_sem, &xHigherPriorityTaskWoken);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_GPIO_EXTI_Callback+0x44>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f107 020c 	add.w	r2, r7, #12
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f006 f8c2 	bl	8007ca8 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d007      	beq.n	8001b3a <HAL_GPIO_EXTI_Callback+0x3a>
 8001b2a:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <HAL_GPIO_EXTI_Callback+0x48>)
 8001b2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	f3bf 8f4f 	dsb	sy
 8001b36:	f3bf 8f6f 	isb	sy
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000180 	.word	0x20000180
 8001b48:	e000ed04 	.word	0xe000ed04

08001b4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <UI_Blink_Start>:

/**
 * @brief Turns on the LED for feedback (blink start).
 */
static void UI_Blink_Start(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  // Turn ON the LED (set pin to '0' for Blue Pill)
  // NOTE: This will fail to compile if 'LED_BUILTIN' is not a User Label for PC13
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b62:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <UI_Blink_Start+0x14>)
 8001b64:	f000 ff5a 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40011000 	.word	0x40011000

08001b70 <UI_Blink_End>:

/**
 * @brief Turns off the LED for feedback (blink end).
 */
static void UI_Blink_End(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
    // Turn OFF the LED (set pin to '1' for Blue Pill)
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b7a:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <UI_Blink_End+0x14>)
 8001b7c:	f000 ff4e 	bl	8002a1c <HAL_GPIO_WritePin>
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40011000 	.word	0x40011000

08001b88 <UI_Blink_Once>:
/**
 * @brief Performs a single, non-blocking 50ms UI blink.
 * @note This function MUST be called from an RTOS task context.
 */
void UI_Blink_Once(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8001b8c:	f7ff ffe4 	bl	8001b58 <UI_Blink_Start>
	vTaskDelay(pdMS_TO_TICKS(50));
 8001b90:	2032      	movs	r0, #50	@ 0x32
 8001b92:	f006 fec1 	bl	8008918 <vTaskDelay>
	UI_Blink_End();
 8001b96:	f7ff ffeb 	bl	8001b70 <UI_Blink_End>
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba0:	f7ff ffd4 	bl	8001b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480b      	ldr	r0, [pc, #44]	@ (8001bd4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ba6:	490c      	ldr	r1, [pc, #48]	@ (8001bd8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bbc:	4c09      	ldr	r4, [pc, #36]	@ (8001be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f008 fcdf 	bl	800a58c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bce:	f7fe fed6 	bl	800097e <main>
  bx lr
 8001bd2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001bdc:	0800b8e4 	.word	0x0800b8e4
  ldr r2, =_sbss
 8001be0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001be4:	20002200 	.word	0x20002200

08001be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001be8:	e7fe      	b.n	8001be8 <ADC1_2_IRQHandler>
	...

08001bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <HAL_Init+0x28>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a07      	ldr	r2, [pc, #28]	@ (8001c14 <HAL_Init+0x28>)
 8001bf6:	f043 0310 	orr.w	r3, r3, #16
 8001bfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f000 f8f5 	bl	8001dec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c02:	200f      	movs	r0, #15
 8001c04:	f7ff feac 	bl	8001960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c08:	f7ff fe72 	bl	80018f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40022000 	.word	0x40022000

08001c18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b05      	ldr	r3, [pc, #20]	@ (8001c34 <HAL_IncTick+0x1c>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <HAL_IncTick+0x20>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a03      	ldr	r2, [pc, #12]	@ (8001c38 <HAL_IncTick+0x20>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	20000028 	.word	0x20000028
 8001c38:	200006d4 	.word	0x200006d4

08001c3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c40:	4b02      	ldr	r3, [pc, #8]	@ (8001c4c <HAL_GetTick+0x10>)
 8001c42:	681b      	ldr	r3, [r3, #0]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	200006d4 	.word	0x200006d4

08001c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c58:	f7ff fff0 	bl	8001c3c <HAL_GetTick>
 8001c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c68:	d005      	beq.n	8001c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_Delay+0x44>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c76:	bf00      	nop
 8001c78:	f7ff ffe0 	bl	8001c3c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d8f7      	bhi.n	8001c78 <HAL_Delay+0x28>
  {
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000028 	.word	0x20000028

08001c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cca:	4a04      	ldr	r2, [pc, #16]	@ (8001cdc <__NVIC_SetPriorityGrouping+0x44>)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	60d3      	str	r3, [r2, #12]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce4:	4b04      	ldr	r3, [pc, #16]	@ (8001cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	f003 0307 	and.w	r3, r3, #7
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	db0b      	blt.n	8001d26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	f003 021f 	and.w	r2, r3, #31
 8001d14:	4906      	ldr	r1, [pc, #24]	@ (8001d30 <__NVIC_EnableIRQ+0x34>)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	095b      	lsrs	r3, r3, #5
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d26:	bf00      	nop
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr
 8001d30:	e000e100 	.word	0xe000e100

08001d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	db0a      	blt.n	8001d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	490c      	ldr	r1, [pc, #48]	@ (8001d80 <__NVIC_SetPriority+0x4c>)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	0112      	lsls	r2, r2, #4
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	440b      	add	r3, r1
 8001d58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d5c:	e00a      	b.n	8001d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	b2da      	uxtb	r2, r3
 8001d62:	4908      	ldr	r1, [pc, #32]	@ (8001d84 <__NVIC_SetPriority+0x50>)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	3b04      	subs	r3, #4
 8001d6c:	0112      	lsls	r2, r2, #4
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	440b      	add	r3, r1
 8001d72:	761a      	strb	r2, [r3, #24]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b089      	sub	sp, #36	@ 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f1c3 0307 	rsb	r3, r3, #7
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf28      	it	cs
 8001da6:	2304      	movcs	r3, #4
 8001da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3304      	adds	r3, #4
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d902      	bls.n	8001db8 <NVIC_EncodePriority+0x30>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3b03      	subs	r3, #3
 8001db6:	e000      	b.n	8001dba <NVIC_EncodePriority+0x32>
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43da      	mvns	r2, r3
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	401a      	ands	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dda:	43d9      	mvns	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de0:	4313      	orrs	r3, r2
         );
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3724      	adds	r7, #36	@ 0x24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b07      	cmp	r3, #7
 8001df8:	d00f      	beq.n	8001e1a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b06      	cmp	r3, #6
 8001dfe:	d00c      	beq.n	8001e1a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	d009      	beq.n	8001e1a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d006      	beq.n	8001e1a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d003      	beq.n	8001e1a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001e12:	2191      	movs	r1, #145	@ 0x91
 8001e14:	4804      	ldr	r0, [pc, #16]	@ (8001e28 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001e16:	f7fe fe7d 	bl	8000b14 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff ff3c 	bl	8001c98 <__NVIC_SetPriorityGrouping>
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	0800a740 	.word	0x0800a740

08001e2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
 8001e38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2b0f      	cmp	r3, #15
 8001e42:	d903      	bls.n	8001e4c <HAL_NVIC_SetPriority+0x20>
 8001e44:	21a9      	movs	r1, #169	@ 0xa9
 8001e46:	480e      	ldr	r0, [pc, #56]	@ (8001e80 <HAL_NVIC_SetPriority+0x54>)
 8001e48:	f7fe fe64 	bl	8000b14 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2b0f      	cmp	r3, #15
 8001e50:	d903      	bls.n	8001e5a <HAL_NVIC_SetPriority+0x2e>
 8001e52:	21aa      	movs	r1, #170	@ 0xaa
 8001e54:	480a      	ldr	r0, [pc, #40]	@ (8001e80 <HAL_NVIC_SetPriority+0x54>)
 8001e56:	f7fe fe5d 	bl	8000b14 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e5a:	f7ff ff41 	bl	8001ce0 <__NVIC_GetPriorityGrouping>
 8001e5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	68b9      	ldr	r1, [r7, #8]
 8001e64:	6978      	ldr	r0, [r7, #20]
 8001e66:	f7ff ff8f 	bl	8001d88 <NVIC_EncodePriority>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e70:	4611      	mov	r1, r2
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff ff5e 	bl	8001d34 <__NVIC_SetPriority>
}
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	0800a740 	.word	0x0800a740

08001e84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	da03      	bge.n	8001e9e <HAL_NVIC_EnableIRQ+0x1a>
 8001e96:	21bd      	movs	r1, #189	@ 0xbd
 8001e98:	4805      	ldr	r0, [pc, #20]	@ (8001eb0 <HAL_NVIC_EnableIRQ+0x2c>)
 8001e9a:	f7fe fe3b 	bl	8000b14 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff2a 	bl	8001cfc <__NVIC_EnableIRQ>
}
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800a740 	.word	0x0800a740

08001eb4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e0da      	b.n	8002080 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a6e      	ldr	r2, [pc, #440]	@ (8002088 <HAL_DMA_Init+0x1d4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d021      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6c      	ldr	r2, [pc, #432]	@ (800208c <HAL_DMA_Init+0x1d8>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d01c      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a6b      	ldr	r2, [pc, #428]	@ (8002090 <HAL_DMA_Init+0x1dc>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d017      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a69      	ldr	r2, [pc, #420]	@ (8002094 <HAL_DMA_Init+0x1e0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d012      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a68      	ldr	r2, [pc, #416]	@ (8002098 <HAL_DMA_Init+0x1e4>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d00d      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a66      	ldr	r2, [pc, #408]	@ (800209c <HAL_DMA_Init+0x1e8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d008      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a65      	ldr	r2, [pc, #404]	@ (80020a0 <HAL_DMA_Init+0x1ec>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d003      	beq.n	8001f18 <HAL_DMA_Init+0x64>
 8001f10:	2199      	movs	r1, #153	@ 0x99
 8001f12:	4864      	ldr	r0, [pc, #400]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001f14:	f7fe fdfe 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d00c      	beq.n	8001f3a <HAL_DMA_Init+0x86>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	2b10      	cmp	r3, #16
 8001f26:	d008      	beq.n	8001f3a <HAL_DMA_Init+0x86>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f30:	d003      	beq.n	8001f3a <HAL_DMA_Init+0x86>
 8001f32:	219a      	movs	r1, #154	@ 0x9a
 8001f34:	485b      	ldr	r0, [pc, #364]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001f36:	f7fe fded 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b40      	cmp	r3, #64	@ 0x40
 8001f40:	d007      	beq.n	8001f52 <HAL_DMA_Init+0x9e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_DMA_Init+0x9e>
 8001f4a:	219b      	movs	r1, #155	@ 0x9b
 8001f4c:	4855      	ldr	r0, [pc, #340]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001f4e:	f7fe fde1 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2b80      	cmp	r3, #128	@ 0x80
 8001f58:	d007      	beq.n	8001f6a <HAL_DMA_Init+0xb6>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_DMA_Init+0xb6>
 8001f62:	219c      	movs	r1, #156	@ 0x9c
 8001f64:	484f      	ldr	r0, [pc, #316]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001f66:	f7fe fdd5 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00d      	beq.n	8001f8e <HAL_DMA_Init+0xda>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f7a:	d008      	beq.n	8001f8e <HAL_DMA_Init+0xda>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f84:	d003      	beq.n	8001f8e <HAL_DMA_Init+0xda>
 8001f86:	219d      	movs	r1, #157	@ 0x9d
 8001f88:	4846      	ldr	r0, [pc, #280]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001f8a:	f7fe fdc3 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d00d      	beq.n	8001fb2 <HAL_DMA_Init+0xfe>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9e:	d008      	beq.n	8001fb2 <HAL_DMA_Init+0xfe>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	695b      	ldr	r3, [r3, #20]
 8001fa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001fa8:	d003      	beq.n	8001fb2 <HAL_DMA_Init+0xfe>
 8001faa:	219e      	movs	r1, #158	@ 0x9e
 8001fac:	483d      	ldr	r0, [pc, #244]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001fae:	f7fe fdb1 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d007      	beq.n	8001fca <HAL_DMA_Init+0x116>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	2b20      	cmp	r3, #32
 8001fc0:	d003      	beq.n	8001fca <HAL_DMA_Init+0x116>
 8001fc2:	219f      	movs	r1, #159	@ 0x9f
 8001fc4:	4837      	ldr	r0, [pc, #220]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001fc6:	f7fe fda5 	bl	8000b14 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d012      	beq.n	8001ff8 <HAL_DMA_Init+0x144>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fda:	d00d      	beq.n	8001ff8 <HAL_DMA_Init+0x144>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001fe4:	d008      	beq.n	8001ff8 <HAL_DMA_Init+0x144>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001fee:	d003      	beq.n	8001ff8 <HAL_DMA_Init+0x144>
 8001ff0:	21a0      	movs	r1, #160	@ 0xa0
 8001ff2:	482c      	ldr	r0, [pc, #176]	@ (80020a4 <HAL_DMA_Init+0x1f0>)
 8001ff4:	f7fe fd8e 	bl	8000b14 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <HAL_DMA_Init+0x1f4>)
 8002000:	4413      	add	r3, r2
 8002002:	4a2a      	ldr	r2, [pc, #168]	@ (80020ac <HAL_DMA_Init+0x1f8>)
 8002004:	fba2 2303 	umull	r2, r3, r2, r3
 8002008:	091b      	lsrs	r3, r3, #4
 800200a:	009a      	lsls	r2, r3, #2
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a27      	ldr	r2, [pc, #156]	@ (80020b0 <HAL_DMA_Init+0x1fc>)
 8002014:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2202      	movs	r2, #2
 800201a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800202c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002030:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800203a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002046:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002052:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800205a:	68fa      	ldr	r2, [r7, #12]
 800205c:	4313      	orrs	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40020008 	.word	0x40020008
 800208c:	4002001c 	.word	0x4002001c
 8002090:	40020030 	.word	0x40020030
 8002094:	40020044 	.word	0x40020044
 8002098:	40020058 	.word	0x40020058
 800209c:	4002006c 	.word	0x4002006c
 80020a0:	40020080 	.word	0x40020080
 80020a4:	0800a77c 	.word	0x0800a77c
 80020a8:	bffdfff8 	.word	0xbffdfff8
 80020ac:	cccccccd 	.word	0xcccccccd
 80020b0:	40020000 	.word	0x40020000

080020b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d003      	beq.n	80020d4 <HAL_DMA_Start_IT+0x20>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020d2:	d304      	bcc.n	80020de <HAL_DMA_Start_IT+0x2a>
 80020d4:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 80020d8:	482c      	ldr	r0, [pc, #176]	@ (800218c <HAL_DMA_Start_IT+0xd8>)
 80020da:	f7fe fd1b 	bl	8000b14 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_DMA_Start_IT+0x38>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e04b      	b.n	8002184 <HAL_DMA_Start_IT+0xd0>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d13a      	bne.n	8002176 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2202      	movs	r2, #2
 8002104:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 0201 	bic.w	r2, r2, #1
 800211c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	68b9      	ldr	r1, [r7, #8]
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f000 f9be 	bl	80024a6 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	2b00      	cmp	r3, #0
 8002130:	d008      	beq.n	8002144 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f042 020e 	orr.w	r2, r2, #14
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	e00f      	b.n	8002164 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 0204 	bic.w	r2, r2, #4
 8002152:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f042 020a 	orr.w	r2, r2, #10
 8002162:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f042 0201 	orr.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	e005      	b.n	8002182 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800217e:	2302      	movs	r3, #2
 8002180:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	0800a77c 	.word	0x0800a77c

08002190 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d005      	beq.n	80021b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2204      	movs	r2, #4
 80021ac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	73fb      	strb	r3, [r7, #15]
 80021b2:	e051      	b.n	8002258 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 020e 	bic.w	r2, r2, #14
 80021c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a22      	ldr	r2, [pc, #136]	@ (8002264 <HAL_DMA_Abort_IT+0xd4>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d029      	beq.n	8002232 <HAL_DMA_Abort_IT+0xa2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a21      	ldr	r2, [pc, #132]	@ (8002268 <HAL_DMA_Abort_IT+0xd8>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d022      	beq.n	800222e <HAL_DMA_Abort_IT+0x9e>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a1f      	ldr	r2, [pc, #124]	@ (800226c <HAL_DMA_Abort_IT+0xdc>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01a      	beq.n	8002228 <HAL_DMA_Abort_IT+0x98>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002270 <HAL_DMA_Abort_IT+0xe0>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d012      	beq.n	8002222 <HAL_DMA_Abort_IT+0x92>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a1c      	ldr	r2, [pc, #112]	@ (8002274 <HAL_DMA_Abort_IT+0xe4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d00a      	beq.n	800221c <HAL_DMA_Abort_IT+0x8c>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a1b      	ldr	r2, [pc, #108]	@ (8002278 <HAL_DMA_Abort_IT+0xe8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d102      	bne.n	8002216 <HAL_DMA_Abort_IT+0x86>
 8002210:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002214:	e00e      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 8002216:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800221a:	e00b      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 800221c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002220:	e008      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 8002222:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002226:	e005      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 8002228:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800222c:	e002      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 800222e:	2310      	movs	r3, #16
 8002230:	e000      	b.n	8002234 <HAL_DMA_Abort_IT+0xa4>
 8002232:	2301      	movs	r3, #1
 8002234:	4a11      	ldr	r2, [pc, #68]	@ (800227c <HAL_DMA_Abort_IT+0xec>)
 8002236:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4798      	blx	r3
    } 
  }
  return status;
 8002258:	7bfb      	ldrb	r3, [r7, #15]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40020008 	.word	0x40020008
 8002268:	4002001c 	.word	0x4002001c
 800226c:	40020030 	.word	0x40020030
 8002270:	40020044 	.word	0x40020044
 8002274:	40020058 	.word	0x40020058
 8002278:	4002006c 	.word	0x4002006c
 800227c:	40020000 	.word	0x40020000

08002280 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	2204      	movs	r2, #4
 800229e:	409a      	lsls	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4013      	ands	r3, r2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d04f      	beq.n	8002348 <HAL_DMA_IRQHandler+0xc8>
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d04a      	beq.n	8002348 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0320 	and.w	r3, r3, #32
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d107      	bne.n	80022d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a66      	ldr	r2, [pc, #408]	@ (8002470 <HAL_DMA_IRQHandler+0x1f0>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d029      	beq.n	800232e <HAL_DMA_IRQHandler+0xae>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a65      	ldr	r2, [pc, #404]	@ (8002474 <HAL_DMA_IRQHandler+0x1f4>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d022      	beq.n	800232a <HAL_DMA_IRQHandler+0xaa>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a63      	ldr	r2, [pc, #396]	@ (8002478 <HAL_DMA_IRQHandler+0x1f8>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d01a      	beq.n	8002324 <HAL_DMA_IRQHandler+0xa4>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a62      	ldr	r2, [pc, #392]	@ (800247c <HAL_DMA_IRQHandler+0x1fc>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d012      	beq.n	800231e <HAL_DMA_IRQHandler+0x9e>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a60      	ldr	r2, [pc, #384]	@ (8002480 <HAL_DMA_IRQHandler+0x200>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00a      	beq.n	8002318 <HAL_DMA_IRQHandler+0x98>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a5f      	ldr	r2, [pc, #380]	@ (8002484 <HAL_DMA_IRQHandler+0x204>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d102      	bne.n	8002312 <HAL_DMA_IRQHandler+0x92>
 800230c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002310:	e00e      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 8002312:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002316:	e00b      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 8002318:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800231c:	e008      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 800231e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002322:	e005      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 8002324:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002328:	e002      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 800232a:	2340      	movs	r3, #64	@ 0x40
 800232c:	e000      	b.n	8002330 <HAL_DMA_IRQHandler+0xb0>
 800232e:	2304      	movs	r3, #4
 8002330:	4a55      	ldr	r2, [pc, #340]	@ (8002488 <HAL_DMA_IRQHandler+0x208>)
 8002332:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 8094 	beq.w	8002466 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002346:	e08e      	b.n	8002466 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	2202      	movs	r2, #2
 800234e:	409a      	lsls	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4013      	ands	r3, r2
 8002354:	2b00      	cmp	r3, #0
 8002356:	d056      	beq.n	8002406 <HAL_DMA_IRQHandler+0x186>
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d051      	beq.n	8002406 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0320 	and.w	r3, r3, #32
 800236c:	2b00      	cmp	r3, #0
 800236e:	d10b      	bne.n	8002388 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 020a 	bic.w	r2, r2, #10
 800237e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a38      	ldr	r2, [pc, #224]	@ (8002470 <HAL_DMA_IRQHandler+0x1f0>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d029      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x166>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a37      	ldr	r2, [pc, #220]	@ (8002474 <HAL_DMA_IRQHandler+0x1f4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d022      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x162>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a35      	ldr	r2, [pc, #212]	@ (8002478 <HAL_DMA_IRQHandler+0x1f8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01a      	beq.n	80023dc <HAL_DMA_IRQHandler+0x15c>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a34      	ldr	r2, [pc, #208]	@ (800247c <HAL_DMA_IRQHandler+0x1fc>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d012      	beq.n	80023d6 <HAL_DMA_IRQHandler+0x156>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a32      	ldr	r2, [pc, #200]	@ (8002480 <HAL_DMA_IRQHandler+0x200>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d00a      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x150>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a31      	ldr	r2, [pc, #196]	@ (8002484 <HAL_DMA_IRQHandler+0x204>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d102      	bne.n	80023ca <HAL_DMA_IRQHandler+0x14a>
 80023c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80023c8:	e00e      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023ce:	e00b      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023d4:	e008      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023da:	e005      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023e0:	e002      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023e2:	2320      	movs	r3, #32
 80023e4:	e000      	b.n	80023e8 <HAL_DMA_IRQHandler+0x168>
 80023e6:	2302      	movs	r3, #2
 80023e8:	4a27      	ldr	r2, [pc, #156]	@ (8002488 <HAL_DMA_IRQHandler+0x208>)
 80023ea:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d034      	beq.n	8002466 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002404:	e02f      	b.n	8002466 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	2208      	movs	r2, #8
 800240c:	409a      	lsls	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4013      	ands	r3, r2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d028      	beq.n	8002468 <HAL_DMA_IRQHandler+0x1e8>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	2b00      	cmp	r3, #0
 800241e:	d023      	beq.n	8002468 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 020e 	bic.w	r2, r2, #14
 800242e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002438:	2101      	movs	r1, #1
 800243a:	fa01 f202 	lsl.w	r2, r1, r2
 800243e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	2b00      	cmp	r3, #0
 800245c:	d004      	beq.n	8002468 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	4798      	blx	r3
    }
  }
  return;
 8002466:	bf00      	nop
 8002468:	bf00      	nop
}
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40020008 	.word	0x40020008
 8002474:	4002001c 	.word	0x4002001c
 8002478:	40020030 	.word	0x40020030
 800247c:	40020044 	.word	0x40020044
 8002480:	40020058 	.word	0x40020058
 8002484:	4002006c 	.word	0x4002006c
 8002488:	40020000 	.word	0x40020000

0800248c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800249a:	b2db      	uxtb	r3, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr

080024a6 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b085      	sub	sp, #20
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f202 	lsl.w	r2, r1, r2
 80024c2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b10      	cmp	r3, #16
 80024d2:	d108      	bne.n	80024e6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024e4:	e007      	b.n	80024f6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	60da      	str	r2, [r3, #12]
}
 80024f6:	bf00      	nop
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	@ 0x28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800250a:	2300      	movs	r3, #0
 800250c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800250e:	2300      	movs	r3, #0
 8002510:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a96      	ldr	r2, [pc, #600]	@ (8002770 <HAL_GPIO_Init+0x270>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d013      	beq.n	8002542 <HAL_GPIO_Init+0x42>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a95      	ldr	r2, [pc, #596]	@ (8002774 <HAL_GPIO_Init+0x274>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d00f      	beq.n	8002542 <HAL_GPIO_Init+0x42>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a94      	ldr	r2, [pc, #592]	@ (8002778 <HAL_GPIO_Init+0x278>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00b      	beq.n	8002542 <HAL_GPIO_Init+0x42>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a93      	ldr	r2, [pc, #588]	@ (800277c <HAL_GPIO_Init+0x27c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d007      	beq.n	8002542 <HAL_GPIO_Init+0x42>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a92      	ldr	r2, [pc, #584]	@ (8002780 <HAL_GPIO_Init+0x280>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d003      	beq.n	8002542 <HAL_GPIO_Init+0x42>
 800253a:	21bd      	movs	r1, #189	@ 0xbd
 800253c:	4891      	ldr	r0, [pc, #580]	@ (8002784 <HAL_GPIO_Init+0x284>)
 800253e:	f7fe fae9 	bl	8000b14 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	b29b      	uxth	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d004      	beq.n	8002556 <HAL_GPIO_Init+0x56>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002554:	d303      	bcc.n	800255e <HAL_GPIO_Init+0x5e>
 8002556:	21be      	movs	r1, #190	@ 0xbe
 8002558:	488a      	ldr	r0, [pc, #552]	@ (8002784 <HAL_GPIO_Init+0x284>)
 800255a:	f7fe fadb 	bl	8000b14 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 821d 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b01      	cmp	r3, #1
 800256e:	f000 8218 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b11      	cmp	r3, #17
 8002578:	f000 8213 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b02      	cmp	r3, #2
 8002582:	f000 820e 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b12      	cmp	r3, #18
 800258c:	f000 8209 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	4a7c      	ldr	r2, [pc, #496]	@ (8002788 <HAL_GPIO_Init+0x288>)
 8002596:	4293      	cmp	r3, r2
 8002598:	f000 8203 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4a7a      	ldr	r2, [pc, #488]	@ (800278c <HAL_GPIO_Init+0x28c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	f000 81fd 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4a78      	ldr	r2, [pc, #480]	@ (8002790 <HAL_GPIO_Init+0x290>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	f000 81f7 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a76      	ldr	r2, [pc, #472]	@ (8002794 <HAL_GPIO_Init+0x294>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	f000 81f1 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	4a74      	ldr	r2, [pc, #464]	@ (8002798 <HAL_GPIO_Init+0x298>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	f000 81eb 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	4a72      	ldr	r2, [pc, #456]	@ (800279c <HAL_GPIO_Init+0x29c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	f000 81e5 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	f000 81e0 	beq.w	80029a2 <HAL_GPIO_Init+0x4a2>
 80025e2:	21bf      	movs	r1, #191	@ 0xbf
 80025e4:	4867      	ldr	r0, [pc, #412]	@ (8002784 <HAL_GPIO_Init+0x284>)
 80025e6:	f7fe fa95 	bl	8000b14 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ea:	e1da      	b.n	80029a2 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025ec:	2201      	movs	r2, #1
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	4013      	ands	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	429a      	cmp	r2, r3
 8002606:	f040 81c9 	bne.w	800299c <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a58      	ldr	r2, [pc, #352]	@ (8002770 <HAL_GPIO_Init+0x270>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d013      	beq.n	800263a <HAL_GPIO_Init+0x13a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a57      	ldr	r2, [pc, #348]	@ (8002774 <HAL_GPIO_Init+0x274>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00f      	beq.n	800263a <HAL_GPIO_Init+0x13a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a56      	ldr	r2, [pc, #344]	@ (8002778 <HAL_GPIO_Init+0x278>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d00b      	beq.n	800263a <HAL_GPIO_Init+0x13a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a55      	ldr	r2, [pc, #340]	@ (800277c <HAL_GPIO_Init+0x27c>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d007      	beq.n	800263a <HAL_GPIO_Init+0x13a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a54      	ldr	r2, [pc, #336]	@ (8002780 <HAL_GPIO_Init+0x280>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d003      	beq.n	800263a <HAL_GPIO_Init+0x13a>
 8002632:	21cd      	movs	r1, #205	@ 0xcd
 8002634:	4853      	ldr	r0, [pc, #332]	@ (8002784 <HAL_GPIO_Init+0x284>)
 8002636:	f7fe fa6d 	bl	8000b14 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4a57      	ldr	r2, [pc, #348]	@ (800279c <HAL_GPIO_Init+0x29c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	f000 80c2 	beq.w	80027ca <HAL_GPIO_Init+0x2ca>
 8002646:	4a55      	ldr	r2, [pc, #340]	@ (800279c <HAL_GPIO_Init+0x29c>)
 8002648:	4293      	cmp	r3, r2
 800264a:	f200 80e8 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 800264e:	4a50      	ldr	r2, [pc, #320]	@ (8002790 <HAL_GPIO_Init+0x290>)
 8002650:	4293      	cmp	r3, r2
 8002652:	f000 80ba 	beq.w	80027ca <HAL_GPIO_Init+0x2ca>
 8002656:	4a4e      	ldr	r2, [pc, #312]	@ (8002790 <HAL_GPIO_Init+0x290>)
 8002658:	4293      	cmp	r3, r2
 800265a:	f200 80e0 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 800265e:	4a4e      	ldr	r2, [pc, #312]	@ (8002798 <HAL_GPIO_Init+0x298>)
 8002660:	4293      	cmp	r3, r2
 8002662:	f000 80b2 	beq.w	80027ca <HAL_GPIO_Init+0x2ca>
 8002666:	4a4c      	ldr	r2, [pc, #304]	@ (8002798 <HAL_GPIO_Init+0x298>)
 8002668:	4293      	cmp	r3, r2
 800266a:	f200 80d8 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 800266e:	4a47      	ldr	r2, [pc, #284]	@ (800278c <HAL_GPIO_Init+0x28c>)
 8002670:	4293      	cmp	r3, r2
 8002672:	f000 80aa 	beq.w	80027ca <HAL_GPIO_Init+0x2ca>
 8002676:	4a45      	ldr	r2, [pc, #276]	@ (800278c <HAL_GPIO_Init+0x28c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	f200 80d0 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 800267e:	4a45      	ldr	r2, [pc, #276]	@ (8002794 <HAL_GPIO_Init+0x294>)
 8002680:	4293      	cmp	r3, r2
 8002682:	f000 80a2 	beq.w	80027ca <HAL_GPIO_Init+0x2ca>
 8002686:	4a43      	ldr	r2, [pc, #268]	@ (8002794 <HAL_GPIO_Init+0x294>)
 8002688:	4293      	cmp	r3, r2
 800268a:	f200 80c8 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 800268e:	2b12      	cmp	r3, #18
 8002690:	d82c      	bhi.n	80026ec <HAL_GPIO_Init+0x1ec>
 8002692:	2b12      	cmp	r3, #18
 8002694:	f200 80c3 	bhi.w	800281e <HAL_GPIO_Init+0x31e>
 8002698:	a201      	add	r2, pc, #4	@ (adr r2, 80026a0 <HAL_GPIO_Init+0x1a0>)
 800269a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269e:	bf00      	nop
 80026a0:	080027cb 	.word	0x080027cb
 80026a4:	080026f5 	.word	0x080026f5
 80026a8:	08002747 	.word	0x08002747
 80026ac:	08002819 	.word	0x08002819
 80026b0:	0800281f 	.word	0x0800281f
 80026b4:	0800281f 	.word	0x0800281f
 80026b8:	0800281f 	.word	0x0800281f
 80026bc:	0800281f 	.word	0x0800281f
 80026c0:	0800281f 	.word	0x0800281f
 80026c4:	0800281f 	.word	0x0800281f
 80026c8:	0800281f 	.word	0x0800281f
 80026cc:	0800281f 	.word	0x0800281f
 80026d0:	0800281f 	.word	0x0800281f
 80026d4:	0800281f 	.word	0x0800281f
 80026d8:	0800281f 	.word	0x0800281f
 80026dc:	0800281f 	.word	0x0800281f
 80026e0:	0800281f 	.word	0x0800281f
 80026e4:	0800271d 	.word	0x0800271d
 80026e8:	080027a1 	.word	0x080027a1
 80026ec:	4a26      	ldr	r2, [pc, #152]	@ (8002788 <HAL_GPIO_Init+0x288>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d06b      	beq.n	80027ca <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026f2:	e094      	b.n	800281e <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d00b      	beq.n	8002714 <HAL_GPIO_Init+0x214>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d007      	beq.n	8002714 <HAL_GPIO_Init+0x214>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0x214>
 800270c:	21d5      	movs	r1, #213	@ 0xd5
 800270e:	481d      	ldr	r0, [pc, #116]	@ (8002784 <HAL_GPIO_Init+0x284>)
 8002710:	f7fe fa00 	bl	8000b14 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	623b      	str	r3, [r7, #32]
          break;
 800271a:	e081      	b.n	8002820 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d00b      	beq.n	800273c <HAL_GPIO_Init+0x23c>
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d007      	beq.n	800273c <HAL_GPIO_Init+0x23c>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b03      	cmp	r3, #3
 8002732:	d003      	beq.n	800273c <HAL_GPIO_Init+0x23c>
 8002734:	21dc      	movs	r1, #220	@ 0xdc
 8002736:	4813      	ldr	r0, [pc, #76]	@ (8002784 <HAL_GPIO_Init+0x284>)
 8002738:	f7fe f9ec 	bl	8000b14 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	3304      	adds	r3, #4
 8002742:	623b      	str	r3, [r7, #32]
          break;
 8002744:	e06c      	b.n	8002820 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d00b      	beq.n	8002766 <HAL_GPIO_Init+0x266>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d007      	beq.n	8002766 <HAL_GPIO_Init+0x266>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b03      	cmp	r3, #3
 800275c:	d003      	beq.n	8002766 <HAL_GPIO_Init+0x266>
 800275e:	21e3      	movs	r1, #227	@ 0xe3
 8002760:	4808      	ldr	r0, [pc, #32]	@ (8002784 <HAL_GPIO_Init+0x284>)
 8002762:	f7fe f9d7 	bl	8000b14 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	3308      	adds	r3, #8
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e057      	b.n	8002820 <HAL_GPIO_Init+0x320>
 8002770:	40010800 	.word	0x40010800
 8002774:	40010c00 	.word	0x40010c00
 8002778:	40011000 	.word	0x40011000
 800277c:	40011400 	.word	0x40011400
 8002780:	40011800 	.word	0x40011800
 8002784:	0800a7b4 	.word	0x0800a7b4
 8002788:	10110000 	.word	0x10110000
 800278c:	10210000 	.word	0x10210000
 8002790:	10310000 	.word	0x10310000
 8002794:	10120000 	.word	0x10120000
 8002798:	10220000 	.word	0x10220000
 800279c:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d00b      	beq.n	80027c0 <HAL_GPIO_Init+0x2c0>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d007      	beq.n	80027c0 <HAL_GPIO_Init+0x2c0>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b03      	cmp	r3, #3
 80027b6:	d003      	beq.n	80027c0 <HAL_GPIO_Init+0x2c0>
 80027b8:	21ea      	movs	r1, #234	@ 0xea
 80027ba:	4880      	ldr	r0, [pc, #512]	@ (80029bc <HAL_GPIO_Init+0x4bc>)
 80027bc:	f7fe f9aa 	bl	8000b14 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	330c      	adds	r3, #12
 80027c6:	623b      	str	r3, [r7, #32]
          break;
 80027c8:	e02a      	b.n	8002820 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_GPIO_Init+0x2ea>
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d007      	beq.n	80027ea <HAL_GPIO_Init+0x2ea>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d003      	beq.n	80027ea <HAL_GPIO_Init+0x2ea>
 80027e2:	21f7      	movs	r1, #247	@ 0xf7
 80027e4:	4875      	ldr	r0, [pc, #468]	@ (80029bc <HAL_GPIO_Init+0x4bc>)
 80027e6:	f7fe f995 	bl	8000b14 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d102      	bne.n	80027f8 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027f2:	2304      	movs	r3, #4
 80027f4:	623b      	str	r3, [r7, #32]
          break;
 80027f6:	e013      	b.n	8002820 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d105      	bne.n	800280c <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002800:	2308      	movs	r3, #8
 8002802:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69fa      	ldr	r2, [r7, #28]
 8002808:	611a      	str	r2, [r3, #16]
          break;
 800280a:	e009      	b.n	8002820 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800280c:	2308      	movs	r3, #8
 800280e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69fa      	ldr	r2, [r7, #28]
 8002814:	615a      	str	r2, [r3, #20]
          break;
 8002816:	e003      	b.n	8002820 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
          break;
 800281c:	e000      	b.n	8002820 <HAL_GPIO_Init+0x320>
          break;
 800281e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2bff      	cmp	r3, #255	@ 0xff
 8002824:	d801      	bhi.n	800282a <HAL_GPIO_Init+0x32a>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	e001      	b.n	800282e <HAL_GPIO_Init+0x32e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3304      	adds	r3, #4
 800282e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2bff      	cmp	r3, #255	@ 0xff
 8002834:	d802      	bhi.n	800283c <HAL_GPIO_Init+0x33c>
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	e002      	b.n	8002842 <HAL_GPIO_Init+0x342>
 800283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283e:	3b08      	subs	r3, #8
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	210f      	movs	r1, #15
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	401a      	ands	r2, r3
 8002854:	6a39      	ldr	r1, [r7, #32]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	fa01 f303 	lsl.w	r3, r1, r3
 800285c:	431a      	orrs	r2, r3
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	f000 8096 	beq.w	800299c <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002870:	4b53      	ldr	r3, [pc, #332]	@ (80029c0 <HAL_GPIO_Init+0x4c0>)
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	4a52      	ldr	r2, [pc, #328]	@ (80029c0 <HAL_GPIO_Init+0x4c0>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	6193      	str	r3, [r2, #24]
 800287c:	4b50      	ldr	r3, [pc, #320]	@ (80029c0 <HAL_GPIO_Init+0x4c0>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	60bb      	str	r3, [r7, #8]
 8002886:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002888:	4a4e      	ldr	r2, [pc, #312]	@ (80029c4 <HAL_GPIO_Init+0x4c4>)
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	089b      	lsrs	r3, r3, #2
 800288e:	3302      	adds	r3, #2
 8002890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002894:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	220f      	movs	r2, #15
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4013      	ands	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a46      	ldr	r2, [pc, #280]	@ (80029c8 <HAL_GPIO_Init+0x4c8>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d013      	beq.n	80028dc <HAL_GPIO_Init+0x3dc>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a45      	ldr	r2, [pc, #276]	@ (80029cc <HAL_GPIO_Init+0x4cc>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d00d      	beq.n	80028d8 <HAL_GPIO_Init+0x3d8>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a44      	ldr	r2, [pc, #272]	@ (80029d0 <HAL_GPIO_Init+0x4d0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d007      	beq.n	80028d4 <HAL_GPIO_Init+0x3d4>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a43      	ldr	r2, [pc, #268]	@ (80029d4 <HAL_GPIO_Init+0x4d4>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d101      	bne.n	80028d0 <HAL_GPIO_Init+0x3d0>
 80028cc:	2303      	movs	r3, #3
 80028ce:	e006      	b.n	80028de <HAL_GPIO_Init+0x3de>
 80028d0:	2304      	movs	r3, #4
 80028d2:	e004      	b.n	80028de <HAL_GPIO_Init+0x3de>
 80028d4:	2302      	movs	r3, #2
 80028d6:	e002      	b.n	80028de <HAL_GPIO_Init+0x3de>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <HAL_GPIO_Init+0x3de>
 80028dc:	2300      	movs	r3, #0
 80028de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028e0:	f002 0203 	and.w	r2, r2, #3
 80028e4:	0092      	lsls	r2, r2, #2
 80028e6:	4093      	lsls	r3, r2
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028ee:	4935      	ldr	r1, [pc, #212]	@ (80029c4 <HAL_GPIO_Init+0x4c4>)
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	089b      	lsrs	r3, r3, #2
 80028f4:	3302      	adds	r3, #2
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002908:	4b33      	ldr	r3, [pc, #204]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	4932      	ldr	r1, [pc, #200]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002916:	4b30      	ldr	r3, [pc, #192]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	43db      	mvns	r3, r3
 800291e:	492e      	ldr	r1, [pc, #184]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002920:	4013      	ands	r3, r2
 8002922:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002930:	4b29      	ldr	r3, [pc, #164]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	4928      	ldr	r1, [pc, #160]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	60cb      	str	r3, [r1, #12]
 800293c:	e006      	b.n	800294c <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800293e:	4b26      	ldr	r3, [pc, #152]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	43db      	mvns	r3, r3
 8002946:	4924      	ldr	r1, [pc, #144]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002948:	4013      	ands	r3, r2
 800294a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002958:	4b1f      	ldr	r3, [pc, #124]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	491e      	ldr	r1, [pc, #120]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]
 8002964:	e006      	b.n	8002974 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002966:	4b1c      	ldr	r3, [pc, #112]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	43db      	mvns	r3, r3
 800296e:	491a      	ldr	r1, [pc, #104]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002970:	4013      	ands	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002980:	4b15      	ldr	r3, [pc, #84]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	4914      	ldr	r1, [pc, #80]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	600b      	str	r3, [r1, #0]
 800298c:	e006      	b.n	800299c <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800298e:	4b12      	ldr	r3, [pc, #72]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	43db      	mvns	r3, r3
 8002996:	4910      	ldr	r1, [pc, #64]	@ (80029d8 <HAL_GPIO_Init+0x4d8>)
 8002998:	4013      	ands	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800299c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299e:	3301      	adds	r3, #1
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f47f ae1d 	bne.w	80025ec <HAL_GPIO_Init+0xec>
  }
}
 80029b2:	bf00      	nop
 80029b4:	bf00      	nop
 80029b6:	3728      	adds	r7, #40	@ 0x28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	0800a7b4 	.word	0x0800a7b4
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40010000 	.word	0x40010000
 80029c8:	40010800 	.word	0x40010800
 80029cc:	40010c00 	.word	0x40010c00
 80029d0:	40011000 	.word	0x40011000
 80029d4:	40011400 	.word	0x40011400
 80029d8:	40010400 	.word	0x40010400

080029dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80029e8:	887b      	ldrh	r3, [r7, #2]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d104      	bne.n	80029f8 <HAL_GPIO_ReadPin+0x1c>
 80029ee:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 80029f2:	4809      	ldr	r0, [pc, #36]	@ (8002a18 <HAL_GPIO_ReadPin+0x3c>)
 80029f4:	f7fe f88e 	bl	8000b14 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	887b      	ldrh	r3, [r7, #2]
 80029fe:	4013      	ands	r3, r2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
 8002a08:	e001      	b.n	8002a0e <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	0800a7b4 	.word	0x0800a7b4

08002a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	460b      	mov	r3, r1
 8002a26:	807b      	strh	r3, [r7, #2]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002a2c:	887b      	ldrh	r3, [r7, #2]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d104      	bne.n	8002a3c <HAL_GPIO_WritePin+0x20>
 8002a32:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002a36:	480e      	ldr	r0, [pc, #56]	@ (8002a70 <HAL_GPIO_WritePin+0x54>)
 8002a38:	f7fe f86c 	bl	8000b14 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002a3c:	787b      	ldrb	r3, [r7, #1]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <HAL_GPIO_WritePin+0x36>
 8002a42:	787b      	ldrb	r3, [r7, #1]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d004      	beq.n	8002a52 <HAL_GPIO_WritePin+0x36>
 8002a48:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002a4c:	4808      	ldr	r0, [pc, #32]	@ (8002a70 <HAL_GPIO_WritePin+0x54>)
 8002a4e:	f7fe f861 	bl	8000b14 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002a52:	787b      	ldrb	r3, [r7, #1]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a58:	887a      	ldrh	r2, [r7, #2]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a5e:	e003      	b.n	8002a68 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a60:	887b      	ldrh	r3, [r7, #2]
 8002a62:	041a      	lsls	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	611a      	str	r2, [r3, #16]
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	0800a7b4 	.word	0x0800a7b4

08002a74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a7e:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d006      	beq.n	8002a98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a90:	88fb      	ldrh	r3, [r7, #6]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff f834 	bl	8001b00 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40010400 	.word	0x40010400

08002aa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e1b4      	b.n	8002e20 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a9b      	ldr	r2, [pc, #620]	@ (8002d28 <HAL_I2C_Init+0x284>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d009      	beq.n	8002ad4 <HAL_I2C_Init+0x30>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a99      	ldr	r2, [pc, #612]	@ (8002d2c <HAL_I2C_Init+0x288>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d004      	beq.n	8002ad4 <HAL_I2C_Init+0x30>
 8002aca:	f240 11db 	movw	r1, #475	@ 0x1db
 8002ace:	4898      	ldr	r0, [pc, #608]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002ad0:	f7fe f820 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d004      	beq.n	8002ae6 <HAL_I2C_Init+0x42>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	4a94      	ldr	r2, [pc, #592]	@ (8002d34 <HAL_I2C_Init+0x290>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d904      	bls.n	8002af0 <HAL_I2C_Init+0x4c>
 8002ae6:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002aea:	4891      	ldr	r0, [pc, #580]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002aec:	f7fe f812 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d009      	beq.n	8002b0c <HAL_I2C_Init+0x68>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b00:	d004      	beq.n	8002b0c <HAL_I2C_Init+0x68>
 8002b02:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002b06:	488a      	ldr	r0, [pc, #552]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b08:	f7fe f804 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b14:	d304      	bcc.n	8002b20 <HAL_I2C_Init+0x7c>
 8002b16:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002b1a:	4885      	ldr	r0, [pc, #532]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b1c:	f7fd fffa 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b28:	d009      	beq.n	8002b3e <HAL_I2C_Init+0x9a>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002b32:	d004      	beq.n	8002b3e <HAL_I2C_Init+0x9a>
 8002b34:	f240 11df 	movw	r1, #479	@ 0x1df
 8002b38:	487d      	ldr	r0, [pc, #500]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b3a:	f7fd ffeb 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d008      	beq.n	8002b58 <HAL_I2C_Init+0xb4>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d004      	beq.n	8002b58 <HAL_I2C_Init+0xb4>
 8002b4e:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002b52:	4877      	ldr	r0, [pc, #476]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b54:	f7fd ffde 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d004      	beq.n	8002b6e <HAL_I2C_Init+0xca>
 8002b64:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002b68:	4871      	ldr	r0, [pc, #452]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b6a:	f7fd ffd3 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d008      	beq.n	8002b88 <HAL_I2C_Init+0xe4>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	2b40      	cmp	r3, #64	@ 0x40
 8002b7c:	d004      	beq.n	8002b88 <HAL_I2C_Init+0xe4>
 8002b7e:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002b82:	486b      	ldr	r0, [pc, #428]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b84:	f7fd ffc6 	bl	8000b14 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d008      	beq.n	8002ba2 <HAL_I2C_Init+0xfe>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	2b80      	cmp	r3, #128	@ 0x80
 8002b96:	d004      	beq.n	8002ba2 <HAL_I2C_Init+0xfe>
 8002b98:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002b9c:	4864      	ldr	r0, [pc, #400]	@ (8002d30 <HAL_I2C_Init+0x28c>)
 8002b9e:	f7fd ffb9 	bl	8000b14 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d106      	bne.n	8002bbc <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7fd fd08 	bl	80005cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2224      	movs	r2, #36	@ 0x24
 8002bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002be2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bf2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bf4:	f003 f95e 	bl	8005eb4 <HAL_RCC_GetPCLK1Freq>
 8002bf8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	4a4e      	ldr	r2, [pc, #312]	@ (8002d38 <HAL_I2C_Init+0x294>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d807      	bhi.n	8002c14 <HAL_I2C_Init+0x170>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4a4d      	ldr	r2, [pc, #308]	@ (8002d3c <HAL_I2C_Init+0x298>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	bf94      	ite	ls
 8002c0c:	2301      	movls	r3, #1
 8002c0e:	2300      	movhi	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	e006      	b.n	8002c22 <HAL_I2C_Init+0x17e>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4a4a      	ldr	r2, [pc, #296]	@ (8002d40 <HAL_I2C_Init+0x29c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	bf94      	ite	ls
 8002c1c:	2301      	movls	r3, #1
 8002c1e:	2300      	movhi	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e0fa      	b.n	8002e20 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4a45      	ldr	r2, [pc, #276]	@ (8002d44 <HAL_I2C_Init+0x2a0>)
 8002c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c32:	0c9b      	lsrs	r3, r3, #18
 8002c34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	4a37      	ldr	r2, [pc, #220]	@ (8002d38 <HAL_I2C_Init+0x294>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d802      	bhi.n	8002c64 <HAL_I2C_Init+0x1c0>
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	3301      	adds	r3, #1
 8002c62:	e009      	b.n	8002c78 <HAL_I2C_Init+0x1d4>
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c6a:	fb02 f303 	mul.w	r3, r2, r3
 8002c6e:	4a36      	ldr	r2, [pc, #216]	@ (8002d48 <HAL_I2C_Init+0x2a4>)
 8002c70:	fba2 2303 	umull	r2, r3, r2, r3
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	3301      	adds	r3, #1
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	430b      	orrs	r3, r1
 8002c7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c8a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	4929      	ldr	r1, [pc, #164]	@ (8002d38 <HAL_I2C_Init+0x294>)
 8002c94:	428b      	cmp	r3, r1
 8002c96:	d819      	bhi.n	8002ccc <HAL_I2C_Init+0x228>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1e59      	subs	r1, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ca6:	1c59      	adds	r1, r3, #1
 8002ca8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002cac:	400b      	ands	r3, r1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <HAL_I2C_Init+0x224>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1e59      	subs	r1, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc6:	e064      	b.n	8002d92 <HAL_I2C_Init+0x2ee>
 8002cc8:	2304      	movs	r3, #4
 8002cca:	e062      	b.n	8002d92 <HAL_I2C_Init+0x2ee>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d111      	bne.n	8002cf8 <HAL_I2C_Init+0x254>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1e58      	subs	r0, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6859      	ldr	r1, [r3, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	440b      	add	r3, r1
 8002ce2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	bf0c      	ite	eq
 8002cf0:	2301      	moveq	r3, #1
 8002cf2:	2300      	movne	r3, #0
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	e012      	b.n	8002d1e <HAL_I2C_Init+0x27a>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1e58      	subs	r0, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6859      	ldr	r1, [r3, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	0099      	lsls	r1, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d0e:	3301      	adds	r3, #1
 8002d10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf0c      	ite	eq
 8002d18:	2301      	moveq	r3, #1
 8002d1a:	2300      	movne	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d014      	beq.n	8002d4c <HAL_I2C_Init+0x2a8>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e035      	b.n	8002d92 <HAL_I2C_Init+0x2ee>
 8002d26:	bf00      	nop
 8002d28:	40005400 	.word	0x40005400
 8002d2c:	40005800 	.word	0x40005800
 8002d30:	0800a7f0 	.word	0x0800a7f0
 8002d34:	00061a80 	.word	0x00061a80
 8002d38:	000186a0 	.word	0x000186a0
 8002d3c:	001e847f 	.word	0x001e847f
 8002d40:	003d08ff 	.word	0x003d08ff
 8002d44:	431bde83 	.word	0x431bde83
 8002d48:	10624dd3 	.word	0x10624dd3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10e      	bne.n	8002d72 <HAL_I2C_Init+0x2ce>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1e58      	subs	r0, r3, #1
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6859      	ldr	r1, [r3, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	440b      	add	r3, r1
 8002d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d66:	3301      	adds	r3, #1
 8002d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d70:	e00f      	b.n	8002d92 <HAL_I2C_Init+0x2ee>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	1e58      	subs	r0, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6859      	ldr	r1, [r3, #4]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	440b      	add	r3, r1
 8002d80:	0099      	lsls	r1, r3, #2
 8002d82:	440b      	add	r3, r1
 8002d84:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	6809      	ldr	r1, [r1, #0]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69da      	ldr	r2, [r3, #28]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	431a      	orrs	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dc0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6911      	ldr	r1, [r2, #16]
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	68d2      	ldr	r2, [r2, #12]
 8002dcc:	4311      	orrs	r1, r2
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	430b      	orrs	r3, r1
 8002dd4:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	695a      	ldr	r2, [r3, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	431a      	orrs	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0201 	orr.w	r2, r2, #1
 8002e00:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e3a:	2b80      	cmp	r3, #128	@ 0x80
 8002e3c:	d103      	bne.n	8002e46 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2200      	movs	r2, #0
 8002e44:	611a      	str	r2, [r3, #16]
  }
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	4608      	mov	r0, r1
 8002e5a:	4611      	mov	r1, r2
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4603      	mov	r3, r0
 8002e60:	817b      	strh	r3, [r7, #10]
 8002e62:	460b      	mov	r3, r1
 8002e64:	813b      	strh	r3, [r7, #8]
 8002e66:	4613      	mov	r3, r2
 8002e68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6a:	f7fe fee7 	bl	8001c3c <HAL_GetTick>
 8002e6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002e70:	88fb      	ldrh	r3, [r7, #6]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d007      	beq.n	8002e86 <HAL_I2C_Mem_Write+0x36>
 8002e76:	88fb      	ldrh	r3, [r7, #6]
 8002e78:	2b10      	cmp	r3, #16
 8002e7a:	d004      	beq.n	8002e86 <HAL_I2C_Mem_Write+0x36>
 8002e7c:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002e80:	4873      	ldr	r0, [pc, #460]	@ (8003050 <HAL_I2C_Mem_Write+0x200>)
 8002e82:	f7fd fe47 	bl	8000b14 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b20      	cmp	r3, #32
 8002e90:	f040 80d9 	bne.w	8003046 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	2319      	movs	r3, #25
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	496d      	ldr	r1, [pc, #436]	@ (8003054 <HAL_I2C_Mem_Write+0x204>)
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f002 f888 	bl	8004fb4 <I2C_WaitOnFlagUntilTimeout>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e0cc      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_I2C_Mem_Write+0x6c>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e0c5      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d007      	beq.n	8002ee2 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f042 0201 	orr.w	r2, r2, #1
 8002ee0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ef0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2221      	movs	r2, #33	@ 0x21
 8002ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2240      	movs	r2, #64	@ 0x40
 8002efe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a3a      	ldr	r2, [r7, #32]
 8002f0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4a4d      	ldr	r2, [pc, #308]	@ (8003058 <HAL_I2C_Mem_Write+0x208>)
 8002f22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f24:	88f8      	ldrh	r0, [r7, #6]
 8002f26:	893a      	ldrh	r2, [r7, #8]
 8002f28:	8979      	ldrh	r1, [r7, #10]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	9301      	str	r3, [sp, #4]
 8002f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f30:	9300      	str	r3, [sp, #0]
 8002f32:	4603      	mov	r3, r0
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f001 fde9 	bl	8004b0c <I2C_RequestMemoryWrite>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d052      	beq.n	8002fe6 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e081      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f002 f94d 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00d      	beq.n	8002f70 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d107      	bne.n	8002f6c <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f6a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e06b      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	781a      	ldrb	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	f003 0304 	and.w	r3, r3, #4
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	d11b      	bne.n	8002fe6 <HAL_I2C_Mem_Write+0x196>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d017      	beq.n	8002fe6 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	781a      	ldrb	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1aa      	bne.n	8002f44 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f002 f940 	bl	8005278 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00d      	beq.n	800301a <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	2b04      	cmp	r3, #4
 8003004:	d107      	bne.n	8003016 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003014:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e016      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003028:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
  }
}
 8003048:	4618      	mov	r0, r3
 800304a:	3718      	adds	r7, #24
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	0800a7f0 	.word	0x0800a7f0
 8003054:	00100002 	.word	0x00100002
 8003058:	ffff0000 	.word	0xffff0000

0800305c <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08a      	sub	sp, #40	@ 0x28
 8003060:	af02      	add	r7, sp, #8
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	4608      	mov	r0, r1
 8003066:	4611      	mov	r1, r2
 8003068:	461a      	mov	r2, r3
 800306a:	4603      	mov	r3, r0
 800306c:	817b      	strh	r3, [r7, #10]
 800306e:	460b      	mov	r3, r1
 8003070:	813b      	strh	r3, [r7, #8]
 8003072:	4613      	mov	r3, r2
 8003074:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800307a:	f7fe fddf 	bl	8001c3c <HAL_GetTick>
 800307e:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003080:	88fb      	ldrh	r3, [r7, #6]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d007      	beq.n	8003096 <HAL_I2C_Mem_Write_DMA+0x3a>
 8003086:	88fb      	ldrh	r3, [r7, #6]
 8003088:	2b10      	cmp	r3, #16
 800308a:	d004      	beq.n	8003096 <HAL_I2C_Mem_Write_DMA+0x3a>
 800308c:	f640 4161 	movw	r1, #3169	@ 0xc61
 8003090:	489e      	ldr	r0, [pc, #632]	@ (800330c <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8003092:	f7fd fd3f 	bl	8000b14 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b20      	cmp	r3, #32
 80030a0:	f040 812e 	bne.w	8003300 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80030a4:	4b9a      	ldr	r3, [pc, #616]	@ (8003310 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	08db      	lsrs	r3, r3, #3
 80030aa:	4a9a      	ldr	r2, [pc, #616]	@ (8003314 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80030ac:	fba2 2303 	umull	r2, r3, r2, r3
 80030b0:	0a1a      	lsrs	r2, r3, #8
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	009a      	lsls	r2, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d112      	bne.n	80030f0 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e4:	f043 0220 	orr.w	r2, r3, #32
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80030ec:	2302      	movs	r3, #2
 80030ee:	e108      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d0df      	beq.n	80030be <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <HAL_I2C_Mem_Write_DMA+0xb0>
 8003108:	2302      	movs	r3, #2
 800310a:	e0fa      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b01      	cmp	r3, #1
 8003120:	d007      	beq.n	8003132 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0201 	orr.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003140:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2221      	movs	r2, #33	@ 0x21
 8003146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2240      	movs	r2, #64	@ 0x40
 800314e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800315c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a69      	ldr	r2, [pc, #420]	@ (8003318 <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8003172:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003174:	897a      	ldrh	r2, [r7, #10]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800317a:	893a      	ldrh	r2, [r7, #8]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003180:	88fa      	ldrh	r2, [r7, #6]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80a1 	beq.w	80032d8 <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800319a:	2b00      	cmp	r3, #0
 800319c:	d022      	beq.n	80031e4 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a2:	4a5e      	ldr	r2, [pc, #376]	@ (800331c <HAL_I2C_Mem_Write_DMA+0x2c0>)
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031aa:	4a5d      	ldr	r2, [pc, #372]	@ (8003320 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 80031ac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031b2:	2200      	movs	r2, #0
 80031b4:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ba:	2200      	movs	r2, #0
 80031bc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	4619      	mov	r1, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	3310      	adds	r3, #16
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d4:	f7fe ff6e 	bl	80020b4 <HAL_DMA_Start_IT>
 80031d8:	4603      	mov	r3, r0
 80031da:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80031dc:	7efb      	ldrb	r3, [r7, #27]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d166      	bne.n	80032b0 <HAL_I2C_Mem_Write_DMA+0x254>
 80031e2:	e013      	b.n	800320c <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e07a      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800320c:	88f8      	ldrh	r0, [r7, #6]
 800320e:	893a      	ldrh	r2, [r7, #8]
 8003210:	8979      	ldrh	r1, [r7, #10]
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	9301      	str	r3, [sp, #4]
 8003216:	2323      	movs	r3, #35	@ 0x23
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	4603      	mov	r3, r0
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f001 fc75 	bl	8004b0c <I2C_RequestMemoryWrite>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d022      	beq.n	800326e <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800322c:	4618      	mov	r0, r3
 800322e:	f7fe ffaf 	bl	8002190 <HAL_DMA_Abort_IT>
 8003232:	4603      	mov	r3, r0
 8003234:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800323a:	2200      	movs	r2, #0
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800324c:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e049      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800329a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032aa:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	e028      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c4:	f043 0210 	orr.w	r2, r3, #16
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e014      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2220      	movs	r2, #32
 80032dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e000      	b.n	8003302 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003300:	2302      	movs	r3, #2
  }
}
 8003302:	4618      	mov	r0, r3
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	0800a7f0 	.word	0x0800a7f0
 8003310:	20000020 	.word	0x20000020
 8003314:	14f8b589 	.word	0x14f8b589
 8003318:	ffff0000 	.word	0xffff0000
 800331c:	08004c39 	.word	0x08004c39
 8003320:	08004df7 	.word	0x08004df7

08003324 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800332c:	2300      	movs	r3, #0
 800332e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003344:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800334c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	2b10      	cmp	r3, #16
 8003352:	d003      	beq.n	800335c <HAL_I2C_EV_IRQHandler+0x38>
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b40      	cmp	r3, #64	@ 0x40
 8003358:	f040 80c1 	bne.w	80034de <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10d      	bne.n	8003392 <HAL_I2C_EV_IRQHandler+0x6e>
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800337c:	d003      	beq.n	8003386 <HAL_I2C_EV_IRQHandler+0x62>
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003384:	d101      	bne.n	800338a <HAL_I2C_EV_IRQHandler+0x66>
 8003386:	2301      	movs	r3, #1
 8003388:	e000      	b.n	800338c <HAL_I2C_EV_IRQHandler+0x68>
 800338a:	2300      	movs	r3, #0
 800338c:	2b01      	cmp	r3, #1
 800338e:	f000 8132 	beq.w	80035f6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00c      	beq.n	80033b6 <HAL_I2C_EV_IRQHandler+0x92>
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	0a5b      	lsrs	r3, r3, #9
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d006      	beq.n	80033b6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f002 f80d 	bl	80053c8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fd87 	bl	8003ec2 <I2C_Master_SB>
 80033b4:	e092      	b.n	80034dc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	08db      	lsrs	r3, r3, #3
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d009      	beq.n	80033d6 <HAL_I2C_EV_IRQHandler+0xb2>
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	0a5b      	lsrs	r3, r3, #9
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 fdfc 	bl	8003fcc <I2C_Master_ADD10>
 80033d4:	e082      	b.n	80034dc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	085b      	lsrs	r3, r3, #1
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d009      	beq.n	80033f6 <HAL_I2C_EV_IRQHandler+0xd2>
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	0a5b      	lsrs	r3, r3, #9
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fe15 	bl	800401e <I2C_Master_ADDR>
 80033f4:	e072      	b.n	80034dc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	089b      	lsrs	r3, r3, #2
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d03b      	beq.n	800347a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800340c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003410:	f000 80f3 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	09db      	lsrs	r3, r3, #7
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00f      	beq.n	8003440 <HAL_I2C_EV_IRQHandler+0x11c>
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	0a9b      	lsrs	r3, r3, #10
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	d009      	beq.n	8003440 <HAL_I2C_EV_IRQHandler+0x11c>
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	089b      	lsrs	r3, r3, #2
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	d103      	bne.n	8003440 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f9df 	bl	80037fc <I2C_MasterTransmit_TXE>
 800343e:	e04d      	b.n	80034dc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	089b      	lsrs	r3, r3, #2
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80d6 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	0a5b      	lsrs	r3, r3, #9
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 80cf 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800345c:	7bbb      	ldrb	r3, [r7, #14]
 800345e:	2b21      	cmp	r3, #33	@ 0x21
 8003460:	d103      	bne.n	800346a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 fa66 	bl	8003934 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003468:	e0c7      	b.n	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800346a:	7bfb      	ldrb	r3, [r7, #15]
 800346c:	2b40      	cmp	r3, #64	@ 0x40
 800346e:	f040 80c4 	bne.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fad4 	bl	8003a20 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003478:	e0bf      	b.n	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003484:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003488:	f000 80b7 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	099b      	lsrs	r3, r3, #6
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00f      	beq.n	80034b8 <HAL_I2C_EV_IRQHandler+0x194>
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	0a9b      	lsrs	r3, r3, #10
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d009      	beq.n	80034b8 <HAL_I2C_EV_IRQHandler+0x194>
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d103      	bne.n	80034b8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f000 fb4d 	bl	8003b50 <I2C_MasterReceive_RXNE>
 80034b6:	e011      	b.n	80034dc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	089b      	lsrs	r3, r3, #2
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 809a 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	0a5b      	lsrs	r3, r3, #9
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 8093 	beq.w	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 fc03 	bl	8003ce0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034da:	e08e      	b.n	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
 80034dc:	e08d      	b.n	80035fa <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d004      	beq.n	80034f0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	61fb      	str	r3, [r7, #28]
 80034ee:	e007      	b.n	8003500 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	085b      	lsrs	r3, r3, #1
 8003504:	f003 0301 	and.w	r3, r3, #1
 8003508:	2b00      	cmp	r3, #0
 800350a:	d012      	beq.n	8003532 <HAL_I2C_EV_IRQHandler+0x20e>
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	0a5b      	lsrs	r3, r3, #9
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00c      	beq.n	8003532 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003528:	69b9      	ldr	r1, [r7, #24]
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 ffce 	bl	80044cc <I2C_Slave_ADDR>
 8003530:	e066      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d009      	beq.n	8003552 <HAL_I2C_EV_IRQHandler+0x22e>
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	0a5b      	lsrs	r3, r3, #9
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d003      	beq.n	8003552 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f001 f808 	bl	8004560 <I2C_Slave_STOPF>
 8003550:	e056      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003552:	7bbb      	ldrb	r3, [r7, #14]
 8003554:	2b21      	cmp	r3, #33	@ 0x21
 8003556:	d002      	beq.n	800355e <HAL_I2C_EV_IRQHandler+0x23a>
 8003558:	7bbb      	ldrb	r3, [r7, #14]
 800355a:	2b29      	cmp	r3, #41	@ 0x29
 800355c:	d125      	bne.n	80035aa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	09db      	lsrs	r3, r3, #7
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00f      	beq.n	800358a <HAL_I2C_EV_IRQHandler+0x266>
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	0a9b      	lsrs	r3, r3, #10
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d009      	beq.n	800358a <HAL_I2C_EV_IRQHandler+0x266>
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	089b      	lsrs	r3, r3, #2
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d103      	bne.n	800358a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 fee6 	bl	8004354 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003588:	e039      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	089b      	lsrs	r3, r3, #2
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d033      	beq.n	80035fe <HAL_I2C_EV_IRQHandler+0x2da>
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	0a5b      	lsrs	r3, r3, #9
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d02d      	beq.n	80035fe <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 ff13 	bl	80043ce <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035a8:	e029      	b.n	80035fe <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	099b      	lsrs	r3, r3, #6
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00f      	beq.n	80035d6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	0a9b      	lsrs	r3, r3, #10
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d009      	beq.n	80035d6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	089b      	lsrs	r3, r3, #2
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d103      	bne.n	80035d6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 ff1d 	bl	800440e <I2C_SlaveReceive_RXNE>
 80035d4:	e014      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	089b      	lsrs	r3, r3, #2
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00e      	beq.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	0a5b      	lsrs	r3, r3, #9
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d008      	beq.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 ff4b 	bl	800448a <I2C_SlaveReceive_BTF>
 80035f4:	e004      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80035f6:	bf00      	nop
 80035f8:	e002      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035fa:	bf00      	nop
 80035fc:	e000      	b.n	8003600 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035fe:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003600:	3720      	adds	r7, #32
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b08a      	sub	sp, #40	@ 0x28
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800361e:	2300      	movs	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003628:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	0a1b      	lsrs	r3, r3, #8
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d016      	beq.n	8003664 <HAL_I2C_ER_IRQHandler+0x5e>
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	0a1b      	lsrs	r3, r3, #8
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d010      	beq.n	8003664 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003652:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003662:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003664:	6a3b      	ldr	r3, [r7, #32]
 8003666:	0a5b      	lsrs	r3, r3, #9
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00e      	beq.n	800368e <HAL_I2C_ER_IRQHandler+0x88>
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	0a1b      	lsrs	r3, r3, #8
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d008      	beq.n	800368e <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800367c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367e:	f043 0302 	orr.w	r3, r3, #2
 8003682:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800368c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	0a9b      	lsrs	r3, r3, #10
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d03f      	beq.n	800371a <HAL_I2C_ER_IRQHandler+0x114>
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	0a1b      	lsrs	r3, r3, #8
 800369e:	f003 0301 	and.w	r3, r3, #1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d039      	beq.n	800371a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80036a6:	7efb      	ldrb	r3, [r7, #27]
 80036a8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036be:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80036c0:	7ebb      	ldrb	r3, [r7, #26]
 80036c2:	2b20      	cmp	r3, #32
 80036c4:	d112      	bne.n	80036ec <HAL_I2C_ER_IRQHandler+0xe6>
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10f      	bne.n	80036ec <HAL_I2C_ER_IRQHandler+0xe6>
 80036cc:	7cfb      	ldrb	r3, [r7, #19]
 80036ce:	2b21      	cmp	r3, #33	@ 0x21
 80036d0:	d008      	beq.n	80036e4 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80036d2:	7cfb      	ldrb	r3, [r7, #19]
 80036d4:	2b29      	cmp	r3, #41	@ 0x29
 80036d6:	d005      	beq.n	80036e4 <HAL_I2C_ER_IRQHandler+0xde>
 80036d8:	7cfb      	ldrb	r3, [r7, #19]
 80036da:	2b28      	cmp	r3, #40	@ 0x28
 80036dc:	d106      	bne.n	80036ec <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2b21      	cmp	r3, #33	@ 0x21
 80036e2:	d103      	bne.n	80036ec <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f001 f86b 	bl	80047c0 <I2C_Slave_AF>
 80036ea:	e016      	b.n	800371a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036f4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	f043 0304 	orr.w	r3, r3, #4
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80036fe:	7efb      	ldrb	r3, [r7, #27]
 8003700:	2b10      	cmp	r3, #16
 8003702:	d002      	beq.n	800370a <HAL_I2C_ER_IRQHandler+0x104>
 8003704:	7efb      	ldrb	r3, [r7, #27]
 8003706:	2b40      	cmp	r3, #64	@ 0x40
 8003708:	d107      	bne.n	800371a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003718:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	0adb      	lsrs	r3, r3, #11
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00e      	beq.n	8003744 <HAL_I2C_ER_IRQHandler+0x13e>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d008      	beq.n	8003744 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	f043 0308 	orr.w	r3, r3, #8
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003742:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003746:	2b00      	cmp	r3, #0
 8003748:	d008      	beq.n	800375c <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003750:	431a      	orrs	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f001 f8a6 	bl	80048a8 <I2C_ITError>
  }
}
 800375c:	bf00      	nop
 800375e:	3728      	adds	r7, #40	@ 0x28
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	bc80      	pop	{r7}
 8003774:	4770      	bx	lr

08003776 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	bc80      	pop	{r7}
 8003798:	4770      	bx	lr

0800379a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr

080037ac <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	70fb      	strb	r3, [r7, #3]
 80037b8:	4613      	mov	r3, r2
 80037ba:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bc80      	pop	{r7}
 80037c4:	4770      	bx	lr

080037c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr

080037ea <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80037f2:	bf00      	nop
 80037f4:	370c      	adds	r7, #12
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bc80      	pop	{r7}
 80037fa:	4770      	bx	lr

080037fc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800380a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003812:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003818:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381e:	2b00      	cmp	r3, #0
 8003820:	d150      	bne.n	80038c4 <I2C_MasterTransmit_TXE+0xc8>
 8003822:	7bfb      	ldrb	r3, [r7, #15]
 8003824:	2b21      	cmp	r3, #33	@ 0x21
 8003826:	d14d      	bne.n	80038c4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b08      	cmp	r3, #8
 800382c:	d01d      	beq.n	800386a <I2C_MasterTransmit_TXE+0x6e>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2b20      	cmp	r3, #32
 8003832:	d01a      	beq.n	800386a <I2C_MasterTransmit_TXE+0x6e>
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800383a:	d016      	beq.n	800386a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800384a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2211      	movs	r2, #17
 8003850:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ff7e 	bl	8003764 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003868:	e060      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003878:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003888:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b40      	cmp	r3, #64	@ 0x40
 80038a2:	d107      	bne.n	80038b4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7fd f8c1 	bl	8000a34 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80038b2:	e03b      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff ff51 	bl	8003764 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80038c2:	e033      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80038c4:	7bfb      	ldrb	r3, [r7, #15]
 80038c6:	2b21      	cmp	r3, #33	@ 0x21
 80038c8:	d005      	beq.n	80038d6 <I2C_MasterTransmit_TXE+0xda>
 80038ca:	7bbb      	ldrb	r3, [r7, #14]
 80038cc:	2b40      	cmp	r3, #64	@ 0x40
 80038ce:	d12d      	bne.n	800392c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	2b22      	cmp	r3, #34	@ 0x22
 80038d4:	d12a      	bne.n	800392c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038da:	b29b      	uxth	r3, r3
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d108      	bne.n	80038f2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ee:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80038f0:	e01c      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d103      	bne.n	8003906 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f88e 	bl	8003a20 <I2C_MemoryTransmit_TXE_BTF>
}
 8003904:	e012      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390a:	781a      	ldrb	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003920:	b29b      	uxth	r3, r3
 8003922:	3b01      	subs	r3, #1
 8003924:	b29a      	uxth	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800392a:	e7ff      	b.n	800392c <I2C_MasterTransmit_TXE+0x130>
 800392c:	bf00      	nop
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003940:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b21      	cmp	r3, #33	@ 0x21
 800394c:	d164      	bne.n	8003a18 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d012      	beq.n	800397e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395c:	781a      	ldrb	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003968:	1c5a      	adds	r2, r3, #1
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003972:	b29b      	uxth	r3, r3
 8003974:	3b01      	subs	r3, #1
 8003976:	b29a      	uxth	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800397c:	e04c      	b.n	8003a18 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d01d      	beq.n	80039c0 <I2C_MasterTransmit_BTF+0x8c>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b20      	cmp	r3, #32
 8003988:	d01a      	beq.n	80039c0 <I2C_MasterTransmit_BTF+0x8c>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003990:	d016      	beq.n	80039c0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039a0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2211      	movs	r2, #17
 80039a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff fed3 	bl	8003764 <HAL_I2C_MasterTxCpltCallback>
}
 80039be:	e02b      	b.n	8003a18 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039ce:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039de:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b40      	cmp	r3, #64	@ 0x40
 80039f8:	d107      	bne.n	8003a0a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd f816 	bl	8000a34 <HAL_I2C_MemTxCpltCallback>
}
 8003a08:	e006      	b.n	8003a18 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff fea6 	bl	8003764 <HAL_I2C_MasterTxCpltCallback>
}
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d11d      	bne.n	8003a74 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d10b      	bne.n	8003a58 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a50:	1c9a      	adds	r2, r3, #2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003a56:	e077      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	121b      	asrs	r3, r3, #8
 8003a60:	b2da      	uxtb	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6c:	1c5a      	adds	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a72:	e069      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d10b      	bne.n	8003a94 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a92:	e059      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d152      	bne.n	8003b42 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	2b22      	cmp	r3, #34	@ 0x22
 8003aa0:	d10d      	bne.n	8003abe <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003abc:	e044      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d015      	beq.n	8003af4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
 8003aca:	2b21      	cmp	r3, #33	@ 0x21
 8003acc:	d112      	bne.n	8003af4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ade:	1c5a      	adds	r2, r3, #1
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003af2:	e029      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d124      	bne.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003afe:	7bfb      	ldrb	r3, [r7, #15]
 8003b00:	2b21      	cmp	r3, #33	@ 0x21
 8003b02:	d121      	bne.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b12:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b22:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fc ff7a 	bl	8000a34 <HAL_I2C_MemTxCpltCallback>
}
 8003b40:	e002      	b.n	8003b48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7ff f970 	bl	8002e28 <I2C_Flush_DR>
}
 8003b48:	bf00      	nop
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b22      	cmp	r3, #34	@ 0x22
 8003b62:	f040 80b9 	bne.w	8003cd8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d921      	bls.n	8003bbe <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	691a      	ldr	r2, [r3, #16]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b03      	cmp	r3, #3
 8003ba8:	f040 8096 	bne.w	8003cd8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bba:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003bbc:	e08c      	b.n	8003cd8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d07f      	beq.n	8003cc6 <I2C_MasterReceive_RXNE+0x176>
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d002      	beq.n	8003bd2 <I2C_MasterReceive_RXNE+0x82>
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d179      	bne.n	8003cc6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f001 fb98 	bl	8005308 <I2C_WaitOnSTOPRequestThroughIT>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d14c      	bne.n	8003c78 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bec:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bfc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	691a      	ldr	r2, [r3, #16]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	b2d2      	uxtb	r2, r2
 8003c0a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2220      	movs	r2, #32
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b40      	cmp	r3, #64	@ 0x40
 8003c36:	d10a      	bne.n	8003c4e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7ff fdc6 	bl	80037d8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c4c:	e044      	b.n	8003cd8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d002      	beq.n	8003c62 <I2C_MasterReceive_RXNE+0x112>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b20      	cmp	r3, #32
 8003c60:	d103      	bne.n	8003c6a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c68:	e002      	b.n	8003c70 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2212      	movs	r2, #18
 8003c6e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff fd80 	bl	8003776 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003c76:	e02f      	b.n	8003cd8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c86:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	691a      	ldr	r2, [r3, #16]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fc fee2 	bl	8000a88 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003cc4:	e008      	b.n	8003cd8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cd4:	605a      	str	r2, [r3, #4]
}
 8003cd6:	e7ff      	b.n	8003cd8 <I2C_MasterReceive_RXNE+0x188>
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d11b      	bne.n	8003d30 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d06:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003d2e:	e0c4      	b.n	8003eba <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d129      	bne.n	8003d8e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d48:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	d00a      	beq.n	8003d66 <I2C_MasterReceive_BTF+0x86>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d007      	beq.n	8003d66 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d64:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d8c:	e095      	b.n	8003eba <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d17d      	bne.n	8003e94 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d002      	beq.n	8003da4 <I2C_MasterReceive_BTF+0xc4>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2b10      	cmp	r3, #16
 8003da2:	d108      	bne.n	8003db6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	e016      	b.n	8003de4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2b04      	cmp	r3, #4
 8003dba:	d002      	beq.n	8003dc2 <I2C_MasterReceive_BTF+0xe2>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d108      	bne.n	8003dd4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	e007      	b.n	8003de4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dee:	b2d2      	uxtb	r2, r2
 8003df0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e3e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b40      	cmp	r3, #64	@ 0x40
 8003e52:	d10a      	bne.n	8003e6a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff fcb8 	bl	80037d8 <HAL_I2C_MemRxCpltCallback>
}
 8003e68:	e027      	b.n	8003eba <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d002      	beq.n	8003e7e <I2C_MasterReceive_BTF+0x19e>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d103      	bne.n	8003e86 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e84:	e002      	b.n	8003e8c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2212      	movs	r2, #18
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f7ff fc72 	bl	8003776 <HAL_I2C_MasterRxCpltCallback>
}
 8003e92:	e012      	b.n	8003eba <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b40      	cmp	r3, #64	@ 0x40
 8003ed4:	d117      	bne.n	8003f06 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d109      	bne.n	8003ef2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003eee:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003ef0:	e067      	b.n	8003fc2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	611a      	str	r2, [r3, #16]
}
 8003f04:	e05d      	b.n	8003fc2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f0e:	d133      	bne.n	8003f78 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b21      	cmp	r3, #33	@ 0x21
 8003f1a:	d109      	bne.n	8003f30 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f2c:	611a      	str	r2, [r3, #16]
 8003f2e:	e008      	b.n	8003f42 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d004      	beq.n	8003f54 <I2C_Master_SB+0x92>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d108      	bne.n	8003f66 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d032      	beq.n	8003fc2 <I2C_Master_SB+0x100>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d02d      	beq.n	8003fc2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f74:	605a      	str	r2, [r3, #4]
}
 8003f76:	e024      	b.n	8003fc2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d10e      	bne.n	8003f9e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	11db      	asrs	r3, r3, #7
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	f003 0306 	and.w	r3, r3, #6
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	f063 030f 	orn	r3, r3, #15
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	611a      	str	r2, [r3, #16]
}
 8003f9c:	e011      	b.n	8003fc2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d10d      	bne.n	8003fc2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	11db      	asrs	r3, r3, #7
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	f003 0306 	and.w	r3, r3, #6
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	f063 030e 	orn	r3, r3, #14
 8003fba:	b2da      	uxtb	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	611a      	str	r2, [r3, #16]
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d004      	beq.n	8003ff2 <I2C_Master_ADD10+0x26>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d108      	bne.n	8004004 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00c      	beq.n	8004014 <I2C_Master_ADD10+0x48>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d007      	beq.n	8004014 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004012:	605a      	str	r2, [r3, #4]
  }
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	bc80      	pop	{r7}
 800401c:	4770      	bx	lr

0800401e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800401e:	b480      	push	{r7}
 8004020:	b091      	sub	sp, #68	@ 0x44
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800402c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004034:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b22      	cmp	r3, #34	@ 0x22
 8004046:	f040 8174 	bne.w	8004332 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10f      	bne.n	8004072 <I2C_Master_ADDR+0x54>
 8004052:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004056:	2b40      	cmp	r3, #64	@ 0x40
 8004058:	d10b      	bne.n	8004072 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800405a:	2300      	movs	r3, #0
 800405c:	633b      	str	r3, [r7, #48]	@ 0x30
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	633b      	str	r3, [r7, #48]	@ 0x30
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	633b      	str	r3, [r7, #48]	@ 0x30
 800406e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004070:	e16b      	b.n	800434a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004076:	2b00      	cmp	r3, #0
 8004078:	d11d      	bne.n	80040b6 <I2C_Master_ADDR+0x98>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004082:	d118      	bne.n	80040b6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004084:	2300      	movs	r3, #0
 8004086:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040a8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ae:	1c5a      	adds	r2, r3, #1
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80040b4:	e149      	b.n	800434a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d113      	bne.n	80040e8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c0:	2300      	movs	r3, #0
 80040c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	e120      	b.n	800432a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	f040 808a 	bne.w	8004208 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80040f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040fa:	d137      	bne.n	800416c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004116:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800411a:	d113      	bne.n	8004144 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412c:	2300      	movs	r3, #0
 800412e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	627b      	str	r3, [r7, #36]	@ 0x24
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	e0f2      	b.n	800432a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004144:	2300      	movs	r3, #0
 8004146:	623b      	str	r3, [r7, #32]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	623b      	str	r3, [r7, #32]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	623b      	str	r3, [r7, #32]
 8004158:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	e0de      	b.n	800432a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800416c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800416e:	2b08      	cmp	r3, #8
 8004170:	d02e      	beq.n	80041d0 <I2C_Master_ADDR+0x1b2>
 8004172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004174:	2b20      	cmp	r3, #32
 8004176:	d02b      	beq.n	80041d0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800417a:	2b12      	cmp	r3, #18
 800417c:	d102      	bne.n	8004184 <I2C_Master_ADDR+0x166>
 800417e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004180:	2b01      	cmp	r3, #1
 8004182:	d125      	bne.n	80041d0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004186:	2b04      	cmp	r3, #4
 8004188:	d00e      	beq.n	80041a8 <I2C_Master_ADDR+0x18a>
 800418a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800418c:	2b02      	cmp	r3, #2
 800418e:	d00b      	beq.n	80041a8 <I2C_Master_ADDR+0x18a>
 8004190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004192:	2b10      	cmp	r3, #16
 8004194:	d008      	beq.n	80041a8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	e007      	b.n	80041b8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041b6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b8:	2300      	movs	r3, #0
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	61fb      	str	r3, [r7, #28]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	61fb      	str	r3, [r7, #28]
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	e0ac      	b.n	800432a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041de:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e0:	2300      	movs	r3, #0
 80041e2:	61bb      	str	r3, [r7, #24]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	61bb      	str	r3, [r7, #24]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	61bb      	str	r3, [r7, #24]
 80041f4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e090      	b.n	800432a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420c:	b29b      	uxth	r3, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d158      	bne.n	80042c4 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004214:	2b04      	cmp	r3, #4
 8004216:	d021      	beq.n	800425c <I2C_Master_ADDR+0x23e>
 8004218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421a:	2b02      	cmp	r3, #2
 800421c:	d01e      	beq.n	800425c <I2C_Master_ADDR+0x23e>
 800421e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004220:	2b10      	cmp	r3, #16
 8004222:	d01b      	beq.n	800425c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004232:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	e012      	b.n	8004282 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800426a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800426c:	2300      	movs	r3, #0
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800428c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004290:	d14b      	bne.n	800432a <I2C_Master_ADDR+0x30c>
 8004292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004294:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004298:	d00b      	beq.n	80042b2 <I2C_Master_ADDR+0x294>
 800429a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800429c:	2b01      	cmp	r3, #1
 800429e:	d008      	beq.n	80042b2 <I2C_Master_ADDR+0x294>
 80042a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a2:	2b08      	cmp	r3, #8
 80042a4:	d005      	beq.n	80042b2 <I2C_Master_ADDR+0x294>
 80042a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d002      	beq.n	80042b2 <I2C_Master_ADDR+0x294>
 80042ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ae:	2b20      	cmp	r3, #32
 80042b0:	d13b      	bne.n	800432a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042c0:	605a      	str	r2, [r3, #4]
 80042c2:	e032      	b.n	800432a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042d2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042e2:	d117      	bne.n	8004314 <I2C_Master_ADDR+0x2f6>
 80042e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042ea:	d00b      	beq.n	8004304 <I2C_Master_ADDR+0x2e6>
 80042ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d008      	beq.n	8004304 <I2C_Master_ADDR+0x2e6>
 80042f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d005      	beq.n	8004304 <I2C_Master_ADDR+0x2e6>
 80042f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d002      	beq.n	8004304 <I2C_Master_ADDR+0x2e6>
 80042fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004300:	2b20      	cmp	r3, #32
 8004302:	d107      	bne.n	8004314 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004312:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004330:	e00b      	b.n	800434a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004332:	2300      	movs	r3, #0
 8004334:	60bb      	str	r3, [r7, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	68bb      	ldr	r3, [r7, #8]
}
 8004348:	e7ff      	b.n	800434a <I2C_Master_ADDR+0x32c>
 800434a:	bf00      	nop
 800434c:	3744      	adds	r7, #68	@ 0x44
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr

08004354 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004362:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d02b      	beq.n	80043c6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	781a      	ldrb	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	3b01      	subs	r3, #1
 800438c:	b29a      	uxth	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	d114      	bne.n	80043c6 <I2C_SlaveTransmit_TXE+0x72>
 800439c:	7bfb      	ldrb	r3, [r7, #15]
 800439e:	2b29      	cmp	r3, #41	@ 0x29
 80043a0:	d111      	bne.n	80043c6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2221      	movs	r2, #33	@ 0x21
 80043b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2228      	movs	r2, #40	@ 0x28
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f7ff f9e1 	bl	8003788 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80043c6:	bf00      	nop
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d011      	beq.n	8004404 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	781a      	ldrb	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f0:	1c5a      	adds	r2, r3, #1
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr

0800440e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800441c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004422:	b29b      	uxth	r3, r3
 8004424:	2b00      	cmp	r3, #0
 8004426:	d02c      	beq.n	8004482 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	691a      	ldr	r2, [r3, #16]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004432:	b2d2      	uxtb	r2, r2
 8004434:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443a:	1c5a      	adds	r2, r3, #1
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004444:	b29b      	uxth	r3, r3
 8004446:	3b01      	subs	r3, #1
 8004448:	b29a      	uxth	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004452:	b29b      	uxth	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d114      	bne.n	8004482 <I2C_SlaveReceive_RXNE+0x74>
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b2a      	cmp	r3, #42	@ 0x2a
 800445c:	d111      	bne.n	8004482 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800446c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2222      	movs	r2, #34	@ 0x22
 8004472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2228      	movs	r2, #40	@ 0x28
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff f98c 	bl	800379a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004496:	b29b      	uxth	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d012      	beq.n	80044c2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ae:	1c5a      	adds	r2, r3, #1
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr

080044cc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80044d6:	2300      	movs	r3, #0
 80044d8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80044e6:	2b28      	cmp	r3, #40	@ 0x28
 80044e8:	d127      	bne.n	800453a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044f8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	089b      	lsrs	r3, r3, #2
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004506:	2301      	movs	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	09db      	lsrs	r3, r3, #7
 800450e:	f003 0301 	and.w	r3, r3, #1
 8004512:	2b00      	cmp	r3, #0
 8004514:	d103      	bne.n	800451e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	81bb      	strh	r3, [r7, #12]
 800451c:	e002      	b.n	8004524 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800452c:	89ba      	ldrh	r2, [r7, #12]
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	4619      	mov	r1, r3
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7ff f93a 	bl	80037ac <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004538:	e00e      	b.n	8004558 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453a:	2300      	movs	r3, #0
 800453c:	60bb      	str	r3, [r7, #8]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004558:	bf00      	nop
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800456e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800457e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004580:	2300      	movs	r3, #0
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]
 800459c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ac:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045bc:	d172      	bne.n	80046a4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	2b22      	cmp	r3, #34	@ 0x22
 80045c2:	d002      	beq.n	80045ca <I2C_Slave_STOPF+0x6a>
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
 80045c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045c8:	d135      	bne.n	8004636 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d005      	beq.n	80045ee <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	f043 0204 	orr.w	r2, r3, #4
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045fc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004602:	4618      	mov	r0, r3
 8004604:	f7fd ff42 	bl	800248c <HAL_DMA_GetState>
 8004608:	4603      	mov	r3, r0
 800460a:	2b01      	cmp	r3, #1
 800460c:	d049      	beq.n	80046a2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004612:	4a69      	ldr	r2, [pc, #420]	@ (80047b8 <I2C_Slave_STOPF+0x258>)
 8004614:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	4618      	mov	r0, r3
 800461c:	f7fd fdb8 	bl	8002190 <HAL_DMA_Abort_IT>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d03d      	beq.n	80046a2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004630:	4610      	mov	r0, r2
 8004632:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004634:	e035      	b.n	80046a2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	b29a      	uxth	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f043 0204 	orr.w	r2, r3, #4
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004668:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466e:	4618      	mov	r0, r3
 8004670:	f7fd ff0c 	bl	800248c <HAL_DMA_GetState>
 8004674:	4603      	mov	r3, r0
 8004676:	2b01      	cmp	r3, #1
 8004678:	d014      	beq.n	80046a4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467e:	4a4e      	ldr	r2, [pc, #312]	@ (80047b8 <I2C_Slave_STOPF+0x258>)
 8004680:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004686:	4618      	mov	r0, r3
 8004688:	f7fd fd82 	bl	8002190 <HAL_DMA_Abort_IT>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d008      	beq.n	80046a4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800469c:	4610      	mov	r0, r2
 800469e:	4798      	blx	r3
 80046a0:	e000      	b.n	80046a4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046a2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d03e      	beq.n	800472c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d112      	bne.n	80046e2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	691a      	ldr	r2, [r3, #16]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	1c5a      	adds	r2, r3, #1
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b40      	cmp	r3, #64	@ 0x40
 80046ee:	d112      	bne.n	8004716 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691a      	ldr	r2, [r3, #16]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004702:	1c5a      	adds	r2, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29a      	uxth	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004724:	f043 0204 	orr.w	r2, r3, #4
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d003      	beq.n	800473c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f8b7 	bl	80048a8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800473a:	e039      	b.n	80047b0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004740:	d109      	bne.n	8004756 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2228      	movs	r2, #40	@ 0x28
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff f822 	bl	800379a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b28      	cmp	r3, #40	@ 0x28
 8004760:	d111      	bne.n	8004786 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a15      	ldr	r2, [pc, #84]	@ (80047bc <I2C_Slave_STOPF+0x25c>)
 8004766:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7ff f821 	bl	80037c6 <HAL_I2C_ListenCpltCallback>
}
 8004784:	e014      	b.n	80047b0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478a:	2b22      	cmp	r3, #34	@ 0x22
 800478c:	d002      	beq.n	8004794 <I2C_Slave_STOPF+0x234>
 800478e:	7bfb      	ldrb	r3, [r7, #15]
 8004790:	2b22      	cmp	r3, #34	@ 0x22
 8004792:	d10d      	bne.n	80047b0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fe fff5 	bl	800379a <HAL_I2C_SlaveRxCpltCallback>
}
 80047b0:	bf00      	nop
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	08004e65 	.word	0x08004e65
 80047bc:	ffff0000 	.word	0xffff0000

080047c0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ce:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d002      	beq.n	80047e2 <I2C_Slave_AF+0x22>
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d129      	bne.n	8004836 <I2C_Slave_AF+0x76>
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
 80047e4:	2b28      	cmp	r3, #40	@ 0x28
 80047e6:	d126      	bne.n	8004836 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a2e      	ldr	r2, [pc, #184]	@ (80048a4 <I2C_Slave_AF+0xe4>)
 80047ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047fc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004806:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004816:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7fe ffc9 	bl	80037c6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004834:	e031      	b.n	800489a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	2b21      	cmp	r3, #33	@ 0x21
 800483a:	d129      	bne.n	8004890 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <I2C_Slave_AF+0xe4>)
 8004840:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2221      	movs	r2, #33	@ 0x21
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004866:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004870:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004880:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7fe fad0 	bl	8002e28 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7fe ff7d 	bl	8003788 <HAL_I2C_SlaveTxCpltCallback>
}
 800488e:	e004      	b.n	800489a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004898:	615a      	str	r2, [r3, #20]
}
 800489a:	bf00      	nop
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	ffff0000 	.word	0xffff0000

080048a8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048be:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80048c0:	7bbb      	ldrb	r3, [r7, #14]
 80048c2:	2b10      	cmp	r3, #16
 80048c4:	d002      	beq.n	80048cc <I2C_ITError+0x24>
 80048c6:	7bbb      	ldrb	r3, [r7, #14]
 80048c8:	2b40      	cmp	r3, #64	@ 0x40
 80048ca:	d10a      	bne.n	80048e2 <I2C_ITError+0x3a>
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	2b22      	cmp	r3, #34	@ 0x22
 80048d0:	d107      	bne.n	80048e2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048e0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
 80048e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048e8:	2b28      	cmp	r3, #40	@ 0x28
 80048ea:	d107      	bne.n	80048fc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2228      	movs	r2, #40	@ 0x28
 80048f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80048fa:	e015      	b.n	8004928 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800490a:	d00a      	beq.n	8004922 <I2C_ITError+0x7a>
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	2b60      	cmp	r3, #96	@ 0x60
 8004910:	d007      	beq.n	8004922 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004932:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004936:	d162      	bne.n	80049fe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004946:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b01      	cmp	r3, #1
 8004954:	d020      	beq.n	8004998 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495a:	4a6a      	ldr	r2, [pc, #424]	@ (8004b04 <I2C_ITError+0x25c>)
 800495c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004962:	4618      	mov	r0, r3
 8004964:	f7fd fc14 	bl	8002190 <HAL_DMA_Abort_IT>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	f000 8089 	beq.w	8004a82 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0201 	bic.w	r2, r2, #1
 800497e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2220      	movs	r2, #32
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004992:	4610      	mov	r0, r2
 8004994:	4798      	blx	r3
 8004996:	e074      	b.n	8004a82 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499c:	4a59      	ldr	r2, [pc, #356]	@ (8004b04 <I2C_ITError+0x25c>)
 800499e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7fd fbf3 	bl	8002190 <HAL_DMA_Abort_IT>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d068      	beq.n	8004a82 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ba:	2b40      	cmp	r3, #64	@ 0x40
 80049bc:	d10b      	bne.n	80049d6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0201 	bic.w	r2, r2, #1
 80049e4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2220      	movs	r2, #32
 80049ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80049f8:	4610      	mov	r0, r2
 80049fa:	4798      	blx	r3
 80049fc:	e041      	b.n	8004a82 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b60      	cmp	r3, #96	@ 0x60
 8004a08:	d125      	bne.n	8004a56 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a22:	2b40      	cmp	r3, #64	@ 0x40
 8004a24:	d10b      	bne.n	8004a3e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0201 	bic.w	r2, r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7fe fecb 	bl	80037ea <HAL_I2C_AbortCpltCallback>
 8004a54:	e015      	b.n	8004a82 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b40      	cmp	r3, #64	@ 0x40
 8004a62:	d10b      	bne.n	8004a7c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7fc f803 	bl	8000a88 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a86:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10e      	bne.n	8004ab0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d109      	bne.n	8004ab0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d104      	bne.n	8004ab0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d007      	beq.n	8004ac0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004abe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b04      	cmp	r3, #4
 8004ad2:	d113      	bne.n	8004afc <I2C_ITError+0x254>
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
 8004ad6:	2b28      	cmp	r3, #40	@ 0x28
 8004ad8:	d110      	bne.n	8004afc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a0a      	ldr	r2, [pc, #40]	@ (8004b08 <I2C_ITError+0x260>)
 8004ade:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fe fe65 	bl	80037c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	08004e65 	.word	0x08004e65
 8004b08:	ffff0000 	.word	0xffff0000

08004b0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b088      	sub	sp, #32
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	4608      	mov	r0, r1
 8004b16:	4611      	mov	r1, r2
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	817b      	strh	r3, [r7, #10]
 8004b1e:	460b      	mov	r3, r1
 8004b20:	813b      	strh	r3, [r7, #8]
 8004b22:	4613      	mov	r3, r2
 8004b24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b42:	68f8      	ldr	r0, [r7, #12]
 8004b44:	f000 fa36 	bl	8004fb4 <I2C_WaitOnFlagUntilTimeout>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00d      	beq.n	8004b6a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b5c:	d103      	bne.n	8004b66 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b64:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e05f      	b.n	8004c2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b6a:	897b      	ldrh	r3, [r7, #10]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b78:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7c:	6a3a      	ldr	r2, [r7, #32]
 8004b7e:	492d      	ldr	r1, [pc, #180]	@ (8004c34 <I2C_RequestMemoryWrite+0x128>)
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 fa91 	bl	80050a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e04c      	b.n	8004c2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695b      	ldr	r3, [r3, #20]
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba8:	6a39      	ldr	r1, [r7, #32]
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fb1c 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d00d      	beq.n	8004bd2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	2b04      	cmp	r3, #4
 8004bbc:	d107      	bne.n	8004bce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bcc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e02b      	b.n	8004c2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004bd2:	88fb      	ldrh	r3, [r7, #6]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d105      	bne.n	8004be4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bd8:	893b      	ldrh	r3, [r7, #8]
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	611a      	str	r2, [r3, #16]
 8004be2:	e021      	b.n	8004c28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004be4:	893b      	ldrh	r3, [r7, #8]
 8004be6:	0a1b      	lsrs	r3, r3, #8
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf4:	6a39      	ldr	r1, [r7, #32]
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 faf6 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00d      	beq.n	8004c1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d107      	bne.n	8004c1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e005      	b.n	8004c2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c1e:	893b      	ldrh	r3, [r7, #8]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	00010002 	.word	0x00010002

08004c38 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b086      	sub	sp, #24
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c44:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c4c:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c54:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004c6a:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d003      	beq.n	8004c7c <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c78:	2200      	movs	r2, #0
 8004c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c88:	2200      	movs	r2, #0
 8004c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004c8c:	7cfb      	ldrb	r3, [r7, #19]
 8004c8e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004c92:	2b21      	cmp	r3, #33	@ 0x21
 8004c94:	d007      	beq.n	8004ca6 <I2C_DMAXferCplt+0x6e>
 8004c96:	7cfb      	ldrb	r3, [r7, #19]
 8004c98:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004c9c:	2b22      	cmp	r3, #34	@ 0x22
 8004c9e:	d131      	bne.n	8004d04 <I2C_DMAXferCplt+0xcc>
 8004ca0:	7cbb      	ldrb	r3, [r7, #18]
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d12e      	bne.n	8004d04 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cb4:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004cbc:	7cfb      	ldrb	r3, [r7, #19]
 8004cbe:	2b29      	cmp	r3, #41	@ 0x29
 8004cc0:	d10a      	bne.n	8004cd8 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	2221      	movs	r2, #33	@ 0x21
 8004cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	2228      	movs	r2, #40	@ 0x28
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cd0:	6978      	ldr	r0, [r7, #20]
 8004cd2:	f7fe fd59 	bl	8003788 <HAL_I2C_SlaveTxCpltCallback>
 8004cd6:	e00c      	b.n	8004cf2 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004cd8:	7cfb      	ldrb	r3, [r7, #19]
 8004cda:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cdc:	d109      	bne.n	8004cf2 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2222      	movs	r2, #34	@ 0x22
 8004ce2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2228      	movs	r2, #40	@ 0x28
 8004ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cec:	6978      	ldr	r0, [r7, #20]
 8004cee:	f7fe fd54 	bl	800379a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004d00:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004d02:	e074      	b.n	8004dee <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d06e      	beq.n	8004dee <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d107      	bne.n	8004d2a <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d28:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d38:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d40:	d009      	beq.n	8004d56 <I2C_DMAXferCplt+0x11e>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d006      	beq.n	8004d56 <I2C_DMAXferCplt+0x11e>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004d4e:	d002      	beq.n	8004d56 <I2C_DMAXferCplt+0x11e>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	d107      	bne.n	8004d66 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d64:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d74:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d84:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d003      	beq.n	8004d9c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004d94:	6978      	ldr	r0, [r7, #20]
 8004d96:	f7fb fe77 	bl	8000a88 <HAL_I2C_ErrorCallback>
}
 8004d9a:	e028      	b.n	8004dee <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b40      	cmp	r3, #64	@ 0x40
 8004dae:	d10a      	bne.n	8004dc6 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004dbe:	6978      	ldr	r0, [r7, #20]
 8004dc0:	f7fe fd0a 	bl	80037d8 <HAL_I2C_MemRxCpltCallback>
}
 8004dc4:	e013      	b.n	8004dee <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d002      	beq.n	8004dda <I2C_DMAXferCplt+0x1a2>
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2b20      	cmp	r3, #32
 8004dd8:	d103      	bne.n	8004de2 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	631a      	str	r2, [r3, #48]	@ 0x30
 8004de0:	e002      	b.n	8004de8 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2212      	movs	r2, #18
 8004de6:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004de8:	6978      	ldr	r0, [r7, #20]
 8004dea:	f7fe fcc4 	bl	8003776 <HAL_I2C_MasterRxCpltCallback>
}
 8004dee:	bf00      	nop
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b084      	sub	sp, #16
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e02:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e10:	2200      	movs	r2, #0
 8004e12:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e20:	2200      	movs	r2, #0
 8004e22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e32:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4e:	f043 0210 	orr.w	r2, r3, #16
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7fb fe16 	bl	8000a88 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004e5c:	bf00      	nop
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e7c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e7e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fac <I2C_DMAAbort+0x148>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	08db      	lsrs	r3, r3, #3
 8004e84:	4a4a      	ldr	r2, [pc, #296]	@ (8004fb0 <I2C_DMAAbort+0x14c>)
 8004e86:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8a:	0a1a      	lsrs	r2, r3, #8
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4413      	add	r3, r2
 8004e92:	00da      	lsls	r2, r3, #3
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	f043 0220 	orr.w	r2, r3, #32
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004eaa:	e00a      	b.n	8004ec2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ebc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ec0:	d0ea      	beq.n	8004e98 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ece:	2200      	movs	r2, #0
 8004ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ede:	2200      	movs	r2, #0
 8004ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ef0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f04:	2200      	movs	r2, #0
 8004f06:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f14:	2200      	movs	r2, #0
 8004f16:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0201 	bic.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b60      	cmp	r3, #96	@ 0x60
 8004f32:	d10e      	bne.n	8004f52 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	2200      	movs	r2, #0
 8004f48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f4a:	6978      	ldr	r0, [r7, #20]
 8004f4c:	f7fe fc4d 	bl	80037ea <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f50:	e027      	b.n	8004fa2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f52:	7cfb      	ldrb	r3, [r7, #19]
 8004f54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f58:	2b28      	cmp	r3, #40	@ 0x28
 8004f5a:	d117      	bne.n	8004f8c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0201 	orr.w	r2, r2, #1
 8004f6a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	2228      	movs	r2, #40	@ 0x28
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004f8a:	e007      	b.n	8004f9c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004f9c:	6978      	ldr	r0, [r7, #20]
 8004f9e:	f7fb fd73 	bl	8000a88 <HAL_I2C_ErrorCallback>
}
 8004fa2:	bf00      	nop
 8004fa4:	3718      	adds	r7, #24
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20000020 	.word	0x20000020
 8004fb0:	14f8b589 	.word	0x14f8b589

08004fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fc4:	e048      	b.n	8005058 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fcc:	d044      	beq.n	8005058 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fce:	f7fc fe35 	bl	8001c3c <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	683a      	ldr	r2, [r7, #0]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d302      	bcc.n	8004fe4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d139      	bne.n	8005058 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	0c1b      	lsrs	r3, r3, #16
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d10d      	bne.n	800500a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	43da      	mvns	r2, r3
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	bf0c      	ite	eq
 8005000:	2301      	moveq	r3, #1
 8005002:	2300      	movne	r3, #0
 8005004:	b2db      	uxtb	r3, r3
 8005006:	461a      	mov	r2, r3
 8005008:	e00c      	b.n	8005024 <I2C_WaitOnFlagUntilTimeout+0x70>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	43da      	mvns	r2, r3
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4013      	ands	r3, r2
 8005016:	b29b      	uxth	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	bf0c      	ite	eq
 800501c:	2301      	moveq	r3, #1
 800501e:	2300      	movne	r3, #0
 8005020:	b2db      	uxtb	r3, r3
 8005022:	461a      	mov	r2, r3
 8005024:	79fb      	ldrb	r3, [r7, #7]
 8005026:	429a      	cmp	r2, r3
 8005028:	d116      	bne.n	8005058 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2220      	movs	r2, #32
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005044:	f043 0220 	orr.w	r2, r3, #32
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e023      	b.n	80050a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	0c1b      	lsrs	r3, r3, #16
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b01      	cmp	r3, #1
 8005060:	d10d      	bne.n	800507e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	43da      	mvns	r2, r3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	4013      	ands	r3, r2
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	bf0c      	ite	eq
 8005074:	2301      	moveq	r3, #1
 8005076:	2300      	movne	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	461a      	mov	r2, r3
 800507c:	e00c      	b.n	8005098 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	43da      	mvns	r2, r3
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	4013      	ands	r3, r2
 800508a:	b29b      	uxth	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	bf0c      	ite	eq
 8005090:	2301      	moveq	r3, #1
 8005092:	2300      	movne	r3, #0
 8005094:	b2db      	uxtb	r3, r3
 8005096:	461a      	mov	r2, r3
 8005098:	79fb      	ldrb	r3, [r7, #7]
 800509a:	429a      	cmp	r2, r3
 800509c:	d093      	beq.n	8004fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050b6:	e071      	b.n	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c6:	d123      	bne.n	8005110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fc:	f043 0204 	orr.w	r2, r3, #4
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e067      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005116:	d041      	beq.n	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005118:	f7fc fd90 	bl	8001c3c <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	429a      	cmp	r2, r3
 8005126:	d302      	bcc.n	800512e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d136      	bne.n	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	0c1b      	lsrs	r3, r3, #16
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	d10c      	bne.n	8005152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	43da      	mvns	r2, r3
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4013      	ands	r3, r2
 8005144:	b29b      	uxth	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	bf14      	ite	ne
 800514a:	2301      	movne	r3, #1
 800514c:	2300      	moveq	r3, #0
 800514e:	b2db      	uxtb	r3, r3
 8005150:	e00b      	b.n	800516a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	43da      	mvns	r2, r3
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4013      	ands	r3, r2
 800515e:	b29b      	uxth	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf14      	ite	ne
 8005164:	2301      	movne	r3, #1
 8005166:	2300      	moveq	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	d016      	beq.n	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005188:	f043 0220 	orr.w	r2, r3, #32
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e021      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	0c1b      	lsrs	r3, r3, #16
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d10c      	bne.n	80051c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	43da      	mvns	r2, r3
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	4013      	ands	r3, r2
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bf14      	ite	ne
 80051b8:	2301      	movne	r3, #1
 80051ba:	2300      	moveq	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	e00b      	b.n	80051d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	43da      	mvns	r2, r3
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4013      	ands	r3, r2
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	bf14      	ite	ne
 80051d2:	2301      	movne	r3, #1
 80051d4:	2300      	moveq	r3, #0
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f47f af6d 	bne.w	80050b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f4:	e034      	b.n	8005260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f8b8 	bl	800536c <I2C_IsAcknowledgeFailed>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e034      	b.n	8005270 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d028      	beq.n	8005260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520e:	f7fc fd15 	bl	8001c3c <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d11d      	bne.n	8005260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522e:	2b80      	cmp	r3, #128	@ 0x80
 8005230:	d016      	beq.n	8005260 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524c:	f043 0220 	orr.w	r2, r3, #32
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e007      	b.n	8005270 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800526a:	2b80      	cmp	r3, #128	@ 0x80
 800526c:	d1c3      	bne.n	80051f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005284:	e034      	b.n	80052f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f870 	bl	800536c <I2C_IsAcknowledgeFailed>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e034      	b.n	8005300 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529c:	d028      	beq.n	80052f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529e:	f7fc fccd 	bl	8001c3c <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d302      	bcc.n	80052b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d11d      	bne.n	80052f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d016      	beq.n	80052f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052dc:	f043 0220 	orr.w	r2, r3, #32
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e007      	b.n	8005300 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d1c3      	bne.n	8005286 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005310:	2300      	movs	r3, #0
 8005312:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005314:	4b13      	ldr	r3, [pc, #76]	@ (8005364 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	08db      	lsrs	r3, r3, #3
 800531a:	4a13      	ldr	r2, [pc, #76]	@ (8005368 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800531c:	fba2 2303 	umull	r2, r3, r2, r3
 8005320:	0a1a      	lsrs	r2, r3, #8
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3b01      	subs	r3, #1
 800532e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d107      	bne.n	8005346 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	f043 0220 	orr.w	r2, r3, #32
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e008      	b.n	8005358 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005354:	d0e9      	beq.n	800532a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3714      	adds	r7, #20
 800535c:	46bd      	mov	sp, r7
 800535e:	bc80      	pop	{r7}
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	20000020 	.word	0x20000020
 8005368:	14f8b589 	.word	0x14f8b589

0800536c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800537e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005382:	d11b      	bne.n	80053bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800538c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a8:	f043 0204 	orr.w	r2, r3, #4
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e000      	b.n	80053be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bc80      	pop	{r7}
 80053c6:	4770      	bx	lr

080053c8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80053d8:	d103      	bne.n	80053e2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80053e0:	e007      	b.n	80053f2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80053ea:	d102      	bne.n	80053f2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2208      	movs	r2, #8
 80053f0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr

080053fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e35a      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d01c      	beq.n	8005450 <HAL_RCC_OscConfig+0x54>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d116      	bne.n	8005450 <HAL_RCC_OscConfig+0x54>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d110      	bne.n	8005450 <HAL_RCC_OscConfig+0x54>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10a      	bne.n	8005450 <HAL_RCC_OscConfig+0x54>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0304 	and.w	r3, r3, #4
 8005442:	2b00      	cmp	r3, #0
 8005444:	d104      	bne.n	8005450 <HAL_RCC_OscConfig+0x54>
 8005446:	f240 1165 	movw	r1, #357	@ 0x165
 800544a:	488f      	ldr	r0, [pc, #572]	@ (8005688 <HAL_RCC_OscConfig+0x28c>)
 800544c:	f7fb fb62 	bl	8000b14 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 809a 	beq.w	8005592 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00e      	beq.n	8005484 <HAL_RCC_OscConfig+0x88>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546e:	d009      	beq.n	8005484 <HAL_RCC_OscConfig+0x88>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005478:	d004      	beq.n	8005484 <HAL_RCC_OscConfig+0x88>
 800547a:	f240 116b 	movw	r1, #363	@ 0x16b
 800547e:	4882      	ldr	r0, [pc, #520]	@ (8005688 <HAL_RCC_OscConfig+0x28c>)
 8005480:	f7fb fb48 	bl	8000b14 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005484:	4b81      	ldr	r3, [pc, #516]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f003 030c 	and.w	r3, r3, #12
 800548c:	2b04      	cmp	r3, #4
 800548e:	d00c      	beq.n	80054aa <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005490:	4b7e      	ldr	r3, [pc, #504]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f003 030c 	and.w	r3, r3, #12
 8005498:	2b08      	cmp	r3, #8
 800549a:	d112      	bne.n	80054c2 <HAL_RCC_OscConfig+0xc6>
 800549c:	4b7b      	ldr	r3, [pc, #492]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054a8:	d10b      	bne.n	80054c2 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054aa:	4b78      	ldr	r3, [pc, #480]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d06c      	beq.n	8005590 <HAL_RCC_OscConfig+0x194>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d168      	bne.n	8005590 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e300      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054ca:	d106      	bne.n	80054da <HAL_RCC_OscConfig+0xde>
 80054cc:	4b6f      	ldr	r3, [pc, #444]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a6e      	ldr	r2, [pc, #440]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	e02e      	b.n	8005538 <HAL_RCC_OscConfig+0x13c>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10c      	bne.n	80054fc <HAL_RCC_OscConfig+0x100>
 80054e2:	4b6a      	ldr	r3, [pc, #424]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a69      	ldr	r2, [pc, #420]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	4b67      	ldr	r3, [pc, #412]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a66      	ldr	r2, [pc, #408]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80054f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	e01d      	b.n	8005538 <HAL_RCC_OscConfig+0x13c>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005504:	d10c      	bne.n	8005520 <HAL_RCC_OscConfig+0x124>
 8005506:	4b61      	ldr	r3, [pc, #388]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a60      	ldr	r2, [pc, #384]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 800550c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005510:	6013      	str	r3, [r2, #0]
 8005512:	4b5e      	ldr	r3, [pc, #376]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a5d      	ldr	r2, [pc, #372]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800551c:	6013      	str	r3, [r2, #0]
 800551e:	e00b      	b.n	8005538 <HAL_RCC_OscConfig+0x13c>
 8005520:	4b5a      	ldr	r3, [pc, #360]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a59      	ldr	r2, [pc, #356]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	4b57      	ldr	r3, [pc, #348]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a56      	ldr	r2, [pc, #344]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005536:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d013      	beq.n	8005568 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005540:	f7fc fb7c 	bl	8001c3c <HAL_GetTick>
 8005544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005546:	e008      	b.n	800555a <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005548:	f7fc fb78 	bl	8001c3c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b64      	cmp	r3, #100	@ 0x64
 8005554:	d901      	bls.n	800555a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e2b4      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800555a:	4b4c      	ldr	r3, [pc, #304]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d0f0      	beq.n	8005548 <HAL_RCC_OscConfig+0x14c>
 8005566:	e014      	b.n	8005592 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005568:	f7fc fb68 	bl	8001c3c <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005570:	f7fc fb64 	bl	8001c3c <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	@ 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e2a0      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005582:	4b42      	ldr	r3, [pc, #264]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1f0      	bne.n	8005570 <HAL_RCC_OscConfig+0x174>
 800558e:	e000      	b.n	8005592 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 8080 	beq.w	80056a0 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d008      	beq.n	80055ba <HAL_RCC_OscConfig+0x1be>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	691b      	ldr	r3, [r3, #16]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d004      	beq.n	80055ba <HAL_RCC_OscConfig+0x1be>
 80055b0:	f240 119f 	movw	r1, #415	@ 0x19f
 80055b4:	4834      	ldr	r0, [pc, #208]	@ (8005688 <HAL_RCC_OscConfig+0x28c>)
 80055b6:	f7fb faad 	bl	8000b14 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	2b1f      	cmp	r3, #31
 80055c0:	d904      	bls.n	80055cc <HAL_RCC_OscConfig+0x1d0>
 80055c2:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80055c6:	4830      	ldr	r0, [pc, #192]	@ (8005688 <HAL_RCC_OscConfig+0x28c>)
 80055c8:	f7fb faa4 	bl	8000b14 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055cc:	4b2f      	ldr	r3, [pc, #188]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f003 030c 	and.w	r3, r3, #12
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00b      	beq.n	80055f0 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80055d8:	4b2c      	ldr	r3, [pc, #176]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f003 030c 	and.w	r3, r3, #12
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d11c      	bne.n	800561e <HAL_RCC_OscConfig+0x222>
 80055e4:	4b29      	ldr	r3, [pc, #164]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d116      	bne.n	800561e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055f0:	4b26      	ldr	r3, [pc, #152]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d005      	beq.n	8005608 <HAL_RCC_OscConfig+0x20c>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	691b      	ldr	r3, [r3, #16]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d001      	beq.n	8005608 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e25d      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005608:	4b20      	ldr	r3, [pc, #128]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	491d      	ldr	r1, [pc, #116]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005618:	4313      	orrs	r3, r2
 800561a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800561c:	e040      	b.n	80056a0 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d020      	beq.n	8005668 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005626:	4b1a      	ldr	r3, [pc, #104]	@ (8005690 <HAL_RCC_OscConfig+0x294>)
 8005628:	2201      	movs	r2, #1
 800562a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800562c:	f7fc fb06 	bl	8001c3c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005634:	f7fc fb02 	bl	8001c3c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e23e      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005646:	4b11      	ldr	r3, [pc, #68]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0f0      	beq.n	8005634 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005652:	4b0e      	ldr	r3, [pc, #56]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	00db      	lsls	r3, r3, #3
 8005660:	490a      	ldr	r1, [pc, #40]	@ (800568c <HAL_RCC_OscConfig+0x290>)
 8005662:	4313      	orrs	r3, r2
 8005664:	600b      	str	r3, [r1, #0]
 8005666:	e01b      	b.n	80056a0 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005668:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCC_OscConfig+0x294>)
 800566a:	2200      	movs	r2, #0
 800566c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800566e:	f7fc fae5 	bl	8001c3c <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005674:	e00e      	b.n	8005694 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005676:	f7fc fae1 	bl	8001c3c <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d907      	bls.n	8005694 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e21d      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
 8005688:	0800a828 	.word	0x0800a828
 800568c:	40021000 	.word	0x40021000
 8005690:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005694:	4b7d      	ldr	r3, [pc, #500]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1ea      	bne.n	8005676 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0308 	and.w	r3, r3, #8
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d040      	beq.n	800572e <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	699b      	ldr	r3, [r3, #24]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <HAL_RCC_OscConfig+0x2ca>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d004      	beq.n	80056c6 <HAL_RCC_OscConfig+0x2ca>
 80056bc:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80056c0:	4873      	ldr	r0, [pc, #460]	@ (8005890 <HAL_RCC_OscConfig+0x494>)
 80056c2:	f7fb fa27 	bl	8000b14 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d019      	beq.n	8005702 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056ce:	4b71      	ldr	r3, [pc, #452]	@ (8005894 <HAL_RCC_OscConfig+0x498>)
 80056d0:	2201      	movs	r2, #1
 80056d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056d4:	f7fc fab2 	bl	8001c3c <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056dc:	f7fc faae 	bl	8001c3c <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e1ea      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056ee:	4b67      	ldr	r3, [pc, #412]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80056f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0f0      	beq.n	80056dc <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80056fa:	2001      	movs	r0, #1
 80056fc:	f000 fc44 	bl	8005f88 <RCC_Delay>
 8005700:	e015      	b.n	800572e <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005702:	4b64      	ldr	r3, [pc, #400]	@ (8005894 <HAL_RCC_OscConfig+0x498>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005708:	f7fc fa98 	bl	8001c3c <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005710:	f7fc fa94 	bl	8001c3c <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e1d0      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005722:	4b5a      	ldr	r3, [pc, #360]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	f000 80bf 	beq.w	80058ba <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 800573c:	2300      	movs	r3, #0
 800573e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00c      	beq.n	8005762 <HAL_RCC_OscConfig+0x366>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d008      	beq.n	8005762 <HAL_RCC_OscConfig+0x366>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	2b05      	cmp	r3, #5
 8005756:	d004      	beq.n	8005762 <HAL_RCC_OscConfig+0x366>
 8005758:	f240 210f 	movw	r1, #527	@ 0x20f
 800575c:	484c      	ldr	r0, [pc, #304]	@ (8005890 <HAL_RCC_OscConfig+0x494>)
 800575e:	f7fb f9d9 	bl	8000b14 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005762:	4b4a      	ldr	r3, [pc, #296]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10d      	bne.n	800578a <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800576e:	4b47      	ldr	r3, [pc, #284]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005770:	69db      	ldr	r3, [r3, #28]
 8005772:	4a46      	ldr	r2, [pc, #280]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005778:	61d3      	str	r3, [r2, #28]
 800577a:	4b44      	ldr	r3, [pc, #272]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005782:	60bb      	str	r3, [r7, #8]
 8005784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005786:	2301      	movs	r3, #1
 8005788:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800578a:	4b43      	ldr	r3, [pc, #268]	@ (8005898 <HAL_RCC_OscConfig+0x49c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005792:	2b00      	cmp	r3, #0
 8005794:	d118      	bne.n	80057c8 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005796:	4b40      	ldr	r3, [pc, #256]	@ (8005898 <HAL_RCC_OscConfig+0x49c>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a3f      	ldr	r2, [pc, #252]	@ (8005898 <HAL_RCC_OscConfig+0x49c>)
 800579c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057a2:	f7fc fa4b 	bl	8001c3c <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057aa:	f7fc fa47 	bl	8001c3c <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b64      	cmp	r3, #100	@ 0x64
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e183      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057bc:	4b36      	ldr	r3, [pc, #216]	@ (8005898 <HAL_RCC_OscConfig+0x49c>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0f0      	beq.n	80057aa <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d106      	bne.n	80057de <HAL_RCC_OscConfig+0x3e2>
 80057d0:	4b2e      	ldr	r3, [pc, #184]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	4a2d      	ldr	r2, [pc, #180]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057d6:	f043 0301 	orr.w	r3, r3, #1
 80057da:	6213      	str	r3, [r2, #32]
 80057dc:	e02d      	b.n	800583a <HAL_RCC_OscConfig+0x43e>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10c      	bne.n	8005800 <HAL_RCC_OscConfig+0x404>
 80057e6:	4b29      	ldr	r3, [pc, #164]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	4a28      	ldr	r2, [pc, #160]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057ec:	f023 0301 	bic.w	r3, r3, #1
 80057f0:	6213      	str	r3, [r2, #32]
 80057f2:	4b26      	ldr	r3, [pc, #152]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	4a25      	ldr	r2, [pc, #148]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 80057f8:	f023 0304 	bic.w	r3, r3, #4
 80057fc:	6213      	str	r3, [r2, #32]
 80057fe:	e01c      	b.n	800583a <HAL_RCC_OscConfig+0x43e>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	2b05      	cmp	r3, #5
 8005806:	d10c      	bne.n	8005822 <HAL_RCC_OscConfig+0x426>
 8005808:	4b20      	ldr	r3, [pc, #128]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	4a1f      	ldr	r2, [pc, #124]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 800580e:	f043 0304 	orr.w	r3, r3, #4
 8005812:	6213      	str	r3, [r2, #32]
 8005814:	4b1d      	ldr	r3, [pc, #116]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	4a1c      	ldr	r2, [pc, #112]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 800581a:	f043 0301 	orr.w	r3, r3, #1
 800581e:	6213      	str	r3, [r2, #32]
 8005820:	e00b      	b.n	800583a <HAL_RCC_OscConfig+0x43e>
 8005822:	4b1a      	ldr	r3, [pc, #104]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	4a19      	ldr	r2, [pc, #100]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005828:	f023 0301 	bic.w	r3, r3, #1
 800582c:	6213      	str	r3, [r2, #32]
 800582e:	4b17      	ldr	r3, [pc, #92]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	4a16      	ldr	r2, [pc, #88]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005834:	f023 0304 	bic.w	r3, r3, #4
 8005838:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d015      	beq.n	800586e <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005842:	f7fc f9fb 	bl	8001c3c <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005848:	e00a      	b.n	8005860 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800584a:	f7fc f9f7 	bl	8001c3c <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005858:	4293      	cmp	r3, r2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e131      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005860:	4b0a      	ldr	r3, [pc, #40]	@ (800588c <HAL_RCC_OscConfig+0x490>)
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d0ee      	beq.n	800584a <HAL_RCC_OscConfig+0x44e>
 800586c:	e01c      	b.n	80058a8 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800586e:	f7fc f9e5 	bl	8001c3c <HAL_GetTick>
 8005872:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005874:	e012      	b.n	800589c <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005876:	f7fc f9e1 	bl	8001c3c <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005884:	4293      	cmp	r3, r2
 8005886:	d909      	bls.n	800589c <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e11b      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
 800588c:	40021000 	.word	0x40021000
 8005890:	0800a828 	.word	0x0800a828
 8005894:	42420480 	.word	0x42420480
 8005898:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800589c:	4b8b      	ldr	r3, [pc, #556]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 800589e:	6a1b      	ldr	r3, [r3, #32]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1e6      	bne.n	8005876 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058a8:	7dfb      	ldrb	r3, [r7, #23]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d105      	bne.n	80058ba <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ae:	4b87      	ldr	r3, [pc, #540]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 80058b0:	69db      	ldr	r3, [r3, #28]
 80058b2:	4a86      	ldr	r2, [pc, #536]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 80058b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058b8:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00c      	beq.n	80058dc <HAL_RCC_OscConfig+0x4e0>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d008      	beq.n	80058dc <HAL_RCC_OscConfig+0x4e0>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d004      	beq.n	80058dc <HAL_RCC_OscConfig+0x4e0>
 80058d2:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80058d6:	487e      	ldr	r0, [pc, #504]	@ (8005ad0 <HAL_RCC_OscConfig+0x6d4>)
 80058d8:	f7fb f91c 	bl	8000b14 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	69db      	ldr	r3, [r3, #28]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80ee 	beq.w	8005ac2 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058e6:	4b79      	ldr	r3, [pc, #484]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f003 030c 	and.w	r3, r3, #12
 80058ee:	2b08      	cmp	r3, #8
 80058f0:	f000 80ce 	beq.w	8005a90 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	69db      	ldr	r3, [r3, #28]
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	f040 80b2 	bne.w	8005a62 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d009      	beq.n	800591a <HAL_RCC_OscConfig+0x51e>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800590e:	d004      	beq.n	800591a <HAL_RCC_OscConfig+0x51e>
 8005910:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005914:	486e      	ldr	r0, [pc, #440]	@ (8005ad0 <HAL_RCC_OscConfig+0x6d4>)
 8005916:	f7fb f8fd 	bl	8000b14 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591e:	2b00      	cmp	r3, #0
 8005920:	d04a      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005926:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800592a:	d045      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005930:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005934:	d040      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800593e:	d03b      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005944:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005948:	d036      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005952:	d031      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005958:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800595c:	d02c      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005966:	d027      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005970:	d022      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005976:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800597a:	d01d      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005980:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005984:	d018      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800598e:	d013      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005994:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005998:	d00e      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599e:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 80059a2:	d009      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a8:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 80059ac:	d004      	beq.n	80059b8 <HAL_RCC_OscConfig+0x5bc>
 80059ae:	f240 21b7 	movw	r1, #695	@ 0x2b7
 80059b2:	4847      	ldr	r0, [pc, #284]	@ (8005ad0 <HAL_RCC_OscConfig+0x6d4>)
 80059b4:	f7fb f8ae 	bl	8000b14 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059b8:	4b46      	ldr	r3, [pc, #280]	@ (8005ad4 <HAL_RCC_OscConfig+0x6d8>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059be:	f7fc f93d 	bl	8001c3c <HAL_GetTick>
 80059c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c6:	f7fc f939 	bl	8001c3c <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e075      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059d8:	4b3c      	ldr	r3, [pc, #240]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1f0      	bne.n	80059c6 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059ec:	d116      	bne.n	8005a1c <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <HAL_RCC_OscConfig+0x60e>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059fe:	d004      	beq.n	8005a0a <HAL_RCC_OscConfig+0x60e>
 8005a00:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8005a04:	4832      	ldr	r0, [pc, #200]	@ (8005ad0 <HAL_RCC_OscConfig+0x6d4>)
 8005a06:	f7fb f885 	bl	8000b14 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005a0a:	4b30      	ldr	r3, [pc, #192]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	492d      	ldr	r1, [pc, #180]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a19      	ldr	r1, [r3, #32]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a2c:	430b      	orrs	r3, r1
 8005a2e:	4927      	ldr	r1, [pc, #156]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a34:	4b27      	ldr	r3, [pc, #156]	@ (8005ad4 <HAL_RCC_OscConfig+0x6d8>)
 8005a36:	2201      	movs	r2, #1
 8005a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a3a:	f7fc f8ff 	bl	8001c3c <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a40:	e008      	b.n	8005a54 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a42:	f7fc f8fb 	bl	8001c3c <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e037      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a54:	4b1d      	ldr	r3, [pc, #116]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0f0      	beq.n	8005a42 <HAL_RCC_OscConfig+0x646>
 8005a60:	e02f      	b.n	8005ac2 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a62:	4b1c      	ldr	r3, [pc, #112]	@ (8005ad4 <HAL_RCC_OscConfig+0x6d8>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a68:	f7fc f8e8 	bl	8001c3c <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a70:	f7fc f8e4 	bl	8001c3c <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e020      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a82:	4b12      	ldr	r3, [pc, #72]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1f0      	bne.n	8005a70 <HAL_RCC_OscConfig+0x674>
 8005a8e:	e018      	b.n	8005ac2 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e013      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005acc <HAL_RCC_OscConfig+0x6d0>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a1b      	ldr	r3, [r3, #32]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d106      	bne.n	8005abe <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d001      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e000      	b.n	8005ac4 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3718      	adds	r7, #24
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	0800a828 	.word	0x0800a828
 8005ad4:	42420060 	.word	0x42420060

08005ad8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e176      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d116      	bne.n	8005b26 <HAL_RCC_ClockConfig+0x4e>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0302 	and.w	r3, r3, #2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d110      	bne.n	8005b26 <HAL_RCC_ClockConfig+0x4e>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10a      	bne.n	8005b26 <HAL_RCC_ClockConfig+0x4e>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0308 	and.w	r3, r3, #8
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d104      	bne.n	8005b26 <HAL_RCC_ClockConfig+0x4e>
 8005b1c:	f240 3136 	movw	r1, #822	@ 0x336
 8005b20:	4874      	ldr	r0, [pc, #464]	@ (8005cf4 <HAL_RCC_ClockConfig+0x21c>)
 8005b22:	f7fa fff7 	bl	8000b14 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00a      	beq.n	8005b42 <HAL_RCC_ClockConfig+0x6a>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d007      	beq.n	8005b42 <HAL_RCC_ClockConfig+0x6a>
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d004      	beq.n	8005b42 <HAL_RCC_ClockConfig+0x6a>
 8005b38:	f240 3137 	movw	r1, #823	@ 0x337
 8005b3c:	486d      	ldr	r0, [pc, #436]	@ (8005cf4 <HAL_RCC_ClockConfig+0x21c>)
 8005b3e:	f7fa ffe9 	bl	8000b14 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b42:	4b6d      	ldr	r3, [pc, #436]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 0307 	and.w	r3, r3, #7
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d910      	bls.n	8005b72 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b50:	4b69      	ldr	r3, [pc, #420]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f023 0207 	bic.w	r2, r3, #7
 8005b58:	4967      	ldr	r1, [pc, #412]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b60:	4b65      	ldr	r3, [pc, #404]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0307 	and.w	r3, r3, #7
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d001      	beq.n	8005b72 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e133      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d049      	beq.n	8005c12 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d005      	beq.n	8005b96 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b8a:	4b5c      	ldr	r3, [pc, #368]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	4a5b      	ldr	r2, [pc, #364]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005b90:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005b94:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0308 	and.w	r3, r3, #8
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d005      	beq.n	8005bae <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ba2:	4b56      	ldr	r3, [pc, #344]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	4a55      	ldr	r2, [pc, #340]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005ba8:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005bac:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d024      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b80      	cmp	r3, #128	@ 0x80
 8005bbc:	d020      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	2b90      	cmp	r3, #144	@ 0x90
 8005bc4:	d01c      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	2ba0      	cmp	r3, #160	@ 0xa0
 8005bcc:	d018      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	2bb0      	cmp	r3, #176	@ 0xb0
 8005bd4:	d014      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bdc:	d010      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	2bd0      	cmp	r3, #208	@ 0xd0
 8005be4:	d00c      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2be0      	cmp	r3, #224	@ 0xe0
 8005bec:	d008      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	2bf0      	cmp	r3, #240	@ 0xf0
 8005bf4:	d004      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x128>
 8005bf6:	f240 315d 	movw	r1, #861	@ 0x35d
 8005bfa:	483e      	ldr	r0, [pc, #248]	@ (8005cf4 <HAL_RCC_ClockConfig+0x21c>)
 8005bfc:	f7fa ff8a 	bl	8000b14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c00:	4b3e      	ldr	r3, [pc, #248]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	493b      	ldr	r1, [pc, #236]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d051      	beq.n	8005cc2 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00c      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x168>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d008      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x168>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d004      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x168>
 8005c36:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8005c3a:	482e      	ldr	r0, [pc, #184]	@ (8005cf4 <HAL_RCC_ClockConfig+0x21c>)
 8005c3c:	f7fa ff6a 	bl	8000b14 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d107      	bne.n	8005c58 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c48:	4b2c      	ldr	r3, [pc, #176]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d115      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e0c0      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d107      	bne.n	8005c70 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c60:	4b26      	ldr	r3, [pc, #152]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d109      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e0b4      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c70:	4b22      	ldr	r3, [pc, #136]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e0ac      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c80:	4b1e      	ldr	r3, [pc, #120]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f023 0203 	bic.w	r2, r3, #3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	491b      	ldr	r1, [pc, #108]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c92:	f7fb ffd3 	bl	8001c3c <HAL_GetTick>
 8005c96:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c98:	e00a      	b.n	8005cb0 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9a:	f7fb ffcf 	bl	8001c3c <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d901      	bls.n	8005cb0 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e094      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb0:	4b12      	ldr	r3, [pc, #72]	@ (8005cfc <HAL_RCC_ClockConfig+0x224>)
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f003 020c 	and.w	r2, r3, #12
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d1eb      	bne.n	8005c9a <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0307 	and.w	r3, r3, #7
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d217      	bcs.n	8005d00 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd0:	4b09      	ldr	r3, [pc, #36]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f023 0207 	bic.w	r2, r3, #7
 8005cd8:	4907      	ldr	r1, [pc, #28]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce0:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <HAL_RCC_ClockConfig+0x220>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0307 	and.w	r3, r3, #7
 8005ce8:	683a      	ldr	r2, [r7, #0]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d008      	beq.n	8005d00 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e073      	b.n	8005dda <HAL_RCC_ClockConfig+0x302>
 8005cf2:	bf00      	nop
 8005cf4:	0800a828 	.word	0x0800a828
 8005cf8:	40022000 	.word	0x40022000
 8005cfc:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0304 	and.w	r3, r3, #4
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d025      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d018      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x26e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d1c:	d013      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x26e>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005d26:	d00e      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x26e>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d30:	d009      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x26e>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d3a:	d004      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x26e>
 8005d3c:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8005d40:	4828      	ldr	r0, [pc, #160]	@ (8005de4 <HAL_RCC_ClockConfig+0x30c>)
 8005d42:	f7fa fee7 	bl	8000b14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d46:	4b28      	ldr	r3, [pc, #160]	@ (8005de8 <HAL_RCC_ClockConfig+0x310>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	4925      	ldr	r1, [pc, #148]	@ (8005de8 <HAL_RCC_ClockConfig+0x310>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0308 	and.w	r3, r3, #8
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d026      	beq.n	8005db2 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d018      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x2c6>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d74:	d013      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x2c6>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005d7e:	d00e      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x2c6>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005d88:	d009      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x2c6>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d92:	d004      	beq.n	8005d9e <HAL_RCC_ClockConfig+0x2c6>
 8005d94:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8005d98:	4812      	ldr	r0, [pc, #72]	@ (8005de4 <HAL_RCC_ClockConfig+0x30c>)
 8005d9a:	f7fa febb 	bl	8000b14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d9e:	4b12      	ldr	r3, [pc, #72]	@ (8005de8 <HAL_RCC_ClockConfig+0x310>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	490e      	ldr	r1, [pc, #56]	@ (8005de8 <HAL_RCC_ClockConfig+0x310>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005db2:	f000 f821 	bl	8005df8 <HAL_RCC_GetSysClockFreq>
 8005db6:	4602      	mov	r2, r0
 8005db8:	4b0b      	ldr	r3, [pc, #44]	@ (8005de8 <HAL_RCC_ClockConfig+0x310>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	091b      	lsrs	r3, r3, #4
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	490a      	ldr	r1, [pc, #40]	@ (8005dec <HAL_RCC_ClockConfig+0x314>)
 8005dc4:	5ccb      	ldrb	r3, [r1, r3]
 8005dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005dca:	4a09      	ldr	r2, [pc, #36]	@ (8005df0 <HAL_RCC_ClockConfig+0x318>)
 8005dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005dce:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <HAL_RCC_ClockConfig+0x31c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7fb fdc4 	bl	8001960 <HAL_InitTick>

  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	0800a828 	.word	0x0800a828
 8005de8:	40021000 	.word	0x40021000
 8005dec:	0800b8a4 	.word	0x0800b8a4
 8005df0:	20000020 	.word	0x20000020
 8005df4:	20000024 	.word	0x20000024

08005df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	2300      	movs	r3, #0
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e12:	4b1e      	ldr	r3, [pc, #120]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x94>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f003 030c 	and.w	r3, r3, #12
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	d002      	beq.n	8005e28 <HAL_RCC_GetSysClockFreq+0x30>
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	d003      	beq.n	8005e2e <HAL_RCC_GetSysClockFreq+0x36>
 8005e26:	e027      	b.n	8005e78 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e28:	4b19      	ldr	r3, [pc, #100]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e2a:	613b      	str	r3, [r7, #16]
      break;
 8005e2c:	e027      	b.n	8005e7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	0c9b      	lsrs	r3, r3, #18
 8005e32:	f003 030f 	and.w	r3, r3, #15
 8005e36:	4a17      	ldr	r2, [pc, #92]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e38:	5cd3      	ldrb	r3, [r2, r3]
 8005e3a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d010      	beq.n	8005e68 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005e46:	4b11      	ldr	r3, [pc, #68]	@ (8005e8c <HAL_RCC_GetSysClockFreq+0x94>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	0c5b      	lsrs	r3, r3, #17
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	4a11      	ldr	r2, [pc, #68]	@ (8005e98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e52:	5cd3      	ldrb	r3, [r2, r3]
 8005e54:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a0d      	ldr	r2, [pc, #52]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e5a:	fb03 f202 	mul.w	r2, r3, r2
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	e004      	b.n	8005e72 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8005e9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e6c:	fb02 f303 	mul.w	r3, r2, r3
 8005e70:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	613b      	str	r3, [r7, #16]
      break;
 8005e76:	e002      	b.n	8005e7e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e78:	4b05      	ldr	r3, [pc, #20]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e7a:	613b      	str	r3, [r7, #16]
      break;
 8005e7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e7e:	693b      	ldr	r3, [r7, #16]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	371c      	adds	r7, #28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bc80      	pop	{r7}
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	007a1200 	.word	0x007a1200
 8005e94:	0800b8bc 	.word	0x0800b8bc
 8005e98:	0800b8cc 	.word	0x0800b8cc
 8005e9c:	003d0900 	.word	0x003d0900

08005ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ea4:	4b02      	ldr	r3, [pc, #8]	@ (8005eb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bc80      	pop	{r7}
 8005eae:	4770      	bx	lr
 8005eb0:	20000020 	.word	0x20000020

08005eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005eb8:	f7ff fff2 	bl	8005ea0 <HAL_RCC_GetHCLKFreq>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	4b05      	ldr	r3, [pc, #20]	@ (8005ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	0a1b      	lsrs	r3, r3, #8
 8005ec4:	f003 0307 	and.w	r3, r3, #7
 8005ec8:	4903      	ldr	r1, [pc, #12]	@ (8005ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005eca:	5ccb      	ldrb	r3, [r1, r3]
 8005ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40021000 	.word	0x40021000
 8005ed8:	0800b8b4 	.word	0x0800b8b4

08005edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ee0:	f7ff ffde 	bl	8005ea0 <HAL_RCC_GetHCLKFreq>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	4b05      	ldr	r3, [pc, #20]	@ (8005efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	0adb      	lsrs	r3, r3, #11
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	4903      	ldr	r1, [pc, #12]	@ (8005f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ef2:	5ccb      	ldrb	r3, [r1, r3]
 8005ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40021000 	.word	0x40021000
 8005f00:	0800b8b4 	.word	0x0800b8b4

08005f04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d104      	bne.n	8005f1e <HAL_RCC_GetClockConfig+0x1a>
 8005f14:	f240 5121 	movw	r1, #1313	@ 0x521
 8005f18:	4818      	ldr	r0, [pc, #96]	@ (8005f7c <HAL_RCC_GetClockConfig+0x78>)
 8005f1a:	f7fa fdfb 	bl	8000b14 <assert_failed>
  assert_param(pFLatency != NULL);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d104      	bne.n	8005f2e <HAL_RCC_GetClockConfig+0x2a>
 8005f24:	f240 5122 	movw	r1, #1314	@ 0x522
 8005f28:	4814      	ldr	r0, [pc, #80]	@ (8005f7c <HAL_RCC_GetClockConfig+0x78>)
 8005f2a:	f7fa fdf3 	bl	8000b14 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	220f      	movs	r2, #15
 8005f32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005f34:	4b12      	ldr	r3, [pc, #72]	@ (8005f80 <HAL_RCC_GetClockConfig+0x7c>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f003 0203 	and.w	r2, r3, #3
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005f40:	4b0f      	ldr	r3, [pc, #60]	@ (8005f80 <HAL_RCC_GetClockConfig+0x7c>)
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005f80 <HAL_RCC_GetClockConfig+0x7c>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005f58:	4b09      	ldr	r3, [pc, #36]	@ (8005f80 <HAL_RCC_GetClockConfig+0x7c>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	08db      	lsrs	r3, r3, #3
 8005f5e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005f66:	4b07      	ldr	r3, [pc, #28]	@ (8005f84 <HAL_RCC_GetClockConfig+0x80>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0207 	and.w	r2, r3, #7
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005f72:	bf00      	nop
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	0800a828 	.word	0x0800a828
 8005f80:	40021000 	.word	0x40021000
 8005f84:	40022000 	.word	0x40022000

08005f88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f90:	4b0a      	ldr	r3, [pc, #40]	@ (8005fbc <RCC_Delay+0x34>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc0 <RCC_Delay+0x38>)
 8005f96:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9a:	0a5b      	lsrs	r3, r3, #9
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	fb02 f303 	mul.w	r3, r2, r3
 8005fa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005fa4:	bf00      	nop
  }
  while (Delay --);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	1e5a      	subs	r2, r3, #1
 8005faa:	60fa      	str	r2, [r7, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1f9      	bne.n	8005fa4 <RCC_Delay+0x1c>
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr
 8005fbc:	20000020 	.word	0x20000020
 8005fc0:	10624dd3 	.word	0x10624dd3

08005fc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e16d      	b.n	80062b2 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a6b      	ldr	r2, [pc, #428]	@ (8006188 <HAL_SPI_Init+0x1c4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d009      	beq.n	8005ff4 <HAL_SPI_Init+0x30>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a69      	ldr	r2, [pc, #420]	@ (800618c <HAL_SPI_Init+0x1c8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_SPI_Init+0x30>
 8005fea:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8005fee:	4868      	ldr	r0, [pc, #416]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 8005ff0:	f7fa fd90 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d009      	beq.n	8006010 <HAL_SPI_Init+0x4c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006004:	d004      	beq.n	8006010 <HAL_SPI_Init+0x4c>
 8006006:	f240 1159 	movw	r1, #345	@ 0x159
 800600a:	4861      	ldr	r0, [pc, #388]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 800600c:	f7fa fd82 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00e      	beq.n	8006036 <HAL_SPI_Init+0x72>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006020:	d009      	beq.n	8006036 <HAL_SPI_Init+0x72>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800602a:	d004      	beq.n	8006036 <HAL_SPI_Init+0x72>
 800602c:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8006030:	4857      	ldr	r0, [pc, #348]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 8006032:	f7fa fd6f 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800603e:	d008      	beq.n	8006052 <HAL_SPI_Init+0x8e>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d004      	beq.n	8006052 <HAL_SPI_Init+0x8e>
 8006048:	f240 115b 	movw	r1, #347	@ 0x15b
 800604c:	4850      	ldr	r0, [pc, #320]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 800604e:	f7fa fd61 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800605a:	d00d      	beq.n	8006078 <HAL_SPI_Init+0xb4>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d009      	beq.n	8006078 <HAL_SPI_Init+0xb4>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800606c:	d004      	beq.n	8006078 <HAL_SPI_Init+0xb4>
 800606e:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8006072:	4847      	ldr	r0, [pc, #284]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 8006074:	f7fa fd4e 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d020      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	2b08      	cmp	r3, #8
 8006086:	d01c      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	69db      	ldr	r3, [r3, #28]
 800608c:	2b10      	cmp	r3, #16
 800608e:	d018      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	2b18      	cmp	r3, #24
 8006096:	d014      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	2b20      	cmp	r3, #32
 800609e:	d010      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	69db      	ldr	r3, [r3, #28]
 80060a4:	2b28      	cmp	r3, #40	@ 0x28
 80060a6:	d00c      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	2b30      	cmp	r3, #48	@ 0x30
 80060ae:	d008      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	69db      	ldr	r3, [r3, #28]
 80060b4:	2b38      	cmp	r3, #56	@ 0x38
 80060b6:	d004      	beq.n	80060c2 <HAL_SPI_Init+0xfe>
 80060b8:	f240 115d 	movw	r1, #349	@ 0x15d
 80060bc:	4834      	ldr	r0, [pc, #208]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 80060be:	f7fa fd29 	bl	8000b14 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <HAL_SPI_Init+0x118>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	2b80      	cmp	r3, #128	@ 0x80
 80060d0:	d004      	beq.n	80060dc <HAL_SPI_Init+0x118>
 80060d2:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 80060d6:	482e      	ldr	r0, [pc, #184]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 80060d8:	f7fa fd1c 	bl	8000b14 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d004      	beq.n	80060ee <HAL_SPI_Init+0x12a>
 80060e4:	f240 1161 	movw	r1, #353	@ 0x161
 80060e8:	4829      	ldr	r0, [pc, #164]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 80060ea:	f7fa fd13 	bl	8000b14 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d14e      	bne.n	8006194 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d008      	beq.n	8006110 <HAL_SPI_Init+0x14c>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	2b02      	cmp	r3, #2
 8006104:	d004      	beq.n	8006110 <HAL_SPI_Init+0x14c>
 8006106:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 800610a:	4821      	ldr	r0, [pc, #132]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 800610c:	f7fa fd02 	bl	8000b14 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d008      	beq.n	800612a <HAL_SPI_Init+0x166>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d004      	beq.n	800612a <HAL_SPI_Init+0x166>
 8006120:	f240 1165 	movw	r1, #357	@ 0x165
 8006124:	481a      	ldr	r0, [pc, #104]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 8006126:	f7fa fcf5 	bl	8000b14 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006132:	d125      	bne.n	8006180 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d056      	beq.n	80061ea <HAL_SPI_Init+0x226>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	69db      	ldr	r3, [r3, #28]
 8006140:	2b08      	cmp	r3, #8
 8006142:	d052      	beq.n	80061ea <HAL_SPI_Init+0x226>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	2b10      	cmp	r3, #16
 800614a:	d04e      	beq.n	80061ea <HAL_SPI_Init+0x226>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	69db      	ldr	r3, [r3, #28]
 8006150:	2b18      	cmp	r3, #24
 8006152:	d04a      	beq.n	80061ea <HAL_SPI_Init+0x226>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	2b20      	cmp	r3, #32
 800615a:	d046      	beq.n	80061ea <HAL_SPI_Init+0x226>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	2b28      	cmp	r3, #40	@ 0x28
 8006162:	d042      	beq.n	80061ea <HAL_SPI_Init+0x226>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	2b30      	cmp	r3, #48	@ 0x30
 800616a:	d03e      	beq.n	80061ea <HAL_SPI_Init+0x226>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2b38      	cmp	r3, #56	@ 0x38
 8006172:	d03a      	beq.n	80061ea <HAL_SPI_Init+0x226>
 8006174:	f240 1169 	movw	r1, #361	@ 0x169
 8006178:	4805      	ldr	r0, [pc, #20]	@ (8006190 <HAL_SPI_Init+0x1cc>)
 800617a:	f7fa fccb 	bl	8000b14 <assert_failed>
 800617e:	e034      	b.n	80061ea <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	61da      	str	r2, [r3, #28]
 8006186:	e030      	b.n	80061ea <HAL_SPI_Init+0x226>
 8006188:	40013000 	.word	0x40013000
 800618c:	40003800 	.word	0x40003800
 8006190:	0800a860 	.word	0x0800a860
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	69db      	ldr	r3, [r3, #28]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d020      	beq.n	80061de <HAL_SPI_Init+0x21a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d01c      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	69db      	ldr	r3, [r3, #28]
 80061a8:	2b10      	cmp	r3, #16
 80061aa:	d018      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	69db      	ldr	r3, [r3, #28]
 80061b0:	2b18      	cmp	r3, #24
 80061b2:	d014      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	69db      	ldr	r3, [r3, #28]
 80061b8:	2b20      	cmp	r3, #32
 80061ba:	d010      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	69db      	ldr	r3, [r3, #28]
 80061c0:	2b28      	cmp	r3, #40	@ 0x28
 80061c2:	d00c      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	2b30      	cmp	r3, #48	@ 0x30
 80061ca:	d008      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	2b38      	cmp	r3, #56	@ 0x38
 80061d2:	d004      	beq.n	80061de <HAL_SPI_Init+0x21a>
 80061d4:	f240 1173 	movw	r1, #371	@ 0x173
 80061d8:	4838      	ldr	r0, [pc, #224]	@ (80062bc <HAL_SPI_Init+0x2f8>)
 80061da:	f7fa fc9b 	bl	8000b14 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d106      	bne.n	800620a <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7fa ffb7 	bl	8001178 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2202      	movs	r2, #2
 800620e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006220:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006232:	431a      	orrs	r2, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800623c:	431a      	orrs	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	431a      	orrs	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	431a      	orrs	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800625a:	431a      	orrs	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800626e:	ea42 0103 	orr.w	r1, r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006276:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	430a      	orrs	r2, r1
 8006280:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	0c1a      	lsrs	r2, r3, #16
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f002 0204 	and.w	r2, r2, #4
 8006290:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	0800a860 	.word	0x0800a860

080062c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d009      	beq.n	80062ec <HAL_SPI_Transmit+0x2c>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062e0:	d004      	beq.n	80062ec <HAL_SPI_Transmit+0x2c>
 80062e2:	f240 3121 	movw	r1, #801	@ 0x321
 80062e6:	4886      	ldr	r0, [pc, #536]	@ (8006500 <HAL_SPI_Transmit+0x240>)
 80062e8:	f7fa fc14 	bl	8000b14 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ec:	f7fb fca6 	bl	8001c3c <HAL_GetTick>
 80062f0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80062f2:	88fb      	ldrh	r3, [r7, #6]
 80062f4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d001      	beq.n	8006306 <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 8006302:	2302      	movs	r3, #2
 8006304:	e12c      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d002      	beq.n	8006312 <HAL_SPI_Transmit+0x52>
 800630c:	88fb      	ldrh	r3, [r7, #6]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e124      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_SPI_Transmit+0x64>
 8006320:	2302      	movs	r3, #2
 8006322:	e11d      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2203      	movs	r2, #3
 8006330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	88fa      	ldrh	r2, [r7, #6]
 8006344:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	88fa      	ldrh	r2, [r7, #6]
 800634a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006372:	d10f      	bne.n	8006394 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006382:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006392:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639e:	2b40      	cmp	r3, #64	@ 0x40
 80063a0:	d007      	beq.n	80063b2 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ba:	d152      	bne.n	8006462 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <HAL_SPI_Transmit+0x10a>
 80063c4:	8b7b      	ldrh	r3, [r7, #26]
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d145      	bne.n	8006456 <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ce:	881a      	ldrh	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	1c9a      	adds	r2, r3, #2
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063ee:	e032      	b.n	8006456 <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d112      	bne.n	8006424 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006402:	881a      	ldrh	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640e:	1c9a      	adds	r2, r3, #2
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006418:	b29b      	uxth	r3, r3
 800641a:	3b01      	subs	r3, #1
 800641c:	b29a      	uxth	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006422:	e018      	b.n	8006456 <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006424:	f7fb fc0a 	bl	8001c3c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d803      	bhi.n	800643c <HAL_SPI_Transmit+0x17c>
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643a:	d102      	bne.n	8006442 <HAL_SPI_Transmit+0x182>
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d109      	bne.n	8006456 <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e084      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800645a:	b29b      	uxth	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1c7      	bne.n	80063f0 <HAL_SPI_Transmit+0x130>
 8006460:	e055      	b.n	800650e <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d002      	beq.n	8006470 <HAL_SPI_Transmit+0x1b0>
 800646a:	8b7b      	ldrh	r3, [r7, #26]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d149      	bne.n	8006504 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	330c      	adds	r3, #12
 800647a:	7812      	ldrb	r2, [r2, #0]
 800647c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800648c:	b29b      	uxth	r3, r3
 800648e:	3b01      	subs	r3, #1
 8006490:	b29a      	uxth	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006496:	e035      	b.n	8006504 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d113      	bne.n	80064ce <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	330c      	adds	r3, #12
 80064b0:	7812      	ldrb	r2, [r2, #0]
 80064b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b8:	1c5a      	adds	r2, r3, #1
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064cc:	e01a      	b.n	8006504 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064ce:	f7fb fbb5 	bl	8001c3c <HAL_GetTick>
 80064d2:	4602      	mov	r2, r0
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d803      	bhi.n	80064e6 <HAL_SPI_Transmit+0x226>
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e4:	d102      	bne.n	80064ec <HAL_SPI_Transmit+0x22c>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10b      	bne.n	8006504 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e02f      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
 8006500:	0800a860 	.word	0x0800a860
    while (hspi->TxXferCount > 0U)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006508:	b29b      	uxth	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1c4      	bne.n	8006498 <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800650e:	69fa      	ldr	r2, [r7, #28]
 8006510:	6839      	ldr	r1, [r7, #0]
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 fbd2 	bl	8006cbc <SPI_EndRxTxTransaction>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d002      	beq.n	8006524 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2220      	movs	r2, #32
 8006522:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10a      	bne.n	8006542 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800652c:	2300      	movs	r3, #0
 800652e:	617b      	str	r3, [r7, #20]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	617b      	str	r3, [r7, #20]
 8006540:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 800655e:	2300      	movs	r3, #0
  }
}
 8006560:	4618      	mov	r0, r3
 8006562:	3720      	adds	r7, #32
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b088      	sub	sp, #32
 800656c:	af02      	add	r7, sp, #8
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	603b      	str	r3, [r7, #0]
 8006574:	4613      	mov	r3, r2
 8006576:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800657e:	b2db      	uxtb	r3, r3
 8006580:	2b01      	cmp	r3, #1
 8006582:	d001      	beq.n	8006588 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006584:	2302      	movs	r3, #2
 8006586:	e104      	b.n	8006792 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006590:	d112      	bne.n	80065b8 <HAL_SPI_Receive+0x50>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10e      	bne.n	80065b8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2204      	movs	r2, #4
 800659e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80065a2:	88fa      	ldrh	r2, [r7, #6]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4613      	mov	r3, r2
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	68b9      	ldr	r1, [r7, #8]
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 f8f4 	bl	800679c <HAL_SPI_TransmitReceive>
 80065b4:	4603      	mov	r3, r0
 80065b6:	e0ec      	b.n	8006792 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065b8:	f7fb fb40 	bl	8001c3c <HAL_GetTick>
 80065bc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <HAL_SPI_Receive+0x62>
 80065c4:	88fb      	ldrh	r3, [r7, #6]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e0e1      	b.n	8006792 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_SPI_Receive+0x74>
 80065d8:	2302      	movs	r3, #2
 80065da:	e0da      	b.n	8006792 <HAL_SPI_Receive+0x22a>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2204      	movs	r2, #4
 80065e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	88fa      	ldrh	r2, [r7, #6]
 80065fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	88fa      	ldrh	r2, [r7, #6]
 8006602:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800662a:	d10f      	bne.n	800664c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800663a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800664a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006656:	2b40      	cmp	r3, #64	@ 0x40
 8006658:	d007      	beq.n	800666a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006668:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d170      	bne.n	8006754 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006672:	e035      	b.n	80066e0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d115      	bne.n	80066ae <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f103 020c 	add.w	r2, r3, #12
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668e:	7812      	ldrb	r2, [r2, #0]
 8006690:	b2d2      	uxtb	r2, r2
 8006692:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006698:	1c5a      	adds	r2, r3, #1
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066ac:	e018      	b.n	80066e0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066ae:	f7fb fac5 	bl	8001c3c <HAL_GetTick>
 80066b2:	4602      	mov	r2, r0
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d803      	bhi.n	80066c6 <HAL_SPI_Receive+0x15e>
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c4:	d102      	bne.n	80066cc <HAL_SPI_Receive+0x164>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d109      	bne.n	80066e0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e058      	b.n	8006792 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1c4      	bne.n	8006674 <HAL_SPI_Receive+0x10c>
 80066ea:	e038      	b.n	800675e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d113      	bne.n	8006722 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68da      	ldr	r2, [r3, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006704:	b292      	uxth	r2, r2
 8006706:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670c:	1c9a      	adds	r2, r3, #2
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006716:	b29b      	uxth	r3, r3
 8006718:	3b01      	subs	r3, #1
 800671a:	b29a      	uxth	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006720:	e018      	b.n	8006754 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006722:	f7fb fa8b 	bl	8001c3c <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	429a      	cmp	r2, r3
 8006730:	d803      	bhi.n	800673a <HAL_SPI_Receive+0x1d2>
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006738:	d102      	bne.n	8006740 <HAL_SPI_Receive+0x1d8>
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d109      	bne.n	8006754 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e01e      	b.n	8006792 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006758:	b29b      	uxth	r3, r3
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1c6      	bne.n	80066ec <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	6839      	ldr	r1, [r7, #0]
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 fa58 	bl	8006c18 <SPI_EndRxTransaction>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d002      	beq.n	8006774 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e000      	b.n	8006792 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006790:	2300      	movs	r3, #0
  }
}
 8006792:	4618      	mov	r0, r3
 8006794:	3718      	adds	r7, #24
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
	...

0800679c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b08a      	sub	sp, #40	@ 0x28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
 80067a8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067aa:	2301      	movs	r3, #1
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d004      	beq.n	80067c0 <HAL_SPI_TransmitReceive+0x24>
 80067b6:	f44f 6195 	mov.w	r1, #1192	@ 0x4a8
 80067ba:	4884      	ldr	r0, [pc, #528]	@ (80069cc <HAL_SPI_TransmitReceive+0x230>)
 80067bc:	f7fa f9aa 	bl	8000b14 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067c0:	f7fb fa3c 	bl	8001c3c <HAL_GetTick>
 80067c4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067cc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80067d4:	887b      	ldrh	r3, [r7, #2]
 80067d6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067d8:	7ffb      	ldrb	r3, [r7, #31]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d00c      	beq.n	80067f8 <HAL_SPI_TransmitReceive+0x5c>
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067e4:	d106      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x58>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d102      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x58>
 80067ee:	7ffb      	ldrb	r3, [r7, #31]
 80067f0:	2b04      	cmp	r3, #4
 80067f2:	d001      	beq.n	80067f8 <HAL_SPI_TransmitReceive+0x5c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80067f4:	2302      	movs	r3, #2
 80067f6:	e182      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d005      	beq.n	800680a <HAL_SPI_TransmitReceive+0x6e>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <HAL_SPI_TransmitReceive+0x6e>
 8006804:	887b      	ldrh	r3, [r7, #2]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_SPI_TransmitReceive+0x72>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e177      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006814:	2b01      	cmp	r3, #1
 8006816:	d101      	bne.n	800681c <HAL_SPI_TransmitReceive+0x80>
 8006818:	2302      	movs	r3, #2
 800681a:	e170      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b04      	cmp	r3, #4
 800682e:	d003      	beq.n	8006838 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2205      	movs	r2, #5
 8006834:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	887a      	ldrh	r2, [r7, #2]
 8006848:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	887a      	ldrh	r2, [r7, #2]
 800684e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	887a      	ldrh	r2, [r7, #2]
 800685a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	887a      	ldrh	r2, [r7, #2]
 8006860:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006878:	2b40      	cmp	r3, #64	@ 0x40
 800687a:	d007      	beq.n	800688c <HAL_SPI_TransmitReceive+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800688a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006894:	d17e      	bne.n	8006994 <HAL_SPI_TransmitReceive+0x1f8>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <HAL_SPI_TransmitReceive+0x108>
 800689e:	8afb      	ldrh	r3, [r7, #22]
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d16c      	bne.n	800697e <HAL_SPI_TransmitReceive+0x1e2>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a8:	881a      	ldrh	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b4:	1c9a      	adds	r2, r3, #2
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068be:	b29b      	uxth	r3, r3
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068c8:	e059      	b.n	800697e <HAL_SPI_TransmitReceive+0x1e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f003 0302 	and.w	r3, r3, #2
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d11b      	bne.n	8006910 <HAL_SPI_TransmitReceive+0x174>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d016      	beq.n	8006910 <HAL_SPI_TransmitReceive+0x174>
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d113      	bne.n	8006910 <HAL_SPI_TransmitReceive+0x174>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068ec:	881a      	ldrh	r2, [r3, #0]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	1c9a      	adds	r2, r3, #2
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800690c:	2300      	movs	r3, #0
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	2b01      	cmp	r3, #1
 800691c:	d119      	bne.n	8006952 <HAL_SPI_TransmitReceive+0x1b6>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006922:	b29b      	uxth	r3, r3
 8006924:	2b00      	cmp	r3, #0
 8006926:	d014      	beq.n	8006952 <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68da      	ldr	r2, [r3, #12]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	b292      	uxth	r2, r2
 8006934:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800693a:	1c9a      	adds	r2, r3, #2
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006944:	b29b      	uxth	r3, r3
 8006946:	3b01      	subs	r3, #1
 8006948:	b29a      	uxth	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800694e:	2301      	movs	r3, #1
 8006950:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006952:	f7fb f973 	bl	8001c3c <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800695e:	429a      	cmp	r2, r3
 8006960:	d80d      	bhi.n	800697e <HAL_SPI_TransmitReceive+0x1e2>
 8006962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006968:	d009      	beq.n	800697e <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e0bf      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006982:	b29b      	uxth	r3, r3
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1a0      	bne.n	80068ca <HAL_SPI_TransmitReceive+0x12e>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800698c:	b29b      	uxth	r3, r3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d19b      	bne.n	80068ca <HAL_SPI_TransmitReceive+0x12e>
 8006992:	e085      	b.n	8006aa0 <HAL_SPI_TransmitReceive+0x304>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d002      	beq.n	80069a2 <HAL_SPI_TransmitReceive+0x206>
 800699c:	8afb      	ldrh	r3, [r7, #22]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d174      	bne.n	8006a8c <HAL_SPI_TransmitReceive+0x2f0>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	330c      	adds	r3, #12
 80069ac:	7812      	ldrb	r2, [r2, #0]
 80069ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069be:	b29b      	uxth	r3, r3
 80069c0:	3b01      	subs	r3, #1
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c8:	e060      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x2f0>
 80069ca:	bf00      	nop
 80069cc:	0800a860 	.word	0x0800a860
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d11c      	bne.n	8006a18 <HAL_SPI_TransmitReceive+0x27c>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d017      	beq.n	8006a18 <HAL_SPI_TransmitReceive+0x27c>
 80069e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	d114      	bne.n	8006a18 <HAL_SPI_TransmitReceive+0x27c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	330c      	adds	r3, #12
 80069f8:	7812      	ldrb	r2, [r2, #0]
 80069fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	1c5a      	adds	r2, r3, #1
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d119      	bne.n	8006a5a <HAL_SPI_TransmitReceive+0x2be>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d014      	beq.n	8006a5a <HAL_SPI_TransmitReceive+0x2be>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68da      	ldr	r2, [r3, #12]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a42:	1c5a      	adds	r2, r3, #1
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a56:	2301      	movs	r3, #1
 8006a58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a5a:	f7fb f8ef 	bl	8001c3c <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d803      	bhi.n	8006a72 <HAL_SPI_TransmitReceive+0x2d6>
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a70:	d102      	bne.n	8006a78 <HAL_SPI_TransmitReceive+0x2dc>
 8006a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d109      	bne.n	8006a8c <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e038      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d19c      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x234>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d197      	bne.n	80069d0 <HAL_SPI_TransmitReceive+0x234>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006aa0:	6a3a      	ldr	r2, [r7, #32]
 8006aa2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 f909 	bl	8006cbc <SPI_EndRxTxTransaction>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d008      	beq.n	8006ac2 <HAL_SPI_TransmitReceive+0x326>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e01d      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10a      	bne.n	8006ae0 <HAL_SPI_TransmitReceive+0x344>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006aca:	2300      	movs	r3, #0
 8006acc:	613b      	str	r3, [r7, #16]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	613b      	str	r3, [r7, #16]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	613b      	str	r3, [r7, #16]
 8006ade:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <HAL_SPI_TransmitReceive+0x360>
  {
    return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e000      	b.n	8006afe <HAL_SPI_TransmitReceive+0x362>
  }
  else
  {
    return HAL_OK;
 8006afc:	2300      	movs	r3, #0
  }
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3728      	adds	r7, #40	@ 0x28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop

08006b08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b088      	sub	sp, #32
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	603b      	str	r3, [r7, #0]
 8006b14:	4613      	mov	r3, r2
 8006b16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b18:	f7fb f890 	bl	8001c3c <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b20:	1a9b      	subs	r3, r3, r2
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	4413      	add	r3, r2
 8006b26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b28:	f7fb f888 	bl	8001c3c <HAL_GetTick>
 8006b2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b2e:	4b39      	ldr	r3, [pc, #228]	@ (8006c14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	015b      	lsls	r3, r3, #5
 8006b34:	0d1b      	lsrs	r3, r3, #20
 8006b36:	69fa      	ldr	r2, [r7, #28]
 8006b38:	fb02 f303 	mul.w	r3, r2, r3
 8006b3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b3e:	e054      	b.n	8006bea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b46:	d050      	beq.n	8006bea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b48:	f7fb f878 	bl	8001c3c <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	69fa      	ldr	r2, [r7, #28]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d902      	bls.n	8006b5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d13d      	bne.n	8006bda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b76:	d111      	bne.n	8006b9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b80:	d004      	beq.n	8006b8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8a:	d107      	bne.n	8006b9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ba4:	d10f      	bne.n	8006bc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bb4:	601a      	str	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2201      	movs	r2, #1
 8006bca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e017      	b.n	8006c0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	3b01      	subs	r3, #1
 8006be8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	689a      	ldr	r2, [r3, #8]
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	68ba      	ldr	r2, [r7, #8]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	bf0c      	ite	eq
 8006bfa:	2301      	moveq	r3, #1
 8006bfc:	2300      	movne	r3, #0
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	461a      	mov	r2, r3
 8006c02:	79fb      	ldrb	r3, [r7, #7]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d19b      	bne.n	8006b40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3720      	adds	r7, #32
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	20000020 	.word	0x20000020

08006c18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af02      	add	r7, sp, #8
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c2c:	d111      	bne.n	8006c52 <SPI_EndRxTransaction+0x3a>
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c36:	d004      	beq.n	8006c42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c40:	d107      	bne.n	8006c52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c50:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c5a:	d117      	bne.n	8006c8c <SPI_EndRxTransaction+0x74>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c64:	d112      	bne.n	8006c8c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	2101      	movs	r1, #1
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f7ff ff49 	bl	8006b08 <SPI_WaitFlagStateUntilTimeout>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d01a      	beq.n	8006cb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c80:	f043 0220 	orr.w	r2, r3, #32
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e013      	b.n	8006cb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	9300      	str	r3, [sp, #0]
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2200      	movs	r2, #0
 8006c94:	2180      	movs	r1, #128	@ 0x80
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f7ff ff36 	bl	8006b08 <SPI_WaitFlagStateUntilTimeout>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d007      	beq.n	8006cb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ca6:	f043 0220 	orr.w	r2, r3, #32
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e000      	b.n	8006cb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3710      	adds	r7, #16
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af02      	add	r7, sp, #8
 8006cc2:	60f8      	str	r0, [r7, #12]
 8006cc4:	60b9      	str	r1, [r7, #8]
 8006cc6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	9300      	str	r3, [sp, #0]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	2102      	movs	r1, #2
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f7ff ff18 	bl	8006b08 <SPI_WaitFlagStateUntilTimeout>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d007      	beq.n	8006cee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ce2:	f043 0220 	orr.w	r2, r3, #32
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006cea:	2303      	movs	r3, #3
 8006cec:	e013      	b.n	8006d16 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	2180      	movs	r1, #128	@ 0x80
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff ff05 	bl	8006b08 <SPI_WaitFlagStateUntilTimeout>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d007      	beq.n	8006d14 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d08:	f043 0220 	orr.w	r2, r3, #32
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e000      	b.n	8006d16 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
	...

08006d20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e0a1      	b.n	8006e76 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a52      	ldr	r2, [pc, #328]	@ (8006e80 <HAL_TIM_Base_Init+0x160>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d013      	beq.n	8006d64 <HAL_TIM_Base_Init+0x44>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d44:	d00e      	beq.n	8006d64 <HAL_TIM_Base_Init+0x44>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a4e      	ldr	r2, [pc, #312]	@ (8006e84 <HAL_TIM_Base_Init+0x164>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d009      	beq.n	8006d64 <HAL_TIM_Base_Init+0x44>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a4c      	ldr	r2, [pc, #304]	@ (8006e88 <HAL_TIM_Base_Init+0x168>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d004      	beq.n	8006d64 <HAL_TIM_Base_Init+0x44>
 8006d5a:	f240 1113 	movw	r1, #275	@ 0x113
 8006d5e:	484b      	ldr	r0, [pc, #300]	@ (8006e8c <HAL_TIM_Base_Init+0x16c>)
 8006d60:	f7f9 fed8 	bl	8000b14 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d014      	beq.n	8006d96 <HAL_TIM_Base_Init+0x76>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	2b10      	cmp	r3, #16
 8006d72:	d010      	beq.n	8006d96 <HAL_TIM_Base_Init+0x76>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2b20      	cmp	r3, #32
 8006d7a:	d00c      	beq.n	8006d96 <HAL_TIM_Base_Init+0x76>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	2b40      	cmp	r3, #64	@ 0x40
 8006d82:	d008      	beq.n	8006d96 <HAL_TIM_Base_Init+0x76>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	2b60      	cmp	r3, #96	@ 0x60
 8006d8a:	d004      	beq.n	8006d96 <HAL_TIM_Base_Init+0x76>
 8006d8c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8006d90:	483e      	ldr	r0, [pc, #248]	@ (8006e8c <HAL_TIM_Base_Init+0x16c>)
 8006d92:	f7f9 febf 	bl	8000b14 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00e      	beq.n	8006dbc <HAL_TIM_Base_Init+0x9c>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	691b      	ldr	r3, [r3, #16]
 8006da2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006da6:	d009      	beq.n	8006dbc <HAL_TIM_Base_Init+0x9c>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006db0:	d004      	beq.n	8006dbc <HAL_TIM_Base_Init+0x9c>
 8006db2:	f240 1115 	movw	r1, #277	@ 0x115
 8006db6:	4835      	ldr	r0, [pc, #212]	@ (8006e8c <HAL_TIM_Base_Init+0x16c>)
 8006db8:	f7f9 feac 	bl	8000b14 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d004      	beq.n	8006dce <HAL_TIM_Base_Init+0xae>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dcc:	d304      	bcc.n	8006dd8 <HAL_TIM_Base_Init+0xb8>
 8006dce:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8006dd2:	482e      	ldr	r0, [pc, #184]	@ (8006e8c <HAL_TIM_Base_Init+0x16c>)
 8006dd4:	f7f9 fe9e 	bl	8000b14 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d008      	beq.n	8006df2 <HAL_TIM_Base_Init+0xd2>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	2b80      	cmp	r3, #128	@ 0x80
 8006de6:	d004      	beq.n	8006df2 <HAL_TIM_Base_Init+0xd2>
 8006de8:	f240 1117 	movw	r1, #279	@ 0x117
 8006dec:	4827      	ldr	r0, [pc, #156]	@ (8006e8c <HAL_TIM_Base_Init+0x16c>)
 8006dee:	f7f9 fe91 	bl	8000b14 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d106      	bne.n	8006e0c <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 f842 	bl	8006e90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	f000 f9c0 	bl	80071a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	40012c00 	.word	0x40012c00
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40000800 	.word	0x40000800
 8006e8c:	0800a898 	.word	0x0800a898

08006e90 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bc80      	pop	{r7}
 8006ea0:	4770      	bx	lr
	...

08006ea4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a2e      	ldr	r2, [pc, #184]	@ (8006f6c <HAL_TIM_Base_Start_IT+0xc8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d013      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0x3a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ebe:	d00e      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0x3a>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8006f70 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d009      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0x3a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a29      	ldr	r2, [pc, #164]	@ (8006f74 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d004      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0x3a>
 8006ed4:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8006ed8:	4827      	ldr	r0, [pc, #156]	@ (8006f78 <HAL_TIM_Base_Start_IT+0xd4>)
 8006eda:	f7f9 fe1b 	bl	8000b14 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d001      	beq.n	8006eee <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e03a      	b.n	8006f64 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68da      	ldr	r2, [r3, #12]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f042 0201 	orr.w	r2, r2, #1
 8006f04:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a18      	ldr	r2, [pc, #96]	@ (8006f6c <HAL_TIM_Base_Start_IT+0xc8>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d00e      	beq.n	8006f2e <HAL_TIM_Base_Start_IT+0x8a>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f18:	d009      	beq.n	8006f2e <HAL_TIM_Base_Start_IT+0x8a>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a14      	ldr	r2, [pc, #80]	@ (8006f70 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d004      	beq.n	8006f2e <HAL_TIM_Base_Start_IT+0x8a>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a12      	ldr	r2, [pc, #72]	@ (8006f74 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d111      	bne.n	8006f52 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2b06      	cmp	r3, #6
 8006f3e:	d010      	beq.n	8006f62 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0201 	orr.w	r2, r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f50:	e007      	b.n	8006f62 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f042 0201 	orr.w	r2, r2, #1
 8006f60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	40012c00 	.word	0x40012c00
 8006f70:	40000400 	.word	0x40000400
 8006f74:	40000800 	.word	0x40000800
 8006f78:	0800a898 	.word	0x0800a898

08006f7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d020      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01b      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0202 	mvn.w	r2, #2
 8006fb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f8d1 	bl	800716e <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f8c4 	bl	800715c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f8d3 	bl	8007180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0304 	and.w	r3, r3, #4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d020      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0304 	and.w	r3, r3, #4
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d01b      	beq.n	800702c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0204 	mvn.w	r2, #4
 8006ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2202      	movs	r2, #2
 8007002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f8ab 	bl	800716e <HAL_TIM_IC_CaptureCallback>
 8007018:	e005      	b.n	8007026 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f89e 	bl	800715c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f000 f8ad 	bl	8007180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d020      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01b      	beq.n	8007078 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f06f 0208 	mvn.w	r2, #8
 8007048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2204      	movs	r2, #4
 800704e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f003 0303 	and.w	r3, r3, #3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f885 	bl	800716e <HAL_TIM_IC_CaptureCallback>
 8007064:	e005      	b.n	8007072 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 f878 	bl	800715c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f887 	bl	8007180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f003 0310 	and.w	r3, r3, #16
 800707e:	2b00      	cmp	r3, #0
 8007080:	d020      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f003 0310 	and.w	r3, r3, #16
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01b      	beq.n	80070c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f06f 0210 	mvn.w	r2, #16
 8007094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2208      	movs	r2, #8
 800709a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f85f 	bl	800716e <HAL_TIM_IC_CaptureCallback>
 80070b0:	e005      	b.n	80070be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f852 	bl	800715c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f861 	bl	8007180 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00c      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d007      	beq.n	80070e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f06f 0201 	mvn.w	r2, #1
 80070e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7f9 fcfe 	bl	8000ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00c      	beq.n	800710c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d007      	beq.n	800710c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f8c3 	bl	8007292 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00c      	beq.n	8007130 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711c:	2b00      	cmp	r3, #0
 800711e:	d007      	beq.n	8007130 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f831 	bl	8007192 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00c      	beq.n	8007154 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f003 0320 	and.w	r3, r3, #32
 8007140:	2b00      	cmp	r3, #0
 8007142:	d007      	beq.n	8007154 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f06f 0220 	mvn.w	r2, #32
 800714c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f896 	bl	8007280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007154:	bf00      	nop
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007164:	bf00      	nop
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	bc80      	pop	{r7}
 800716c:	4770      	bx	lr

0800716e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	bc80      	pop	{r7}
 800717e:	4770      	bx	lr

08007180 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	bc80      	pop	{r7}
 8007190:	4770      	bx	lr

08007192 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007192:	b480      	push	{r7}
 8007194:	b083      	sub	sp, #12
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800719a:	bf00      	nop
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	bc80      	pop	{r7}
 80071a2:	4770      	bx	lr

080071a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a2f      	ldr	r2, [pc, #188]	@ (8007274 <TIM_Base_SetConfig+0xd0>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d00b      	beq.n	80071d4 <TIM_Base_SetConfig+0x30>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c2:	d007      	beq.n	80071d4 <TIM_Base_SetConfig+0x30>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a2c      	ldr	r2, [pc, #176]	@ (8007278 <TIM_Base_SetConfig+0xd4>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d003      	beq.n	80071d4 <TIM_Base_SetConfig+0x30>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4a2b      	ldr	r2, [pc, #172]	@ (800727c <TIM_Base_SetConfig+0xd8>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d108      	bne.n	80071e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a22      	ldr	r2, [pc, #136]	@ (8007274 <TIM_Base_SetConfig+0xd0>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00b      	beq.n	8007206 <TIM_Base_SetConfig+0x62>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071f4:	d007      	beq.n	8007206 <TIM_Base_SetConfig+0x62>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a1f      	ldr	r2, [pc, #124]	@ (8007278 <TIM_Base_SetConfig+0xd4>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d003      	beq.n	8007206 <TIM_Base_SetConfig+0x62>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a1e      	ldr	r2, [pc, #120]	@ (800727c <TIM_Base_SetConfig+0xd8>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d108      	bne.n	8007218 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800720c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4313      	orrs	r3, r2
 8007216:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	4313      	orrs	r3, r2
 8007224:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a0d      	ldr	r2, [pc, #52]	@ (8007274 <TIM_Base_SetConfig+0xd0>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d103      	bne.n	800724c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	691b      	ldr	r3, [r3, #16]
 8007256:	f003 0301 	and.w	r3, r3, #1
 800725a:	2b00      	cmp	r3, #0
 800725c:	d005      	beq.n	800726a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	f023 0201 	bic.w	r2, r3, #1
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	611a      	str	r2, [r3, #16]
  }
}
 800726a:	bf00      	nop
 800726c:	3714      	adds	r7, #20
 800726e:	46bd      	mov	sp, r7
 8007270:	bc80      	pop	{r7}
 8007272:	4770      	bx	lr
 8007274:	40012c00 	.word	0x40012c00
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800

08007280 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	bc80      	pop	{r7}
 8007290:	4770      	bx	lr

08007292 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800729a:	bf00      	nop
 800729c:	370c      	adds	r7, #12
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr

080072a4 <__NVIC_SetPriority>:
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	4603      	mov	r3, r0
 80072ac:	6039      	str	r1, [r7, #0]
 80072ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	db0a      	blt.n	80072ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	b2da      	uxtb	r2, r3
 80072bc:	490c      	ldr	r1, [pc, #48]	@ (80072f0 <__NVIC_SetPriority+0x4c>)
 80072be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072c2:	0112      	lsls	r2, r2, #4
 80072c4:	b2d2      	uxtb	r2, r2
 80072c6:	440b      	add	r3, r1
 80072c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80072cc:	e00a      	b.n	80072e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	4908      	ldr	r1, [pc, #32]	@ (80072f4 <__NVIC_SetPriority+0x50>)
 80072d4:	79fb      	ldrb	r3, [r7, #7]
 80072d6:	f003 030f 	and.w	r3, r3, #15
 80072da:	3b04      	subs	r3, #4
 80072dc:	0112      	lsls	r2, r2, #4
 80072de:	b2d2      	uxtb	r2, r2
 80072e0:	440b      	add	r3, r1
 80072e2:	761a      	strb	r2, [r3, #24]
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	e000e100 	.word	0xe000e100
 80072f4:	e000ed00 	.word	0xe000ed00

080072f8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80072f8:	b580      	push	{r7, lr}
 80072fa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80072fc:	4b05      	ldr	r3, [pc, #20]	@ (8007314 <SysTick_Handler+0x1c>)
 80072fe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007300:	f001 ffa0 	bl	8009244 <xTaskGetSchedulerState>
 8007304:	4603      	mov	r3, r0
 8007306:	2b01      	cmp	r3, #1
 8007308:	d001      	beq.n	800730e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800730a:	f002 fe45 	bl	8009f98 <xPortSysTickHandler>
  }
}
 800730e:	bf00      	nop
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	e000e010 	.word	0xe000e010

08007318 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007318:	b580      	push	{r7, lr}
 800731a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800731c:	2100      	movs	r1, #0
 800731e:	f06f 0004 	mvn.w	r0, #4
 8007322:	f7ff ffbf 	bl	80072a4 <__NVIC_SetPriority>
#endif
}
 8007326:	bf00      	nop
 8007328:	bd80      	pop	{r7, pc}
	...

0800732c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007332:	f3ef 8305 	mrs	r3, IPSR
 8007336:	603b      	str	r3, [r7, #0]
  return(result);
 8007338:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800733e:	f06f 0305 	mvn.w	r3, #5
 8007342:	607b      	str	r3, [r7, #4]
 8007344:	e00c      	b.n	8007360 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007346:	4b09      	ldr	r3, [pc, #36]	@ (800736c <osKernelInitialize+0x40>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d105      	bne.n	800735a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800734e:	4b07      	ldr	r3, [pc, #28]	@ (800736c <osKernelInitialize+0x40>)
 8007350:	2201      	movs	r2, #1
 8007352:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007354:	2300      	movs	r3, #0
 8007356:	607b      	str	r3, [r7, #4]
 8007358:	e002      	b.n	8007360 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800735a:	f04f 33ff 	mov.w	r3, #4294967295
 800735e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007360:	687b      	ldr	r3, [r7, #4]
}
 8007362:	4618      	mov	r0, r3
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	bc80      	pop	{r7}
 800736a:	4770      	bx	lr
 800736c:	200006d8 	.word	0x200006d8

08007370 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007376:	f3ef 8305 	mrs	r3, IPSR
 800737a:	603b      	str	r3, [r7, #0]
  return(result);
 800737c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007382:	f06f 0305 	mvn.w	r3, #5
 8007386:	607b      	str	r3, [r7, #4]
 8007388:	e010      	b.n	80073ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800738a:	4b0b      	ldr	r3, [pc, #44]	@ (80073b8 <osKernelStart+0x48>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d109      	bne.n	80073a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007392:	f7ff ffc1 	bl	8007318 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007396:	4b08      	ldr	r3, [pc, #32]	@ (80073b8 <osKernelStart+0x48>)
 8007398:	2202      	movs	r2, #2
 800739a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800739c:	f001 faf2 	bl	8008984 <vTaskStartScheduler>
      stat = osOK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	607b      	str	r3, [r7, #4]
 80073a4:	e002      	b.n	80073ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80073a6:	f04f 33ff 	mov.w	r3, #4294967295
 80073aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80073ac:	687b      	ldr	r3, [r7, #4]
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3708      	adds	r7, #8
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	200006d8 	.word	0x200006d8

080073bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80073bc:	b580      	push	{r7, lr}
 80073be:	b08e      	sub	sp, #56	@ 0x38
 80073c0:	af04      	add	r7, sp, #16
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80073c8:	2300      	movs	r3, #0
 80073ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073cc:	f3ef 8305 	mrs	r3, IPSR
 80073d0:	617b      	str	r3, [r7, #20]
  return(result);
 80073d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d17e      	bne.n	80074d6 <osThreadNew+0x11a>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d07b      	beq.n	80074d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80073de:	2380      	movs	r3, #128	@ 0x80
 80073e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80073e2:	2318      	movs	r3, #24
 80073e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80073e6:	2300      	movs	r3, #0
 80073e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80073ea:	f04f 33ff 	mov.w	r3, #4294967295
 80073ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d045      	beq.n	8007482 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d002      	beq.n	8007404 <osThreadNew+0x48>
        name = attr->name;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d008      	beq.n	800742a <osThreadNew+0x6e>
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	2b38      	cmp	r3, #56	@ 0x38
 800741c:	d805      	bhi.n	800742a <osThreadNew+0x6e>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <osThreadNew+0x72>
        return (NULL);
 800742a:	2300      	movs	r3, #0
 800742c:	e054      	b.n	80074d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d003      	beq.n	800743e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	089b      	lsrs	r3, r3, #2
 800743c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00e      	beq.n	8007464 <osThreadNew+0xa8>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2ba7      	cmp	r3, #167	@ 0xa7
 800744c:	d90a      	bls.n	8007464 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007452:	2b00      	cmp	r3, #0
 8007454:	d006      	beq.n	8007464 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <osThreadNew+0xa8>
        mem = 1;
 800745e:	2301      	movs	r3, #1
 8007460:	61bb      	str	r3, [r7, #24]
 8007462:	e010      	b.n	8007486 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10c      	bne.n	8007486 <osThreadNew+0xca>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d108      	bne.n	8007486 <osThreadNew+0xca>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d104      	bne.n	8007486 <osThreadNew+0xca>
          mem = 0;
 800747c:	2300      	movs	r3, #0
 800747e:	61bb      	str	r3, [r7, #24]
 8007480:	e001      	b.n	8007486 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007482:	2300      	movs	r3, #0
 8007484:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d110      	bne.n	80074ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007494:	9202      	str	r2, [sp, #8]
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	6a3a      	ldr	r2, [r7, #32]
 80074a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80074a2:	68f8      	ldr	r0, [r7, #12]
 80074a4:	f001 f806 	bl	80084b4 <xTaskCreateStatic>
 80074a8:	4603      	mov	r3, r0
 80074aa:	613b      	str	r3, [r7, #16]
 80074ac:	e013      	b.n	80074d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d110      	bne.n	80074d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80074b4:	6a3b      	ldr	r3, [r7, #32]
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	f107 0310 	add.w	r3, r7, #16
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f001 f854 	bl	8008574 <xTaskCreate>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d001      	beq.n	80074d6 <osThreadNew+0x11a>
            hTask = NULL;
 80074d2:	2300      	movs	r3, #0
 80074d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80074d6:	693b      	ldr	r3, [r7, #16]
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3728      	adds	r7, #40	@ 0x28
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074e8:	f3ef 8305 	mrs	r3, IPSR
 80074ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80074ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <osDelay+0x1c>
    stat = osErrorISR;
 80074f4:	f06f 0305 	mvn.w	r3, #5
 80074f8:	60fb      	str	r3, [r7, #12]
 80074fa:	e007      	b.n	800750c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d002      	beq.n	800750c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f001 fa06 	bl	8008918 <vTaskDelay>
    }
  }

  return (stat);
 800750c:	68fb      	ldr	r3, [r7, #12]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
	...

08007518 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	4a06      	ldr	r2, [pc, #24]	@ (8007540 <vApplicationGetIdleTaskMemory+0x28>)
 8007528:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	4a05      	ldr	r2, [pc, #20]	@ (8007544 <vApplicationGetIdleTaskMemory+0x2c>)
 800752e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2280      	movs	r2, #128	@ 0x80
 8007534:	601a      	str	r2, [r3, #0]
}
 8007536:	bf00      	nop
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	bc80      	pop	{r7}
 800753e:	4770      	bx	lr
 8007540:	200006dc 	.word	0x200006dc
 8007544:	20000784 	.word	0x20000784

08007548 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007548:	b480      	push	{r7}
 800754a:	b085      	sub	sp, #20
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	4a07      	ldr	r2, [pc, #28]	@ (8007574 <vApplicationGetTimerTaskMemory+0x2c>)
 8007558:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	4a06      	ldr	r2, [pc, #24]	@ (8007578 <vApplicationGetTimerTaskMemory+0x30>)
 800755e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007566:	601a      	str	r2, [r3, #0]
}
 8007568:	bf00      	nop
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	bc80      	pop	{r7}
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	20000984 	.word	0x20000984
 8007578:	20000a2c 	.word	0x20000a2c

0800757c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f103 0208 	add.w	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f04f 32ff 	mov.w	r2, #4294967295
 8007594:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f103 0208 	add.w	r2, r3, #8
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f103 0208 	add.w	r2, r3, #8
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bc80      	pop	{r7}
 80075b8:	4770      	bx	lr

080075ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075ba:	b480      	push	{r7}
 80075bc:	b083      	sub	sp, #12
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bc80      	pop	{r7}
 80075d0:	4770      	bx	lr

080075d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075d2:	b480      	push	{r7}
 80075d4:	b085      	sub	sp, #20
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	601a      	str	r2, [r3, #0]
}
 800760e:	bf00      	nop
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	bc80      	pop	{r7}
 8007616:	4770      	bx	lr

08007618 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800762e:	d103      	bne.n	8007638 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	691b      	ldr	r3, [r3, #16]
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	e00c      	b.n	8007652 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	3308      	adds	r3, #8
 800763c:	60fb      	str	r3, [r7, #12]
 800763e:	e002      	b.n	8007646 <vListInsert+0x2e>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	60fb      	str	r3, [r7, #12]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	429a      	cmp	r2, r3
 8007650:	d2f6      	bcs.n	8007640 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	1c5a      	adds	r2, r3, #1
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	601a      	str	r2, [r3, #0]
}
 800767e:	bf00      	nop
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	bc80      	pop	{r7}
 8007686:	4770      	bx	lr

08007688 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007688:	b480      	push	{r7}
 800768a:	b085      	sub	sp, #20
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	6892      	ldr	r2, [r2, #8]
 800769e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	6852      	ldr	r2, [r2, #4]
 80076a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d103      	bne.n	80076bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689a      	ldr	r2, [r3, #8]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	1e5a      	subs	r2, r3, #1
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3714      	adds	r7, #20
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bc80      	pop	{r7}
 80076d8:	4770      	bx	lr
	...

080076dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d10b      	bne.n	8007708 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f4:	f383 8811 	msr	BASEPRI, r3
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007702:	bf00      	nop
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007708:	f002 fbc8 	bl	8009e9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007714:	68f9      	ldr	r1, [r7, #12]
 8007716:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007718:	fb01 f303 	mul.w	r3, r1, r3
 800771c:	441a      	add	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2200      	movs	r2, #0
 8007726:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007738:	3b01      	subs	r3, #1
 800773a:	68f9      	ldr	r1, [r7, #12]
 800773c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800773e:	fb01 f303 	mul.w	r3, r1, r3
 8007742:	441a      	add	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	22ff      	movs	r2, #255	@ 0xff
 800774c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	22ff      	movs	r2, #255	@ 0xff
 8007754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d114      	bne.n	8007788 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d01a      	beq.n	800779c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	3310      	adds	r3, #16
 800776a:	4618      	mov	r0, r3
 800776c:	f001 fba4 	bl	8008eb8 <xTaskRemoveFromEventList>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d012      	beq.n	800779c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007776:	4b0d      	ldr	r3, [pc, #52]	@ (80077ac <xQueueGenericReset+0xd0>)
 8007778:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	f3bf 8f4f 	dsb	sy
 8007782:	f3bf 8f6f 	isb	sy
 8007786:	e009      	b.n	800779c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	3310      	adds	r3, #16
 800778c:	4618      	mov	r0, r3
 800778e:	f7ff fef5 	bl	800757c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	3324      	adds	r3, #36	@ 0x24
 8007796:	4618      	mov	r0, r3
 8007798:	f7ff fef0 	bl	800757c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800779c:	f002 fbae 	bl	8009efc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80077a0:	2301      	movs	r3, #1
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	e000ed04 	.word	0xe000ed04

080077b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b08e      	sub	sp, #56	@ 0x38
 80077b4:	af02      	add	r7, sp, #8
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d10b      	bne.n	80077dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80077d6:	bf00      	nop
 80077d8:	bf00      	nop
 80077da:	e7fd      	b.n	80077d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10b      	bne.n	80077fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80077e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e6:	f383 8811 	msr	BASEPRI, r3
 80077ea:	f3bf 8f6f 	isb	sy
 80077ee:	f3bf 8f4f 	dsb	sy
 80077f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d002      	beq.n	8007806 <xQueueGenericCreateStatic+0x56>
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <xQueueGenericCreateStatic+0x5a>
 8007806:	2301      	movs	r3, #1
 8007808:	e000      	b.n	800780c <xQueueGenericCreateStatic+0x5c>
 800780a:	2300      	movs	r3, #0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10b      	bne.n	8007828 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007814:	f383 8811 	msr	BASEPRI, r3
 8007818:	f3bf 8f6f 	isb	sy
 800781c:	f3bf 8f4f 	dsb	sy
 8007820:	623b      	str	r3, [r7, #32]
}
 8007822:	bf00      	nop
 8007824:	bf00      	nop
 8007826:	e7fd      	b.n	8007824 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d102      	bne.n	8007834 <xQueueGenericCreateStatic+0x84>
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d101      	bne.n	8007838 <xQueueGenericCreateStatic+0x88>
 8007834:	2301      	movs	r3, #1
 8007836:	e000      	b.n	800783a <xQueueGenericCreateStatic+0x8a>
 8007838:	2300      	movs	r3, #0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d10b      	bne.n	8007856 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	61fb      	str	r3, [r7, #28]
}
 8007850:	bf00      	nop
 8007852:	bf00      	nop
 8007854:	e7fd      	b.n	8007852 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007856:	2350      	movs	r3, #80	@ 0x50
 8007858:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	2b50      	cmp	r3, #80	@ 0x50
 800785e:	d00b      	beq.n	8007878 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007864:	f383 8811 	msr	BASEPRI, r3
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	61bb      	str	r3, [r7, #24]
}
 8007872:	bf00      	nop
 8007874:	bf00      	nop
 8007876:	e7fd      	b.n	8007874 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007878:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800787e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00d      	beq.n	80078a0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800788c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	4613      	mov	r3, r2
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	68b9      	ldr	r1, [r7, #8]
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f000 f840 	bl	8007920 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80078a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3730      	adds	r7, #48	@ 0x30
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b08a      	sub	sp, #40	@ 0x28
 80078ae:	af02      	add	r7, sp, #8
 80078b0:	60f8      	str	r0, [r7, #12]
 80078b2:	60b9      	str	r1, [r7, #8]
 80078b4:	4613      	mov	r3, r2
 80078b6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d10b      	bne.n	80078d6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80078be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c2:	f383 8811 	msr	BASEPRI, r3
 80078c6:	f3bf 8f6f 	isb	sy
 80078ca:	f3bf 8f4f 	dsb	sy
 80078ce:	613b      	str	r3, [r7, #16]
}
 80078d0:	bf00      	nop
 80078d2:	bf00      	nop
 80078d4:	e7fd      	b.n	80078d2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	68ba      	ldr	r2, [r7, #8]
 80078da:	fb02 f303 	mul.w	r3, r2, r3
 80078de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	3350      	adds	r3, #80	@ 0x50
 80078e4:	4618      	mov	r0, r3
 80078e6:	f002 fbdb 	bl	800a0a0 <pvPortMalloc>
 80078ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d011      	beq.n	8007916 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	3350      	adds	r3, #80	@ 0x50
 80078fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007904:	79fa      	ldrb	r2, [r7, #7]
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	4613      	mov	r3, r2
 800790c:	697a      	ldr	r2, [r7, #20]
 800790e:	68b9      	ldr	r1, [r7, #8]
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 f805 	bl	8007920 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007916:	69bb      	ldr	r3, [r7, #24]
	}
 8007918:	4618      	mov	r0, r3
 800791a:	3720      	adds	r7, #32
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	af00      	add	r7, sp, #0
 8007926:	60f8      	str	r0, [r7, #12]
 8007928:	60b9      	str	r1, [r7, #8]
 800792a:	607a      	str	r2, [r7, #4]
 800792c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d103      	bne.n	800793c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	69ba      	ldr	r2, [r7, #24]
 8007938:	601a      	str	r2, [r3, #0]
 800793a:	e002      	b.n	8007942 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800794e:	2101      	movs	r1, #1
 8007950:	69b8      	ldr	r0, [r7, #24]
 8007952:	f7ff fec3 	bl	80076dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	78fa      	ldrb	r2, [r7, #3]
 800795a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800795e:	bf00      	nop
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b08e      	sub	sp, #56	@ 0x38
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
 8007974:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007976:	2300      	movs	r3, #0
 8007978:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800797e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10b      	bne.n	800799c <xQueueGenericSend+0x34>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	f383 8811 	msr	BASEPRI, r3
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	e7fd      	b.n	8007998 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d103      	bne.n	80079aa <xQueueGenericSend+0x42>
 80079a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d101      	bne.n	80079ae <xQueueGenericSend+0x46>
 80079aa:	2301      	movs	r3, #1
 80079ac:	e000      	b.n	80079b0 <xQueueGenericSend+0x48>
 80079ae:	2300      	movs	r3, #0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10b      	bne.n	80079cc <xQueueGenericSend+0x64>
	__asm volatile
 80079b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b8:	f383 8811 	msr	BASEPRI, r3
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079c6:	bf00      	nop
 80079c8:	bf00      	nop
 80079ca:	e7fd      	b.n	80079c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d103      	bne.n	80079da <xQueueGenericSend+0x72>
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d101      	bne.n	80079de <xQueueGenericSend+0x76>
 80079da:	2301      	movs	r3, #1
 80079dc:	e000      	b.n	80079e0 <xQueueGenericSend+0x78>
 80079de:	2300      	movs	r3, #0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10b      	bne.n	80079fc <xQueueGenericSend+0x94>
	__asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	623b      	str	r3, [r7, #32]
}
 80079f6:	bf00      	nop
 80079f8:	bf00      	nop
 80079fa:	e7fd      	b.n	80079f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079fc:	f001 fc22 	bl	8009244 <xTaskGetSchedulerState>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d102      	bne.n	8007a0c <xQueueGenericSend+0xa4>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d101      	bne.n	8007a10 <xQueueGenericSend+0xa8>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e000      	b.n	8007a12 <xQueueGenericSend+0xaa>
 8007a10:	2300      	movs	r3, #0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <xQueueGenericSend+0xc6>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	61fb      	str	r3, [r7, #28]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a2e:	f002 fa35 	bl	8009e9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d302      	bcc.n	8007a44 <xQueueGenericSend+0xdc>
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d129      	bne.n	8007a98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	68b9      	ldr	r1, [r7, #8]
 8007a48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a4a:	f000 fbc6 	bl	80081da <prvCopyDataToQueue>
 8007a4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d010      	beq.n	8007a7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a5a:	3324      	adds	r3, #36	@ 0x24
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f001 fa2b 	bl	8008eb8 <xTaskRemoveFromEventList>
 8007a62:	4603      	mov	r3, r0
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d013      	beq.n	8007a90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a68:	4b3f      	ldr	r3, [pc, #252]	@ (8007b68 <xQueueGenericSend+0x200>)
 8007a6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a6e:	601a      	str	r2, [r3, #0]
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	e00a      	b.n	8007a90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d007      	beq.n	8007a90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a80:	4b39      	ldr	r3, [pc, #228]	@ (8007b68 <xQueueGenericSend+0x200>)
 8007a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	f3bf 8f4f 	dsb	sy
 8007a8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a90:	f002 fa34 	bl	8009efc <vPortExitCritical>
				return pdPASS;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e063      	b.n	8007b60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d103      	bne.n	8007aa6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a9e:	f002 fa2d 	bl	8009efc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	e05c      	b.n	8007b60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d106      	bne.n	8007aba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007aac:	f107 0314 	add.w	r3, r7, #20
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f001 fa65 	bl	8008f80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007aba:	f002 fa1f 	bl	8009efc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007abe:	f000 ffd1 	bl	8008a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ac2:	f002 f9eb 	bl	8009e9c <vPortEnterCritical>
 8007ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007acc:	b25b      	sxtb	r3, r3
 8007ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad2:	d103      	bne.n	8007adc <xQueueGenericSend+0x174>
 8007ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ade:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ae2:	b25b      	sxtb	r3, r3
 8007ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae8:	d103      	bne.n	8007af2 <xQueueGenericSend+0x18a>
 8007aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007af2:	f002 fa03 	bl	8009efc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007af6:	1d3a      	adds	r2, r7, #4
 8007af8:	f107 0314 	add.w	r3, r7, #20
 8007afc:	4611      	mov	r1, r2
 8007afe:	4618      	mov	r0, r3
 8007b00:	f001 fa54 	bl	8008fac <xTaskCheckForTimeOut>
 8007b04:	4603      	mov	r3, r0
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d124      	bne.n	8007b54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b0c:	f000 fc5d 	bl	80083ca <prvIsQueueFull>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d018      	beq.n	8007b48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b18:	3310      	adds	r3, #16
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	4611      	mov	r1, r2
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f001 f978 	bl	8008e14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b26:	f000 fbe8 	bl	80082fa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b2a:	f000 ffa9 	bl	8008a80 <xTaskResumeAll>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	f47f af7c 	bne.w	8007a2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b36:	4b0c      	ldr	r3, [pc, #48]	@ (8007b68 <xQueueGenericSend+0x200>)
 8007b38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b3c:	601a      	str	r2, [r3, #0]
 8007b3e:	f3bf 8f4f 	dsb	sy
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	e772      	b.n	8007a2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b4a:	f000 fbd6 	bl	80082fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b4e:	f000 ff97 	bl	8008a80 <xTaskResumeAll>
 8007b52:	e76c      	b.n	8007a2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b56:	f000 fbd0 	bl	80082fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b5a:	f000 ff91 	bl	8008a80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3738      	adds	r7, #56	@ 0x38
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	e000ed04 	.word	0xe000ed04

08007b6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b090      	sub	sp, #64	@ 0x40
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
 8007b78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d10b      	bne.n	8007b9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b88:	f383 8811 	msr	BASEPRI, r3
 8007b8c:	f3bf 8f6f 	isb	sy
 8007b90:	f3bf 8f4f 	dsb	sy
 8007b94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b96:	bf00      	nop
 8007b98:	bf00      	nop
 8007b9a:	e7fd      	b.n	8007b98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d103      	bne.n	8007baa <xQueueGenericSendFromISR+0x3e>
 8007ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d101      	bne.n	8007bae <xQueueGenericSendFromISR+0x42>
 8007baa:	2301      	movs	r3, #1
 8007bac:	e000      	b.n	8007bb0 <xQueueGenericSendFromISR+0x44>
 8007bae:	2300      	movs	r3, #0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10b      	bne.n	8007bcc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007bc6:	bf00      	nop
 8007bc8:	bf00      	nop
 8007bca:	e7fd      	b.n	8007bc8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d103      	bne.n	8007bda <xQueueGenericSendFromISR+0x6e>
 8007bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d101      	bne.n	8007bde <xQueueGenericSendFromISR+0x72>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e000      	b.n	8007be0 <xQueueGenericSendFromISR+0x74>
 8007bde:	2300      	movs	r3, #0
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d10b      	bne.n	8007bfc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	623b      	str	r3, [r7, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007bfc:	f002 fa10 	bl	800a020 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c00:	f3ef 8211 	mrs	r2, BASEPRI
 8007c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	61fa      	str	r2, [r7, #28]
 8007c16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d302      	bcc.n	8007c2e <xQueueGenericSendFromISR+0xc2>
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	2b02      	cmp	r3, #2
 8007c2c:	d12f      	bne.n	8007c8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	68b9      	ldr	r1, [r7, #8]
 8007c42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007c44:	f000 fac9 	bl	80081da <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c50:	d112      	bne.n	8007c78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d016      	beq.n	8007c88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5c:	3324      	adds	r3, #36	@ 0x24
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f001 f92a 	bl	8008eb8 <xTaskRemoveFromEventList>
 8007c64:	4603      	mov	r3, r0
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00e      	beq.n	8007c88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00b      	beq.n	8007c88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	601a      	str	r2, [r3, #0]
 8007c76:	e007      	b.n	8007c88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	b25a      	sxtb	r2, r3
 8007c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007c8c:	e001      	b.n	8007c92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3740      	adds	r7, #64	@ 0x40
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08e      	sub	sp, #56	@ 0x38
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d10b      	bne.n	8007cd4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc0:	f383 8811 	msr	BASEPRI, r3
 8007cc4:	f3bf 8f6f 	isb	sy
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	623b      	str	r3, [r7, #32]
}
 8007cce:	bf00      	nop
 8007cd0:	bf00      	nop
 8007cd2:	e7fd      	b.n	8007cd0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d00b      	beq.n	8007cf4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	61fb      	str	r3, [r7, #28]
}
 8007cee:	bf00      	nop
 8007cf0:	bf00      	nop
 8007cf2:	e7fd      	b.n	8007cf0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <xQueueGiveFromISR+0x5c>
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d101      	bne.n	8007d08 <xQueueGiveFromISR+0x60>
 8007d04:	2301      	movs	r3, #1
 8007d06:	e000      	b.n	8007d0a <xQueueGiveFromISR+0x62>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10b      	bne.n	8007d26 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	61bb      	str	r3, [r7, #24]
}
 8007d20:	bf00      	nop
 8007d22:	bf00      	nop
 8007d24:	e7fd      	b.n	8007d22 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d26:	f002 f97b 	bl	800a020 <vPortValidateInterruptPriority>
	__asm volatile
 8007d2a:	f3ef 8211 	mrs	r2, BASEPRI
 8007d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d32:	f383 8811 	msr	BASEPRI, r3
 8007d36:	f3bf 8f6f 	isb	sy
 8007d3a:	f3bf 8f4f 	dsb	sy
 8007d3e:	617a      	str	r2, [r7, #20]
 8007d40:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007d42:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d22b      	bcs.n	8007dae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	1c5a      	adds	r2, r3, #1
 8007d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d70:	d112      	bne.n	8007d98 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d016      	beq.n	8007da8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7c:	3324      	adds	r3, #36	@ 0x24
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f001 f89a 	bl	8008eb8 <xTaskRemoveFromEventList>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00e      	beq.n	8007da8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00b      	beq.n	8007da8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	2201      	movs	r2, #1
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	e007      	b.n	8007da8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	b25a      	sxtb	r2, r3
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007da8:	2301      	movs	r3, #1
 8007daa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dac:	e001      	b.n	8007db2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007dae:	2300      	movs	r3, #0
 8007db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f383 8811 	msr	BASEPRI, r3
}
 8007dbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3738      	adds	r7, #56	@ 0x38
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b08c      	sub	sp, #48	@ 0x30
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10b      	bne.n	8007dfa <xQueueReceive+0x32>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	623b      	str	r3, [r7, #32]
}
 8007df4:	bf00      	nop
 8007df6:	bf00      	nop
 8007df8:	e7fd      	b.n	8007df6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d103      	bne.n	8007e08 <xQueueReceive+0x40>
 8007e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d101      	bne.n	8007e0c <xQueueReceive+0x44>
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e000      	b.n	8007e0e <xQueueReceive+0x46>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d10b      	bne.n	8007e2a <xQueueReceive+0x62>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	61fb      	str	r3, [r7, #28]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e2a:	f001 fa0b 	bl	8009244 <xTaskGetSchedulerState>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d102      	bne.n	8007e3a <xQueueReceive+0x72>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d101      	bne.n	8007e3e <xQueueReceive+0x76>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e000      	b.n	8007e40 <xQueueReceive+0x78>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d10b      	bne.n	8007e5c <xQueueReceive+0x94>
	__asm volatile
 8007e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e48:	f383 8811 	msr	BASEPRI, r3
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f3bf 8f4f 	dsb	sy
 8007e54:	61bb      	str	r3, [r7, #24]
}
 8007e56:	bf00      	nop
 8007e58:	bf00      	nop
 8007e5a:	e7fd      	b.n	8007e58 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e5c:	f002 f81e 	bl	8009e9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d01f      	beq.n	8007eac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e6c:	68b9      	ldr	r1, [r7, #8]
 8007e6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e70:	f000 fa1d 	bl	80082ae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	1e5a      	subs	r2, r3, #1
 8007e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00f      	beq.n	8007ea4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e86:	3310      	adds	r3, #16
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f001 f815 	bl	8008eb8 <xTaskRemoveFromEventList>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d007      	beq.n	8007ea4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e94:	4b3c      	ldr	r3, [pc, #240]	@ (8007f88 <xQueueReceive+0x1c0>)
 8007e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e9a:	601a      	str	r2, [r3, #0]
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ea4:	f002 f82a 	bl	8009efc <vPortExitCritical>
				return pdPASS;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e069      	b.n	8007f80 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d103      	bne.n	8007eba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007eb2:	f002 f823 	bl	8009efc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e062      	b.n	8007f80 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d106      	bne.n	8007ece <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ec0:	f107 0310 	add.w	r3, r7, #16
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f001 f85b 	bl	8008f80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ece:	f002 f815 	bl	8009efc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007ed2:	f000 fdc7 	bl	8008a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007ed6:	f001 ffe1 	bl	8009e9c <vPortEnterCritical>
 8007eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007edc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ee0:	b25b      	sxtb	r3, r3
 8007ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee6:	d103      	bne.n	8007ef0 <xQueueReceive+0x128>
 8007ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eea:	2200      	movs	r2, #0
 8007eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ef6:	b25b      	sxtb	r3, r3
 8007ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efc:	d103      	bne.n	8007f06 <xQueueReceive+0x13e>
 8007efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f06:	f001 fff9 	bl	8009efc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f0a:	1d3a      	adds	r2, r7, #4
 8007f0c:	f107 0310 	add.w	r3, r7, #16
 8007f10:	4611      	mov	r1, r2
 8007f12:	4618      	mov	r0, r3
 8007f14:	f001 f84a 	bl	8008fac <xTaskCheckForTimeOut>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d123      	bne.n	8007f66 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f20:	f000 fa3d 	bl	800839e <prvIsQueueEmpty>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d017      	beq.n	8007f5a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2c:	3324      	adds	r3, #36	@ 0x24
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	4611      	mov	r1, r2
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 ff6e 	bl	8008e14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f3a:	f000 f9de 	bl	80082fa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f3e:	f000 fd9f 	bl	8008a80 <xTaskResumeAll>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d189      	bne.n	8007e5c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007f48:	4b0f      	ldr	r3, [pc, #60]	@ (8007f88 <xQueueReceive+0x1c0>)
 8007f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	f3bf 8f4f 	dsb	sy
 8007f54:	f3bf 8f6f 	isb	sy
 8007f58:	e780      	b.n	8007e5c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f5c:	f000 f9cd 	bl	80082fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f60:	f000 fd8e 	bl	8008a80 <xTaskResumeAll>
 8007f64:	e77a      	b.n	8007e5c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f68:	f000 f9c7 	bl	80082fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f6c:	f000 fd88 	bl	8008a80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f72:	f000 fa14 	bl	800839e <prvIsQueueEmpty>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f43f af6f 	beq.w	8007e5c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3730      	adds	r7, #48	@ 0x30
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	e000ed04 	.word	0xe000ed04

08007f8c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b08e      	sub	sp, #56	@ 0x38
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f96:	2300      	movs	r3, #0
 8007f98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d10b      	bne.n	8007fc0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	623b      	str	r3, [r7, #32]
}
 8007fba:	bf00      	nop
 8007fbc:	bf00      	nop
 8007fbe:	e7fd      	b.n	8007fbc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00b      	beq.n	8007fe0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	61fb      	str	r3, [r7, #28]
}
 8007fda:	bf00      	nop
 8007fdc:	bf00      	nop
 8007fde:	e7fd      	b.n	8007fdc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fe0:	f001 f930 	bl	8009244 <xTaskGetSchedulerState>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <xQueueSemaphoreTake+0x64>
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d101      	bne.n	8007ff4 <xQueueSemaphoreTake+0x68>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e000      	b.n	8007ff6 <xQueueSemaphoreTake+0x6a>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10b      	bne.n	8008012 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	61bb      	str	r3, [r7, #24]
}
 800800c:	bf00      	nop
 800800e:	bf00      	nop
 8008010:	e7fd      	b.n	800800e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008012:	f001 ff43 	bl	8009e9c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800801a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800801c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800801e:	2b00      	cmp	r3, #0
 8008020:	d024      	beq.n	800806c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008024:	1e5a      	subs	r2, r3, #1
 8008026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008028:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800802a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d104      	bne.n	800803c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008032:	f001 fa81 	bl	8009538 <pvTaskIncrementMutexHeldCount>
 8008036:	4602      	mov	r2, r0
 8008038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800803c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00f      	beq.n	8008064 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008046:	3310      	adds	r3, #16
 8008048:	4618      	mov	r0, r3
 800804a:	f000 ff35 	bl	8008eb8 <xTaskRemoveFromEventList>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d007      	beq.n	8008064 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008054:	4b54      	ldr	r3, [pc, #336]	@ (80081a8 <xQueueSemaphoreTake+0x21c>)
 8008056:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800805a:	601a      	str	r2, [r3, #0]
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008064:	f001 ff4a 	bl	8009efc <vPortExitCritical>
				return pdPASS;
 8008068:	2301      	movs	r3, #1
 800806a:	e098      	b.n	800819e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d112      	bne.n	8008098 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00b      	beq.n	8008090 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807c:	f383 8811 	msr	BASEPRI, r3
 8008080:	f3bf 8f6f 	isb	sy
 8008084:	f3bf 8f4f 	dsb	sy
 8008088:	617b      	str	r3, [r7, #20]
}
 800808a:	bf00      	nop
 800808c:	bf00      	nop
 800808e:	e7fd      	b.n	800808c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008090:	f001 ff34 	bl	8009efc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008094:	2300      	movs	r3, #0
 8008096:	e082      	b.n	800819e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800809a:	2b00      	cmp	r3, #0
 800809c:	d106      	bne.n	80080ac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800809e:	f107 030c 	add.w	r3, r7, #12
 80080a2:	4618      	mov	r0, r3
 80080a4:	f000 ff6c 	bl	8008f80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080a8:	2301      	movs	r3, #1
 80080aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080ac:	f001 ff26 	bl	8009efc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080b0:	f000 fcd8 	bl	8008a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080b4:	f001 fef2 	bl	8009e9c <vPortEnterCritical>
 80080b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080be:	b25b      	sxtb	r3, r3
 80080c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c4:	d103      	bne.n	80080ce <xQueueSemaphoreTake+0x142>
 80080c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080d4:	b25b      	sxtb	r3, r3
 80080d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080da:	d103      	bne.n	80080e4 <xQueueSemaphoreTake+0x158>
 80080dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080de:	2200      	movs	r2, #0
 80080e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080e4:	f001 ff0a 	bl	8009efc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080e8:	463a      	mov	r2, r7
 80080ea:	f107 030c 	add.w	r3, r7, #12
 80080ee:	4611      	mov	r1, r2
 80080f0:	4618      	mov	r0, r3
 80080f2:	f000 ff5b 	bl	8008fac <xTaskCheckForTimeOut>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d132      	bne.n	8008162 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080fe:	f000 f94e 	bl	800839e <prvIsQueueEmpty>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d026      	beq.n	8008156 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d109      	bne.n	8008124 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008110:	f001 fec4 	bl	8009e9c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	4618      	mov	r0, r3
 800811a:	f001 f8b1 	bl	8009280 <xTaskPriorityInherit>
 800811e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008120:	f001 feec 	bl	8009efc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008126:	3324      	adds	r3, #36	@ 0x24
 8008128:	683a      	ldr	r2, [r7, #0]
 800812a:	4611      	mov	r1, r2
 800812c:	4618      	mov	r0, r3
 800812e:	f000 fe71 	bl	8008e14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008132:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008134:	f000 f8e1 	bl	80082fa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008138:	f000 fca2 	bl	8008a80 <xTaskResumeAll>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	f47f af67 	bne.w	8008012 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008144:	4b18      	ldr	r3, [pc, #96]	@ (80081a8 <xQueueSemaphoreTake+0x21c>)
 8008146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800814a:	601a      	str	r2, [r3, #0]
 800814c:	f3bf 8f4f 	dsb	sy
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	e75d      	b.n	8008012 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008156:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008158:	f000 f8cf 	bl	80082fa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800815c:	f000 fc90 	bl	8008a80 <xTaskResumeAll>
 8008160:	e757      	b.n	8008012 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008164:	f000 f8c9 	bl	80082fa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008168:	f000 fc8a 	bl	8008a80 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800816c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800816e:	f000 f916 	bl	800839e <prvIsQueueEmpty>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	f43f af4c 	beq.w	8008012 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800817a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00d      	beq.n	800819c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008180:	f001 fe8c 	bl	8009e9c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008184:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008186:	f000 f811 	bl	80081ac <prvGetDisinheritPriorityAfterTimeout>
 800818a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008192:	4618      	mov	r0, r3
 8008194:	f001 f94c 	bl	8009430 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008198:	f001 feb0 	bl	8009efc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800819c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3738      	adds	r7, #56	@ 0x38
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	e000ed04 	.word	0xe000ed04

080081ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d006      	beq.n	80081ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80081c6:	60fb      	str	r3, [r7, #12]
 80081c8:	e001      	b.n	80081ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80081ca:	2300      	movs	r3, #0
 80081cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80081ce:	68fb      	ldr	r3, [r7, #12]
	}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bc80      	pop	{r7}
 80081d8:	4770      	bx	lr

080081da <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b086      	sub	sp, #24
 80081de:	af00      	add	r7, sp, #0
 80081e0:	60f8      	str	r0, [r7, #12]
 80081e2:	60b9      	str	r1, [r7, #8]
 80081e4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80081e6:	2300      	movs	r3, #0
 80081e8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d10d      	bne.n	8008214 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d14d      	bne.n	800829c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	4618      	mov	r0, r3
 8008206:	f001 f8a3 	bl	8009350 <xTaskPriorityDisinherit>
 800820a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	609a      	str	r2, [r3, #8]
 8008212:	e043      	b.n	800829c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d119      	bne.n	800824e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6858      	ldr	r0, [r3, #4]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008222:	461a      	mov	r2, r3
 8008224:	68b9      	ldr	r1, [r7, #8]
 8008226:	f002 f9d7 	bl	800a5d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	685a      	ldr	r2, [r3, #4]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008232:	441a      	add	r2, r3
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	685a      	ldr	r2, [r3, #4]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	429a      	cmp	r2, r3
 8008242:	d32b      	bcc.n	800829c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	605a      	str	r2, [r3, #4]
 800824c:	e026      	b.n	800829c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	68d8      	ldr	r0, [r3, #12]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	461a      	mov	r2, r3
 8008258:	68b9      	ldr	r1, [r7, #8]
 800825a:	f002 f9bd 	bl	800a5d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	68da      	ldr	r2, [r3, #12]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008266:	425b      	negs	r3, r3
 8008268:	441a      	add	r2, r3
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	68da      	ldr	r2, [r3, #12]
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	429a      	cmp	r2, r3
 8008278:	d207      	bcs.n	800828a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	689a      	ldr	r2, [r3, #8]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008282:	425b      	negs	r3, r3
 8008284:	441a      	add	r2, r3
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b02      	cmp	r3, #2
 800828e:	d105      	bne.n	800829c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d002      	beq.n	800829c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	3b01      	subs	r3, #1
 800829a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	1c5a      	adds	r2, r3, #1
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80082a4:	697b      	ldr	r3, [r7, #20]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3718      	adds	r7, #24
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b082      	sub	sp, #8
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
 80082b6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d018      	beq.n	80082f2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68da      	ldr	r2, [r3, #12]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c8:	441a      	add	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	68da      	ldr	r2, [r3, #12]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d303      	bcc.n	80082e2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	68d9      	ldr	r1, [r3, #12]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ea:	461a      	mov	r2, r3
 80082ec:	6838      	ldr	r0, [r7, #0]
 80082ee:	f002 f973 	bl	800a5d8 <memcpy>
	}
}
 80082f2:	bf00      	nop
 80082f4:	3708      	adds	r7, #8
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008302:	f001 fdcb 	bl	8009e9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800830c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800830e:	e011      	b.n	8008334 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008314:	2b00      	cmp	r3, #0
 8008316:	d012      	beq.n	800833e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3324      	adds	r3, #36	@ 0x24
 800831c:	4618      	mov	r0, r3
 800831e:	f000 fdcb 	bl	8008eb8 <xTaskRemoveFromEventList>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d001      	beq.n	800832c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008328:	f000 fea4 	bl	8009074 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	3b01      	subs	r3, #1
 8008330:	b2db      	uxtb	r3, r3
 8008332:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008338:	2b00      	cmp	r3, #0
 800833a:	dce9      	bgt.n	8008310 <prvUnlockQueue+0x16>
 800833c:	e000      	b.n	8008340 <prvUnlockQueue+0x46>
					break;
 800833e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	22ff      	movs	r2, #255	@ 0xff
 8008344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008348:	f001 fdd8 	bl	8009efc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800834c:	f001 fda6 	bl	8009e9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008356:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008358:	e011      	b.n	800837e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d012      	beq.n	8008388 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3310      	adds	r3, #16
 8008366:	4618      	mov	r0, r3
 8008368:	f000 fda6 	bl	8008eb8 <xTaskRemoveFromEventList>
 800836c:	4603      	mov	r3, r0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d001      	beq.n	8008376 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008372:	f000 fe7f 	bl	8009074 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008376:	7bbb      	ldrb	r3, [r7, #14]
 8008378:	3b01      	subs	r3, #1
 800837a:	b2db      	uxtb	r3, r3
 800837c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800837e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008382:	2b00      	cmp	r3, #0
 8008384:	dce9      	bgt.n	800835a <prvUnlockQueue+0x60>
 8008386:	e000      	b.n	800838a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008388:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	22ff      	movs	r2, #255	@ 0xff
 800838e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008392:	f001 fdb3 	bl	8009efc <vPortExitCritical>
}
 8008396:	bf00      	nop
 8008398:	3710      	adds	r7, #16
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b084      	sub	sp, #16
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083a6:	f001 fd79 	bl	8009e9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d102      	bne.n	80083b8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80083b2:	2301      	movs	r3, #1
 80083b4:	60fb      	str	r3, [r7, #12]
 80083b6:	e001      	b.n	80083bc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80083b8:	2300      	movs	r3, #0
 80083ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083bc:	f001 fd9e 	bl	8009efc <vPortExitCritical>

	return xReturn;
 80083c0:	68fb      	ldr	r3, [r7, #12]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083d2:	f001 fd63 	bl	8009e9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083de:	429a      	cmp	r2, r3
 80083e0:	d102      	bne.n	80083e8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80083e2:	2301      	movs	r3, #1
 80083e4:	60fb      	str	r3, [r7, #12]
 80083e6:	e001      	b.n	80083ec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80083e8:	2300      	movs	r3, #0
 80083ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083ec:	f001 fd86 	bl	8009efc <vPortExitCritical>

	return xReturn;
 80083f0:	68fb      	ldr	r3, [r7, #12]
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
	...

080083fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80083fc:	b480      	push	{r7}
 80083fe:	b085      	sub	sp, #20
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008406:	2300      	movs	r3, #0
 8008408:	60fb      	str	r3, [r7, #12]
 800840a:	e014      	b.n	8008436 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800840c:	4a0e      	ldr	r2, [pc, #56]	@ (8008448 <vQueueAddToRegistry+0x4c>)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10b      	bne.n	8008430 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008418:	490b      	ldr	r1, [pc, #44]	@ (8008448 <vQueueAddToRegistry+0x4c>)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	683a      	ldr	r2, [r7, #0]
 800841e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008422:	4a09      	ldr	r2, [pc, #36]	@ (8008448 <vQueueAddToRegistry+0x4c>)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	00db      	lsls	r3, r3, #3
 8008428:	4413      	add	r3, r2
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800842e:	e006      	b.n	800843e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	3301      	adds	r3, #1
 8008434:	60fb      	str	r3, [r7, #12]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2b07      	cmp	r3, #7
 800843a:	d9e7      	bls.n	800840c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800843c:	bf00      	nop
 800843e:	bf00      	nop
 8008440:	3714      	adds	r7, #20
 8008442:	46bd      	mov	sp, r7
 8008444:	bc80      	pop	{r7}
 8008446:	4770      	bx	lr
 8008448:	20000e2c 	.word	0x20000e2c

0800844c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800845c:	f001 fd1e 	bl	8009e9c <vPortEnterCritical>
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008466:	b25b      	sxtb	r3, r3
 8008468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800846c:	d103      	bne.n	8008476 <vQueueWaitForMessageRestricted+0x2a>
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800847c:	b25b      	sxtb	r3, r3
 800847e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008482:	d103      	bne.n	800848c <vQueueWaitForMessageRestricted+0x40>
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800848c:	f001 fd36 	bl	8009efc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008494:	2b00      	cmp	r3, #0
 8008496:	d106      	bne.n	80084a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	3324      	adds	r3, #36	@ 0x24
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	68b9      	ldr	r1, [r7, #8]
 80084a0:	4618      	mov	r0, r3
 80084a2:	f000 fcdd 	bl	8008e60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80084a6:	6978      	ldr	r0, [r7, #20]
 80084a8:	f7ff ff27 	bl	80082fa <prvUnlockQueue>
	}
 80084ac:	bf00      	nop
 80084ae:	3718      	adds	r7, #24
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b08e      	sub	sp, #56	@ 0x38
 80084b8:	af04      	add	r7, sp, #16
 80084ba:	60f8      	str	r0, [r7, #12]
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	607a      	str	r2, [r7, #4]
 80084c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80084c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10b      	bne.n	80084e0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80084c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084cc:	f383 8811 	msr	BASEPRI, r3
 80084d0:	f3bf 8f6f 	isb	sy
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	623b      	str	r3, [r7, #32]
}
 80084da:	bf00      	nop
 80084dc:	bf00      	nop
 80084de:	e7fd      	b.n	80084dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80084e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d10b      	bne.n	80084fe <xTaskCreateStatic+0x4a>
	__asm volatile
 80084e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ea:	f383 8811 	msr	BASEPRI, r3
 80084ee:	f3bf 8f6f 	isb	sy
 80084f2:	f3bf 8f4f 	dsb	sy
 80084f6:	61fb      	str	r3, [r7, #28]
}
 80084f8:	bf00      	nop
 80084fa:	bf00      	nop
 80084fc:	e7fd      	b.n	80084fa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80084fe:	23a8      	movs	r3, #168	@ 0xa8
 8008500:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	2ba8      	cmp	r3, #168	@ 0xa8
 8008506:	d00b      	beq.n	8008520 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	61bb      	str	r3, [r7, #24]
}
 800851a:	bf00      	nop
 800851c:	bf00      	nop
 800851e:	e7fd      	b.n	800851c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008520:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008524:	2b00      	cmp	r3, #0
 8008526:	d01e      	beq.n	8008566 <xTaskCreateStatic+0xb2>
 8008528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852a:	2b00      	cmp	r3, #0
 800852c:	d01b      	beq.n	8008566 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800852e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008530:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008534:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008536:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853a:	2202      	movs	r2, #2
 800853c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008540:	2300      	movs	r3, #0
 8008542:	9303      	str	r3, [sp, #12]
 8008544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008546:	9302      	str	r3, [sp, #8]
 8008548:	f107 0314 	add.w	r3, r7, #20
 800854c:	9301      	str	r3, [sp, #4]
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	9300      	str	r3, [sp, #0]
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	68b9      	ldr	r1, [r7, #8]
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 f851 	bl	8008600 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800855e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008560:	f000 f8f6 	bl	8008750 <prvAddNewTaskToReadyList>
 8008564:	e001      	b.n	800856a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008566:	2300      	movs	r3, #0
 8008568:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800856a:	697b      	ldr	r3, [r7, #20]
	}
 800856c:	4618      	mov	r0, r3
 800856e:	3728      	adds	r7, #40	@ 0x28
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008574:	b580      	push	{r7, lr}
 8008576:	b08c      	sub	sp, #48	@ 0x30
 8008578:	af04      	add	r7, sp, #16
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	603b      	str	r3, [r7, #0]
 8008580:	4613      	mov	r3, r2
 8008582:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008584:	88fb      	ldrh	r3, [r7, #6]
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	4618      	mov	r0, r3
 800858a:	f001 fd89 	bl	800a0a0 <pvPortMalloc>
 800858e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00e      	beq.n	80085b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008596:	20a8      	movs	r0, #168	@ 0xa8
 8008598:	f001 fd82 	bl	800a0a0 <pvPortMalloc>
 800859c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d003      	beq.n	80085ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	697a      	ldr	r2, [r7, #20]
 80085a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80085aa:	e005      	b.n	80085b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80085ac:	6978      	ldr	r0, [r7, #20]
 80085ae:	f001 fe45 	bl	800a23c <vPortFree>
 80085b2:	e001      	b.n	80085b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80085b4:	2300      	movs	r3, #0
 80085b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d017      	beq.n	80085ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085c6:	88fa      	ldrh	r2, [r7, #6]
 80085c8:	2300      	movs	r3, #0
 80085ca:	9303      	str	r3, [sp, #12]
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	9302      	str	r3, [sp, #8]
 80085d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d2:	9301      	str	r3, [sp, #4]
 80085d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d6:	9300      	str	r3, [sp, #0]
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	68b9      	ldr	r1, [r7, #8]
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 f80f 	bl	8008600 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085e2:	69f8      	ldr	r0, [r7, #28]
 80085e4:	f000 f8b4 	bl	8008750 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085e8:	2301      	movs	r3, #1
 80085ea:	61bb      	str	r3, [r7, #24]
 80085ec:	e002      	b.n	80085f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085ee:	f04f 33ff 	mov.w	r3, #4294967295
 80085f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80085f4:	69bb      	ldr	r3, [r7, #24]
	}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3720      	adds	r7, #32
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
	...

08008600 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b088      	sub	sp, #32
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800860e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008610:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	461a      	mov	r2, r3
 8008618:	21a5      	movs	r1, #165	@ 0xa5
 800861a:	f001 ff3d 	bl	800a498 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008628:	3b01      	subs	r3, #1
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	4413      	add	r3, r2
 800862e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	f023 0307 	bic.w	r3, r3, #7
 8008636:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	f003 0307 	and.w	r3, r3, #7
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00b      	beq.n	800865a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	617b      	str	r3, [r7, #20]
}
 8008654:	bf00      	nop
 8008656:	bf00      	nop
 8008658:	e7fd      	b.n	8008656 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01f      	beq.n	80086a0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008660:	2300      	movs	r3, #0
 8008662:	61fb      	str	r3, [r7, #28]
 8008664:	e012      	b.n	800868c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	4413      	add	r3, r2
 800866c:	7819      	ldrb	r1, [r3, #0]
 800866e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008670:	69fb      	ldr	r3, [r7, #28]
 8008672:	4413      	add	r3, r2
 8008674:	3334      	adds	r3, #52	@ 0x34
 8008676:	460a      	mov	r2, r1
 8008678:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	4413      	add	r3, r2
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d006      	beq.n	8008694 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	3301      	adds	r3, #1
 800868a:	61fb      	str	r3, [r7, #28]
 800868c:	69fb      	ldr	r3, [r7, #28]
 800868e:	2b0f      	cmp	r3, #15
 8008690:	d9e9      	bls.n	8008666 <prvInitialiseNewTask+0x66>
 8008692:	e000      	b.n	8008696 <prvInitialiseNewTask+0x96>
			{
				break;
 8008694:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	2200      	movs	r2, #0
 800869a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800869e:	e003      	b.n	80086a8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80086a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80086a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086aa:	2b37      	cmp	r3, #55	@ 0x37
 80086ac:	d901      	bls.n	80086b2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80086ae:	2337      	movs	r3, #55	@ 0x37
 80086b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80086b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80086b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086bc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	2200      	movs	r2, #0
 80086c2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	3304      	adds	r3, #4
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7fe ff76 	bl	80075ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80086ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d0:	3318      	adds	r3, #24
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fe ff71 	bl	80075ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80086e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80086ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f0:	2200      	movs	r2, #0
 80086f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008700:	3354      	adds	r3, #84	@ 0x54
 8008702:	224c      	movs	r2, #76	@ 0x4c
 8008704:	2100      	movs	r1, #0
 8008706:	4618      	mov	r0, r3
 8008708:	f001 fec6 	bl	800a498 <memset>
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	4a0d      	ldr	r2, [pc, #52]	@ (8008744 <prvInitialiseNewTask+0x144>)
 8008710:	659a      	str	r2, [r3, #88]	@ 0x58
 8008712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008714:	4a0c      	ldr	r2, [pc, #48]	@ (8008748 <prvInitialiseNewTask+0x148>)
 8008716:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	4a0c      	ldr	r2, [pc, #48]	@ (800874c <prvInitialiseNewTask+0x14c>)
 800871c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800871e:	683a      	ldr	r2, [r7, #0]
 8008720:	68f9      	ldr	r1, [r7, #12]
 8008722:	69b8      	ldr	r0, [r7, #24]
 8008724:	f001 fac8 	bl	8009cb8 <pxPortInitialiseStack>
 8008728:	4602      	mov	r2, r0
 800872a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800872e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008730:	2b00      	cmp	r3, #0
 8008732:	d002      	beq.n	800873a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008738:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800873a:	bf00      	nop
 800873c:	3720      	adds	r7, #32
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop
 8008744:	200020c0 	.word	0x200020c0
 8008748:	20002128 	.word	0x20002128
 800874c:	20002190 	.word	0x20002190

08008750 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008758:	f001 fba0 	bl	8009e9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800875c:	4b2d      	ldr	r3, [pc, #180]	@ (8008814 <prvAddNewTaskToReadyList+0xc4>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3301      	adds	r3, #1
 8008762:	4a2c      	ldr	r2, [pc, #176]	@ (8008814 <prvAddNewTaskToReadyList+0xc4>)
 8008764:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008766:	4b2c      	ldr	r3, [pc, #176]	@ (8008818 <prvAddNewTaskToReadyList+0xc8>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d109      	bne.n	8008782 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800876e:	4a2a      	ldr	r2, [pc, #168]	@ (8008818 <prvAddNewTaskToReadyList+0xc8>)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008774:	4b27      	ldr	r3, [pc, #156]	@ (8008814 <prvAddNewTaskToReadyList+0xc4>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b01      	cmp	r3, #1
 800877a:	d110      	bne.n	800879e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800877c:	f000 fc9e 	bl	80090bc <prvInitialiseTaskLists>
 8008780:	e00d      	b.n	800879e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008782:	4b26      	ldr	r3, [pc, #152]	@ (800881c <prvAddNewTaskToReadyList+0xcc>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d109      	bne.n	800879e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800878a:	4b23      	ldr	r3, [pc, #140]	@ (8008818 <prvAddNewTaskToReadyList+0xc8>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008794:	429a      	cmp	r2, r3
 8008796:	d802      	bhi.n	800879e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008798:	4a1f      	ldr	r2, [pc, #124]	@ (8008818 <prvAddNewTaskToReadyList+0xc8>)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800879e:	4b20      	ldr	r3, [pc, #128]	@ (8008820 <prvAddNewTaskToReadyList+0xd0>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3301      	adds	r3, #1
 80087a4:	4a1e      	ldr	r2, [pc, #120]	@ (8008820 <prvAddNewTaskToReadyList+0xd0>)
 80087a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80087a8:	4b1d      	ldr	r3, [pc, #116]	@ (8008820 <prvAddNewTaskToReadyList+0xd0>)
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b4:	4b1b      	ldr	r3, [pc, #108]	@ (8008824 <prvAddNewTaskToReadyList+0xd4>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d903      	bls.n	80087c4 <prvAddNewTaskToReadyList+0x74>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c0:	4a18      	ldr	r2, [pc, #96]	@ (8008824 <prvAddNewTaskToReadyList+0xd4>)
 80087c2:	6013      	str	r3, [r2, #0]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c8:	4613      	mov	r3, r2
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	4413      	add	r3, r2
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	4a15      	ldr	r2, [pc, #84]	@ (8008828 <prvAddNewTaskToReadyList+0xd8>)
 80087d2:	441a      	add	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	3304      	adds	r3, #4
 80087d8:	4619      	mov	r1, r3
 80087da:	4610      	mov	r0, r2
 80087dc:	f7fe fef9 	bl	80075d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087e0:	f001 fb8c 	bl	8009efc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087e4:	4b0d      	ldr	r3, [pc, #52]	@ (800881c <prvAddNewTaskToReadyList+0xcc>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00e      	beq.n	800880a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008818 <prvAddNewTaskToReadyList+0xc8>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d207      	bcs.n	800880a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80087fa:	4b0c      	ldr	r3, [pc, #48]	@ (800882c <prvAddNewTaskToReadyList+0xdc>)
 80087fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800880a:	bf00      	nop
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	20001340 	.word	0x20001340
 8008818:	20000e6c 	.word	0x20000e6c
 800881c:	2000134c 	.word	0x2000134c
 8008820:	2000135c 	.word	0x2000135c
 8008824:	20001348 	.word	0x20001348
 8008828:	20000e70 	.word	0x20000e70
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008838:	f001 fb30 	bl	8009e9c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d102      	bne.n	8008848 <vTaskDelete+0x18>
 8008842:	4b2d      	ldr	r3, [pc, #180]	@ (80088f8 <vTaskDelete+0xc8>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	e000      	b.n	800884a <vTaskDelete+0x1a>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	3304      	adds	r3, #4
 8008850:	4618      	mov	r0, r3
 8008852:	f7fe ff19 	bl	8007688 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	3318      	adds	r3, #24
 8008862:	4618      	mov	r0, r3
 8008864:	f7fe ff10 	bl	8007688 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008868:	4b24      	ldr	r3, [pc, #144]	@ (80088fc <vTaskDelete+0xcc>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3301      	adds	r3, #1
 800886e:	4a23      	ldr	r2, [pc, #140]	@ (80088fc <vTaskDelete+0xcc>)
 8008870:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008872:	4b21      	ldr	r3, [pc, #132]	@ (80088f8 <vTaskDelete+0xc8>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	68fa      	ldr	r2, [r7, #12]
 8008878:	429a      	cmp	r2, r3
 800887a:	d10b      	bne.n	8008894 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	3304      	adds	r3, #4
 8008880:	4619      	mov	r1, r3
 8008882:	481f      	ldr	r0, [pc, #124]	@ (8008900 <vTaskDelete+0xd0>)
 8008884:	f7fe fea5 	bl	80075d2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008888:	4b1e      	ldr	r3, [pc, #120]	@ (8008904 <vTaskDelete+0xd4>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	3301      	adds	r3, #1
 800888e:	4a1d      	ldr	r2, [pc, #116]	@ (8008904 <vTaskDelete+0xd4>)
 8008890:	6013      	str	r3, [r2, #0]
 8008892:	e009      	b.n	80088a8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008894:	4b1c      	ldr	r3, [pc, #112]	@ (8008908 <vTaskDelete+0xd8>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	3b01      	subs	r3, #1
 800889a:	4a1b      	ldr	r2, [pc, #108]	@ (8008908 <vTaskDelete+0xd8>)
 800889c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800889e:	68f8      	ldr	r0, [r7, #12]
 80088a0:	f000 fc7a 	bl	8009198 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80088a4:	f000 fcae 	bl	8009204 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80088a8:	f001 fb28 	bl	8009efc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80088ac:	4b17      	ldr	r3, [pc, #92]	@ (800890c <vTaskDelete+0xdc>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d01c      	beq.n	80088ee <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80088b4:	4b10      	ldr	r3, [pc, #64]	@ (80088f8 <vTaskDelete+0xc8>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d117      	bne.n	80088ee <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80088be:	4b14      	ldr	r3, [pc, #80]	@ (8008910 <vTaskDelete+0xe0>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d00b      	beq.n	80088de <vTaskDelete+0xae>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	60bb      	str	r3, [r7, #8]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80088de:	4b0d      	ldr	r3, [pc, #52]	@ (8008914 <vTaskDelete+0xe4>)
 80088e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088e4:	601a      	str	r2, [r3, #0]
 80088e6:	f3bf 8f4f 	dsb	sy
 80088ea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80088ee:	bf00      	nop
 80088f0:	3710      	adds	r7, #16
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20000e6c 	.word	0x20000e6c
 80088fc:	2000135c 	.word	0x2000135c
 8008900:	20001314 	.word	0x20001314
 8008904:	20001328 	.word	0x20001328
 8008908:	20001340 	.word	0x20001340
 800890c:	2000134c 	.word	0x2000134c
 8008910:	20001368 	.word	0x20001368
 8008914:	e000ed04 	.word	0xe000ed04

08008918 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008920:	2300      	movs	r3, #0
 8008922:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d018      	beq.n	800895c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800892a:	4b14      	ldr	r3, [pc, #80]	@ (800897c <vTaskDelay+0x64>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00b      	beq.n	800894a <vTaskDelay+0x32>
	__asm volatile
 8008932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	60bb      	str	r3, [r7, #8]
}
 8008944:	bf00      	nop
 8008946:	bf00      	nop
 8008948:	e7fd      	b.n	8008946 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800894a:	f000 f88b 	bl	8008a64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800894e:	2100      	movs	r1, #0
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 fe05 	bl	8009560 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008956:	f000 f893 	bl	8008a80 <xTaskResumeAll>
 800895a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d107      	bne.n	8008972 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008962:	4b07      	ldr	r3, [pc, #28]	@ (8008980 <vTaskDelay+0x68>)
 8008964:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008968:	601a      	str	r2, [r3, #0]
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008972:	bf00      	nop
 8008974:	3710      	adds	r7, #16
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}
 800897a:	bf00      	nop
 800897c:	20001368 	.word	0x20001368
 8008980:	e000ed04 	.word	0xe000ed04

08008984 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b08a      	sub	sp, #40	@ 0x28
 8008988:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800898a:	2300      	movs	r3, #0
 800898c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800898e:	2300      	movs	r3, #0
 8008990:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008992:	463a      	mov	r2, r7
 8008994:	1d39      	adds	r1, r7, #4
 8008996:	f107 0308 	add.w	r3, r7, #8
 800899a:	4618      	mov	r0, r3
 800899c:	f7fe fdbc 	bl	8007518 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	9202      	str	r2, [sp, #8]
 80089a8:	9301      	str	r3, [sp, #4]
 80089aa:	2300      	movs	r3, #0
 80089ac:	9300      	str	r3, [sp, #0]
 80089ae:	2300      	movs	r3, #0
 80089b0:	460a      	mov	r2, r1
 80089b2:	4924      	ldr	r1, [pc, #144]	@ (8008a44 <vTaskStartScheduler+0xc0>)
 80089b4:	4824      	ldr	r0, [pc, #144]	@ (8008a48 <vTaskStartScheduler+0xc4>)
 80089b6:	f7ff fd7d 	bl	80084b4 <xTaskCreateStatic>
 80089ba:	4603      	mov	r3, r0
 80089bc:	4a23      	ldr	r2, [pc, #140]	@ (8008a4c <vTaskStartScheduler+0xc8>)
 80089be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089c0:	4b22      	ldr	r3, [pc, #136]	@ (8008a4c <vTaskStartScheduler+0xc8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d002      	beq.n	80089ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089c8:	2301      	movs	r3, #1
 80089ca:	617b      	str	r3, [r7, #20]
 80089cc:	e001      	b.n	80089d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089ce:	2300      	movs	r3, #0
 80089d0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d102      	bne.n	80089de <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80089d8:	f000 fe16 	bl	8009608 <xTimerCreateTimerTask>
 80089dc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d11b      	bne.n	8008a1c <vTaskStartScheduler+0x98>
	__asm volatile
 80089e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089e8:	f383 8811 	msr	BASEPRI, r3
 80089ec:	f3bf 8f6f 	isb	sy
 80089f0:	f3bf 8f4f 	dsb	sy
 80089f4:	613b      	str	r3, [r7, #16]
}
 80089f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089f8:	4b15      	ldr	r3, [pc, #84]	@ (8008a50 <vTaskStartScheduler+0xcc>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3354      	adds	r3, #84	@ 0x54
 80089fe:	4a15      	ldr	r2, [pc, #84]	@ (8008a54 <vTaskStartScheduler+0xd0>)
 8008a00:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a02:	4b15      	ldr	r3, [pc, #84]	@ (8008a58 <vTaskStartScheduler+0xd4>)
 8008a04:	f04f 32ff 	mov.w	r2, #4294967295
 8008a08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a0a:	4b14      	ldr	r3, [pc, #80]	@ (8008a5c <vTaskStartScheduler+0xd8>)
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a10:	4b13      	ldr	r3, [pc, #76]	@ (8008a60 <vTaskStartScheduler+0xdc>)
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a16:	f001 f9cf 	bl	8009db8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a1a:	e00f      	b.n	8008a3c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a22:	d10b      	bne.n	8008a3c <vTaskStartScheduler+0xb8>
	__asm volatile
 8008a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a28:	f383 8811 	msr	BASEPRI, r3
 8008a2c:	f3bf 8f6f 	isb	sy
 8008a30:	f3bf 8f4f 	dsb	sy
 8008a34:	60fb      	str	r3, [r7, #12]
}
 8008a36:	bf00      	nop
 8008a38:	bf00      	nop
 8008a3a:	e7fd      	b.n	8008a38 <vTaskStartScheduler+0xb4>
}
 8008a3c:	bf00      	nop
 8008a3e:	3718      	adds	r7, #24
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	0800a8d0 	.word	0x0800a8d0
 8008a48:	0800908d 	.word	0x0800908d
 8008a4c:	20001364 	.word	0x20001364
 8008a50:	20000e6c 	.word	0x20000e6c
 8008a54:	20000030 	.word	0x20000030
 8008a58:	20001360 	.word	0x20001360
 8008a5c:	2000134c 	.word	0x2000134c
 8008a60:	20001344 	.word	0x20001344

08008a64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a64:	b480      	push	{r7}
 8008a66:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a68:	4b04      	ldr	r3, [pc, #16]	@ (8008a7c <vTaskSuspendAll+0x18>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	4a03      	ldr	r2, [pc, #12]	@ (8008a7c <vTaskSuspendAll+0x18>)
 8008a70:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a72:	bf00      	nop
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bc80      	pop	{r7}
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	20001368 	.word	0x20001368

08008a80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a8e:	4b42      	ldr	r3, [pc, #264]	@ (8008b98 <xTaskResumeAll+0x118>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10b      	bne.n	8008aae <xTaskResumeAll+0x2e>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	603b      	str	r3, [r7, #0]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008aae:	f001 f9f5 	bl	8009e9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ab2:	4b39      	ldr	r3, [pc, #228]	@ (8008b98 <xTaskResumeAll+0x118>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	4a37      	ldr	r2, [pc, #220]	@ (8008b98 <xTaskResumeAll+0x118>)
 8008aba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008abc:	4b36      	ldr	r3, [pc, #216]	@ (8008b98 <xTaskResumeAll+0x118>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d162      	bne.n	8008b8a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ac4:	4b35      	ldr	r3, [pc, #212]	@ (8008b9c <xTaskResumeAll+0x11c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d05e      	beq.n	8008b8a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008acc:	e02f      	b.n	8008b2e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ace:	4b34      	ldr	r3, [pc, #208]	@ (8008ba0 <xTaskResumeAll+0x120>)
 8008ad0:	68db      	ldr	r3, [r3, #12]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	3318      	adds	r3, #24
 8008ada:	4618      	mov	r0, r3
 8008adc:	f7fe fdd4 	bl	8007688 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3304      	adds	r3, #4
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7fe fdcf 	bl	8007688 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aee:	4b2d      	ldr	r3, [pc, #180]	@ (8008ba4 <xTaskResumeAll+0x124>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d903      	bls.n	8008afe <xTaskResumeAll+0x7e>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afa:	4a2a      	ldr	r2, [pc, #168]	@ (8008ba4 <xTaskResumeAll+0x124>)
 8008afc:	6013      	str	r3, [r2, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b02:	4613      	mov	r3, r2
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	4413      	add	r3, r2
 8008b08:	009b      	lsls	r3, r3, #2
 8008b0a:	4a27      	ldr	r2, [pc, #156]	@ (8008ba8 <xTaskResumeAll+0x128>)
 8008b0c:	441a      	add	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3304      	adds	r3, #4
 8008b12:	4619      	mov	r1, r3
 8008b14:	4610      	mov	r0, r2
 8008b16:	f7fe fd5c 	bl	80075d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b1e:	4b23      	ldr	r3, [pc, #140]	@ (8008bac <xTaskResumeAll+0x12c>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d302      	bcc.n	8008b2e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008b28:	4b21      	ldr	r3, [pc, #132]	@ (8008bb0 <xTaskResumeAll+0x130>)
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8008ba0 <xTaskResumeAll+0x120>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1cb      	bne.n	8008ace <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d001      	beq.n	8008b40 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b3c:	f000 fb62 	bl	8009204 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b40:	4b1c      	ldr	r3, [pc, #112]	@ (8008bb4 <xTaskResumeAll+0x134>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d010      	beq.n	8008b6e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b4c:	f000 f844 	bl	8008bd8 <xTaskIncrementTick>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d002      	beq.n	8008b5c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b56:	4b16      	ldr	r3, [pc, #88]	@ (8008bb0 <xTaskResumeAll+0x130>)
 8008b58:	2201      	movs	r2, #1
 8008b5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1f1      	bne.n	8008b4c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b68:	4b12      	ldr	r3, [pc, #72]	@ (8008bb4 <xTaskResumeAll+0x134>)
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b6e:	4b10      	ldr	r3, [pc, #64]	@ (8008bb0 <xTaskResumeAll+0x130>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d009      	beq.n	8008b8a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b76:	2301      	movs	r3, #1
 8008b78:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8008bb8 <xTaskResumeAll+0x138>)
 8008b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	f3bf 8f4f 	dsb	sy
 8008b86:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b8a:	f001 f9b7 	bl	8009efc <vPortExitCritical>

	return xAlreadyYielded;
 8008b8e:	68bb      	ldr	r3, [r7, #8]
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	20001368 	.word	0x20001368
 8008b9c:	20001340 	.word	0x20001340
 8008ba0:	20001300 	.word	0x20001300
 8008ba4:	20001348 	.word	0x20001348
 8008ba8:	20000e70 	.word	0x20000e70
 8008bac:	20000e6c 	.word	0x20000e6c
 8008bb0:	20001354 	.word	0x20001354
 8008bb4:	20001350 	.word	0x20001350
 8008bb8:	e000ed04 	.word	0xe000ed04

08008bbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bc2:	4b04      	ldr	r3, [pc, #16]	@ (8008bd4 <xTaskGetTickCount+0x18>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bc8:	687b      	ldr	r3, [r7, #4]
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	370c      	adds	r7, #12
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bc80      	pop	{r7}
 8008bd2:	4770      	bx	lr
 8008bd4:	20001344 	.word	0x20001344

08008bd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b086      	sub	sp, #24
 8008bdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008bde:	2300      	movs	r3, #0
 8008be0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008be2:	4b4f      	ldr	r3, [pc, #316]	@ (8008d20 <xTaskIncrementTick+0x148>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	f040 8090 	bne.w	8008d0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008bec:	4b4d      	ldr	r3, [pc, #308]	@ (8008d24 <xTaskIncrementTick+0x14c>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3301      	adds	r3, #1
 8008bf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008bf4:	4a4b      	ldr	r2, [pc, #300]	@ (8008d24 <xTaskIncrementTick+0x14c>)
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d121      	bne.n	8008c44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c00:	4b49      	ldr	r3, [pc, #292]	@ (8008d28 <xTaskIncrementTick+0x150>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00b      	beq.n	8008c22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0e:	f383 8811 	msr	BASEPRI, r3
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	603b      	str	r3, [r7, #0]
}
 8008c1c:	bf00      	nop
 8008c1e:	bf00      	nop
 8008c20:	e7fd      	b.n	8008c1e <xTaskIncrementTick+0x46>
 8008c22:	4b41      	ldr	r3, [pc, #260]	@ (8008d28 <xTaskIncrementTick+0x150>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	60fb      	str	r3, [r7, #12]
 8008c28:	4b40      	ldr	r3, [pc, #256]	@ (8008d2c <xTaskIncrementTick+0x154>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d28 <xTaskIncrementTick+0x150>)
 8008c2e:	6013      	str	r3, [r2, #0]
 8008c30:	4a3e      	ldr	r2, [pc, #248]	@ (8008d2c <xTaskIncrementTick+0x154>)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6013      	str	r3, [r2, #0]
 8008c36:	4b3e      	ldr	r3, [pc, #248]	@ (8008d30 <xTaskIncrementTick+0x158>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	4a3c      	ldr	r2, [pc, #240]	@ (8008d30 <xTaskIncrementTick+0x158>)
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	f000 fae0 	bl	8009204 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c44:	4b3b      	ldr	r3, [pc, #236]	@ (8008d34 <xTaskIncrementTick+0x15c>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	693a      	ldr	r2, [r7, #16]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d349      	bcc.n	8008ce2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c4e:	4b36      	ldr	r3, [pc, #216]	@ (8008d28 <xTaskIncrementTick+0x150>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d104      	bne.n	8008c62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c58:	4b36      	ldr	r3, [pc, #216]	@ (8008d34 <xTaskIncrementTick+0x15c>)
 8008c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c5e:	601a      	str	r2, [r3, #0]
					break;
 8008c60:	e03f      	b.n	8008ce2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c62:	4b31      	ldr	r3, [pc, #196]	@ (8008d28 <xTaskIncrementTick+0x150>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d203      	bcs.n	8008c82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8008d34 <xTaskIncrementTick+0x15c>)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c80:	e02f      	b.n	8008ce2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	3304      	adds	r3, #4
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fe fcfe 	bl	8007688 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d004      	beq.n	8008c9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	3318      	adds	r3, #24
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7fe fcf5 	bl	8007688 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ca2:	4b25      	ldr	r3, [pc, #148]	@ (8008d38 <xTaskIncrementTick+0x160>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d903      	bls.n	8008cb2 <xTaskIncrementTick+0xda>
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cae:	4a22      	ldr	r2, [pc, #136]	@ (8008d38 <xTaskIncrementTick+0x160>)
 8008cb0:	6013      	str	r3, [r2, #0]
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4413      	add	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8008d3c <xTaskIncrementTick+0x164>)
 8008cc0:	441a      	add	r2, r3
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	4610      	mov	r0, r2
 8008cca:	f7fe fc82 	bl	80075d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8008d40 <xTaskIncrementTick+0x168>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d3b8      	bcc.n	8008c4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008cdc:	2301      	movs	r3, #1
 8008cde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ce0:	e7b5      	b.n	8008c4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ce2:	4b17      	ldr	r3, [pc, #92]	@ (8008d40 <xTaskIncrementTick+0x168>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce8:	4914      	ldr	r1, [pc, #80]	@ (8008d3c <xTaskIncrementTick+0x164>)
 8008cea:	4613      	mov	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d901      	bls.n	8008cfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008cfe:	4b11      	ldr	r3, [pc, #68]	@ (8008d44 <xTaskIncrementTick+0x16c>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d007      	beq.n	8008d16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008d06:	2301      	movs	r3, #1
 8008d08:	617b      	str	r3, [r7, #20]
 8008d0a:	e004      	b.n	8008d16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8008d48 <xTaskIncrementTick+0x170>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3301      	adds	r3, #1
 8008d12:	4a0d      	ldr	r2, [pc, #52]	@ (8008d48 <xTaskIncrementTick+0x170>)
 8008d14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d16:	697b      	ldr	r3, [r7, #20]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3718      	adds	r7, #24
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	20001368 	.word	0x20001368
 8008d24:	20001344 	.word	0x20001344
 8008d28:	200012f8 	.word	0x200012f8
 8008d2c:	200012fc 	.word	0x200012fc
 8008d30:	20001358 	.word	0x20001358
 8008d34:	20001360 	.word	0x20001360
 8008d38:	20001348 	.word	0x20001348
 8008d3c:	20000e70 	.word	0x20000e70
 8008d40:	20000e6c 	.word	0x20000e6c
 8008d44:	20001354 	.word	0x20001354
 8008d48:	20001350 	.word	0x20001350

08008d4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d52:	4b2a      	ldr	r3, [pc, #168]	@ (8008dfc <vTaskSwitchContext+0xb0>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d003      	beq.n	8008d62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d5a:	4b29      	ldr	r3, [pc, #164]	@ (8008e00 <vTaskSwitchContext+0xb4>)
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d60:	e047      	b.n	8008df2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008d62:	4b27      	ldr	r3, [pc, #156]	@ (8008e00 <vTaskSwitchContext+0xb4>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d68:	4b26      	ldr	r3, [pc, #152]	@ (8008e04 <vTaskSwitchContext+0xb8>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	60fb      	str	r3, [r7, #12]
 8008d6e:	e011      	b.n	8008d94 <vTaskSwitchContext+0x48>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d10b      	bne.n	8008d8e <vTaskSwitchContext+0x42>
	__asm volatile
 8008d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d7a:	f383 8811 	msr	BASEPRI, r3
 8008d7e:	f3bf 8f6f 	isb	sy
 8008d82:	f3bf 8f4f 	dsb	sy
 8008d86:	607b      	str	r3, [r7, #4]
}
 8008d88:	bf00      	nop
 8008d8a:	bf00      	nop
 8008d8c:	e7fd      	b.n	8008d8a <vTaskSwitchContext+0x3e>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	3b01      	subs	r3, #1
 8008d92:	60fb      	str	r3, [r7, #12]
 8008d94:	491c      	ldr	r1, [pc, #112]	@ (8008e08 <vTaskSwitchContext+0xbc>)
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	440b      	add	r3, r1
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d0e3      	beq.n	8008d70 <vTaskSwitchContext+0x24>
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	4613      	mov	r3, r2
 8008dac:	009b      	lsls	r3, r3, #2
 8008dae:	4413      	add	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4a15      	ldr	r2, [pc, #84]	@ (8008e08 <vTaskSwitchContext+0xbc>)
 8008db4:	4413      	add	r3, r2
 8008db6:	60bb      	str	r3, [r7, #8]
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	605a      	str	r2, [r3, #4]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	685a      	ldr	r2, [r3, #4]
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	3308      	adds	r3, #8
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d104      	bne.n	8008dd8 <vTaskSwitchContext+0x8c>
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	685a      	ldr	r2, [r3, #4]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	605a      	str	r2, [r3, #4]
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	4a0b      	ldr	r2, [pc, #44]	@ (8008e0c <vTaskSwitchContext+0xc0>)
 8008de0:	6013      	str	r3, [r2, #0]
 8008de2:	4a08      	ldr	r2, [pc, #32]	@ (8008e04 <vTaskSwitchContext+0xb8>)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008de8:	4b08      	ldr	r3, [pc, #32]	@ (8008e0c <vTaskSwitchContext+0xc0>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	3354      	adds	r3, #84	@ 0x54
 8008dee:	4a08      	ldr	r2, [pc, #32]	@ (8008e10 <vTaskSwitchContext+0xc4>)
 8008df0:	6013      	str	r3, [r2, #0]
}
 8008df2:	bf00      	nop
 8008df4:	3714      	adds	r7, #20
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bc80      	pop	{r7}
 8008dfa:	4770      	bx	lr
 8008dfc:	20001368 	.word	0x20001368
 8008e00:	20001354 	.word	0x20001354
 8008e04:	20001348 	.word	0x20001348
 8008e08:	20000e70 	.word	0x20000e70
 8008e0c:	20000e6c 	.word	0x20000e6c
 8008e10:	20000030 	.word	0x20000030

08008e14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d10b      	bne.n	8008e3c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	60fb      	str	r3, [r7, #12]
}
 8008e36:	bf00      	nop
 8008e38:	bf00      	nop
 8008e3a:	e7fd      	b.n	8008e38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e3c:	4b07      	ldr	r3, [pc, #28]	@ (8008e5c <vTaskPlaceOnEventList+0x48>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	3318      	adds	r3, #24
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7fe fbe7 	bl	8007618 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e4a:	2101      	movs	r1, #1
 8008e4c:	6838      	ldr	r0, [r7, #0]
 8008e4e:	f000 fb87 	bl	8009560 <prvAddCurrentTaskToDelayedList>
}
 8008e52:	bf00      	nop
 8008e54:	3710      	adds	r7, #16
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	20000e6c 	.word	0x20000e6c

08008e60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b086      	sub	sp, #24
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10b      	bne.n	8008e8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	617b      	str	r3, [r7, #20]
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop
 8008e88:	e7fd      	b.n	8008e86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	3318      	adds	r3, #24
 8008e90:	4619      	mov	r1, r3
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f7fe fb9d 	bl	80075d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d002      	beq.n	8008ea4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ea4:	6879      	ldr	r1, [r7, #4]
 8008ea6:	68b8      	ldr	r0, [r7, #8]
 8008ea8:	f000 fb5a 	bl	8009560 <prvAddCurrentTaskToDelayedList>
	}
 8008eac:	bf00      	nop
 8008eae:	3718      	adds	r7, #24
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	20000e6c 	.word	0x20000e6c

08008eb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	68db      	ldr	r3, [r3, #12]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d10b      	bne.n	8008ee6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	60fb      	str	r3, [r7, #12]
}
 8008ee0:	bf00      	nop
 8008ee2:	bf00      	nop
 8008ee4:	e7fd      	b.n	8008ee2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	3318      	adds	r3, #24
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fe fbcc 	bl	8007688 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8008f68 <xTaskRemoveFromEventList+0xb0>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d11d      	bne.n	8008f34 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	3304      	adds	r3, #4
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7fe fbc3 	bl	8007688 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f06:	4b19      	ldr	r3, [pc, #100]	@ (8008f6c <xTaskRemoveFromEventList+0xb4>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d903      	bls.n	8008f16 <xTaskRemoveFromEventList+0x5e>
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f12:	4a16      	ldr	r2, [pc, #88]	@ (8008f6c <xTaskRemoveFromEventList+0xb4>)
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4413      	add	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	4a13      	ldr	r2, [pc, #76]	@ (8008f70 <xTaskRemoveFromEventList+0xb8>)
 8008f24:	441a      	add	r2, r3
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	3304      	adds	r3, #4
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	f7fe fb50 	bl	80075d2 <vListInsertEnd>
 8008f32:	e005      	b.n	8008f40 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f34:	693b      	ldr	r3, [r7, #16]
 8008f36:	3318      	adds	r3, #24
 8008f38:	4619      	mov	r1, r3
 8008f3a:	480e      	ldr	r0, [pc, #56]	@ (8008f74 <xTaskRemoveFromEventList+0xbc>)
 8008f3c:	f7fe fb49 	bl	80075d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f44:	4b0c      	ldr	r3, [pc, #48]	@ (8008f78 <xTaskRemoveFromEventList+0xc0>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d905      	bls.n	8008f5a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f52:	4b0a      	ldr	r3, [pc, #40]	@ (8008f7c <xTaskRemoveFromEventList+0xc4>)
 8008f54:	2201      	movs	r2, #1
 8008f56:	601a      	str	r2, [r3, #0]
 8008f58:	e001      	b.n	8008f5e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f5e:	697b      	ldr	r3, [r7, #20]
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3718      	adds	r7, #24
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}
 8008f68:	20001368 	.word	0x20001368
 8008f6c:	20001348 	.word	0x20001348
 8008f70:	20000e70 	.word	0x20000e70
 8008f74:	20001300 	.word	0x20001300
 8008f78:	20000e6c 	.word	0x20000e6c
 8008f7c:	20001354 	.word	0x20001354

08008f80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f88:	4b06      	ldr	r3, [pc, #24]	@ (8008fa4 <vTaskInternalSetTimeOutState+0x24>)
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f90:	4b05      	ldr	r3, [pc, #20]	@ (8008fa8 <vTaskInternalSetTimeOutState+0x28>)
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	605a      	str	r2, [r3, #4]
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bc80      	pop	{r7}
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20001358 	.word	0x20001358
 8008fa8:	20001344 	.word	0x20001344

08008fac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b088      	sub	sp, #32
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d10b      	bne.n	8008fd4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc0:	f383 8811 	msr	BASEPRI, r3
 8008fc4:	f3bf 8f6f 	isb	sy
 8008fc8:	f3bf 8f4f 	dsb	sy
 8008fcc:	613b      	str	r3, [r7, #16]
}
 8008fce:	bf00      	nop
 8008fd0:	bf00      	nop
 8008fd2:	e7fd      	b.n	8008fd0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10b      	bne.n	8008ff2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fde:	f383 8811 	msr	BASEPRI, r3
 8008fe2:	f3bf 8f6f 	isb	sy
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	60fb      	str	r3, [r7, #12]
}
 8008fec:	bf00      	nop
 8008fee:	bf00      	nop
 8008ff0:	e7fd      	b.n	8008fee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008ff2:	f000 ff53 	bl	8009e9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800906c <xTaskCheckForTimeOut+0xc0>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	1ad3      	subs	r3, r2, r3
 8009004:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800900e:	d102      	bne.n	8009016 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009010:	2300      	movs	r3, #0
 8009012:	61fb      	str	r3, [r7, #28]
 8009014:	e023      	b.n	800905e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	4b15      	ldr	r3, [pc, #84]	@ (8009070 <xTaskCheckForTimeOut+0xc4>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	429a      	cmp	r2, r3
 8009020:	d007      	beq.n	8009032 <xTaskCheckForTimeOut+0x86>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	69ba      	ldr	r2, [r7, #24]
 8009028:	429a      	cmp	r2, r3
 800902a:	d302      	bcc.n	8009032 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800902c:	2301      	movs	r3, #1
 800902e:	61fb      	str	r3, [r7, #28]
 8009030:	e015      	b.n	800905e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	429a      	cmp	r2, r3
 800903a:	d20b      	bcs.n	8009054 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	1ad2      	subs	r2, r2, r3
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7ff ff99 	bl	8008f80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800904e:	2300      	movs	r3, #0
 8009050:	61fb      	str	r3, [r7, #28]
 8009052:	e004      	b.n	800905e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2200      	movs	r2, #0
 8009058:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800905a:	2301      	movs	r3, #1
 800905c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800905e:	f000 ff4d 	bl	8009efc <vPortExitCritical>

	return xReturn;
 8009062:	69fb      	ldr	r3, [r7, #28]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3720      	adds	r7, #32
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	20001344 	.word	0x20001344
 8009070:	20001358 	.word	0x20001358

08009074 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009074:	b480      	push	{r7}
 8009076:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009078:	4b03      	ldr	r3, [pc, #12]	@ (8009088 <vTaskMissedYield+0x14>)
 800907a:	2201      	movs	r2, #1
 800907c:	601a      	str	r2, [r3, #0]
}
 800907e:	bf00      	nop
 8009080:	46bd      	mov	sp, r7
 8009082:	bc80      	pop	{r7}
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	20001354 	.word	0x20001354

0800908c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b082      	sub	sp, #8
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009094:	f000 f852 	bl	800913c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009098:	4b06      	ldr	r3, [pc, #24]	@ (80090b4 <prvIdleTask+0x28>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d9f9      	bls.n	8009094 <prvIdleTask+0x8>
			{
				taskYIELD();
 80090a0:	4b05      	ldr	r3, [pc, #20]	@ (80090b8 <prvIdleTask+0x2c>)
 80090a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090a6:	601a      	str	r2, [r3, #0]
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090b0:	e7f0      	b.n	8009094 <prvIdleTask+0x8>
 80090b2:	bf00      	nop
 80090b4:	20000e70 	.word	0x20000e70
 80090b8:	e000ed04 	.word	0xe000ed04

080090bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090c2:	2300      	movs	r3, #0
 80090c4:	607b      	str	r3, [r7, #4]
 80090c6:	e00c      	b.n	80090e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	4613      	mov	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4a12      	ldr	r2, [pc, #72]	@ (800911c <prvInitialiseTaskLists+0x60>)
 80090d4:	4413      	add	r3, r2
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fe fa50 	bl	800757c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	3301      	adds	r3, #1
 80090e0:	607b      	str	r3, [r7, #4]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2b37      	cmp	r3, #55	@ 0x37
 80090e6:	d9ef      	bls.n	80090c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090e8:	480d      	ldr	r0, [pc, #52]	@ (8009120 <prvInitialiseTaskLists+0x64>)
 80090ea:	f7fe fa47 	bl	800757c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090ee:	480d      	ldr	r0, [pc, #52]	@ (8009124 <prvInitialiseTaskLists+0x68>)
 80090f0:	f7fe fa44 	bl	800757c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090f4:	480c      	ldr	r0, [pc, #48]	@ (8009128 <prvInitialiseTaskLists+0x6c>)
 80090f6:	f7fe fa41 	bl	800757c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090fa:	480c      	ldr	r0, [pc, #48]	@ (800912c <prvInitialiseTaskLists+0x70>)
 80090fc:	f7fe fa3e 	bl	800757c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009100:	480b      	ldr	r0, [pc, #44]	@ (8009130 <prvInitialiseTaskLists+0x74>)
 8009102:	f7fe fa3b 	bl	800757c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009106:	4b0b      	ldr	r3, [pc, #44]	@ (8009134 <prvInitialiseTaskLists+0x78>)
 8009108:	4a05      	ldr	r2, [pc, #20]	@ (8009120 <prvInitialiseTaskLists+0x64>)
 800910a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800910c:	4b0a      	ldr	r3, [pc, #40]	@ (8009138 <prvInitialiseTaskLists+0x7c>)
 800910e:	4a05      	ldr	r2, [pc, #20]	@ (8009124 <prvInitialiseTaskLists+0x68>)
 8009110:	601a      	str	r2, [r3, #0]
}
 8009112:	bf00      	nop
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	20000e70 	.word	0x20000e70
 8009120:	200012d0 	.word	0x200012d0
 8009124:	200012e4 	.word	0x200012e4
 8009128:	20001300 	.word	0x20001300
 800912c:	20001314 	.word	0x20001314
 8009130:	2000132c 	.word	0x2000132c
 8009134:	200012f8 	.word	0x200012f8
 8009138:	200012fc 	.word	0x200012fc

0800913c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009142:	e019      	b.n	8009178 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009144:	f000 feaa 	bl	8009e9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009148:	4b10      	ldr	r3, [pc, #64]	@ (800918c <prvCheckTasksWaitingTermination+0x50>)
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	3304      	adds	r3, #4
 8009154:	4618      	mov	r0, r3
 8009156:	f7fe fa97 	bl	8007688 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800915a:	4b0d      	ldr	r3, [pc, #52]	@ (8009190 <prvCheckTasksWaitingTermination+0x54>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	3b01      	subs	r3, #1
 8009160:	4a0b      	ldr	r2, [pc, #44]	@ (8009190 <prvCheckTasksWaitingTermination+0x54>)
 8009162:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009164:	4b0b      	ldr	r3, [pc, #44]	@ (8009194 <prvCheckTasksWaitingTermination+0x58>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3b01      	subs	r3, #1
 800916a:	4a0a      	ldr	r2, [pc, #40]	@ (8009194 <prvCheckTasksWaitingTermination+0x58>)
 800916c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800916e:	f000 fec5 	bl	8009efc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f810 	bl	8009198 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009178:	4b06      	ldr	r3, [pc, #24]	@ (8009194 <prvCheckTasksWaitingTermination+0x58>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1e1      	bne.n	8009144 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	3708      	adds	r7, #8
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	20001314 	.word	0x20001314
 8009190:	20001340 	.word	0x20001340
 8009194:	20001328 	.word	0x20001328

08009198 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3354      	adds	r3, #84	@ 0x54
 80091a4:	4618      	mov	r0, r3
 80091a6:	f001 f993 	bl	800a4d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d108      	bne.n	80091c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091b8:	4618      	mov	r0, r3
 80091ba:	f001 f83f 	bl	800a23c <vPortFree>
				vPortFree( pxTCB );
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f001 f83c 	bl	800a23c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091c4:	e019      	b.n	80091fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d103      	bne.n	80091d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f001 f833 	bl	800a23c <vPortFree>
	}
 80091d6:	e010      	b.n	80091fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80091de:	2b02      	cmp	r3, #2
 80091e0:	d00b      	beq.n	80091fa <prvDeleteTCB+0x62>
	__asm volatile
 80091e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e6:	f383 8811 	msr	BASEPRI, r3
 80091ea:	f3bf 8f6f 	isb	sy
 80091ee:	f3bf 8f4f 	dsb	sy
 80091f2:	60fb      	str	r3, [r7, #12]
}
 80091f4:	bf00      	nop
 80091f6:	bf00      	nop
 80091f8:	e7fd      	b.n	80091f6 <prvDeleteTCB+0x5e>
	}
 80091fa:	bf00      	nop
 80091fc:	3710      	adds	r7, #16
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
	...

08009204 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800920a:	4b0c      	ldr	r3, [pc, #48]	@ (800923c <prvResetNextTaskUnblockTime+0x38>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d104      	bne.n	800921e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009214:	4b0a      	ldr	r3, [pc, #40]	@ (8009240 <prvResetNextTaskUnblockTime+0x3c>)
 8009216:	f04f 32ff 	mov.w	r2, #4294967295
 800921a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800921c:	e008      	b.n	8009230 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800921e:	4b07      	ldr	r3, [pc, #28]	@ (800923c <prvResetNextTaskUnblockTime+0x38>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	4a04      	ldr	r2, [pc, #16]	@ (8009240 <prvResetNextTaskUnblockTime+0x3c>)
 800922e:	6013      	str	r3, [r2, #0]
}
 8009230:	bf00      	nop
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	bc80      	pop	{r7}
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	200012f8 	.word	0x200012f8
 8009240:	20001360 	.word	0x20001360

08009244 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800924a:	4b0b      	ldr	r3, [pc, #44]	@ (8009278 <xTaskGetSchedulerState+0x34>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d102      	bne.n	8009258 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009252:	2301      	movs	r3, #1
 8009254:	607b      	str	r3, [r7, #4]
 8009256:	e008      	b.n	800926a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009258:	4b08      	ldr	r3, [pc, #32]	@ (800927c <xTaskGetSchedulerState+0x38>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d102      	bne.n	8009266 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009260:	2302      	movs	r3, #2
 8009262:	607b      	str	r3, [r7, #4]
 8009264:	e001      	b.n	800926a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009266:	2300      	movs	r3, #0
 8009268:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800926a:	687b      	ldr	r3, [r7, #4]
	}
 800926c:	4618      	mov	r0, r3
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	bc80      	pop	{r7}
 8009274:	4770      	bx	lr
 8009276:	bf00      	nop
 8009278:	2000134c 	.word	0x2000134c
 800927c:	20001368 	.word	0x20001368

08009280 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800928c:	2300      	movs	r3, #0
 800928e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d051      	beq.n	800933a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800929a:	4b2a      	ldr	r3, [pc, #168]	@ (8009344 <xTaskPriorityInherit+0xc4>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d241      	bcs.n	8009328 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	db06      	blt.n	80092ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092ac:	4b25      	ldr	r3, [pc, #148]	@ (8009344 <xTaskPriorityInherit+0xc4>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	6959      	ldr	r1, [r3, #20]
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092c2:	4613      	mov	r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	4413      	add	r3, r2
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	4a1f      	ldr	r2, [pc, #124]	@ (8009348 <xTaskPriorityInherit+0xc8>)
 80092cc:	4413      	add	r3, r2
 80092ce:	4299      	cmp	r1, r3
 80092d0:	d122      	bne.n	8009318 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	3304      	adds	r3, #4
 80092d6:	4618      	mov	r0, r3
 80092d8:	f7fe f9d6 	bl	8007688 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80092dc:	4b19      	ldr	r3, [pc, #100]	@ (8009344 <xTaskPriorityInherit+0xc4>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ea:	4b18      	ldr	r3, [pc, #96]	@ (800934c <xTaskPriorityInherit+0xcc>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d903      	bls.n	80092fa <xTaskPriorityInherit+0x7a>
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f6:	4a15      	ldr	r2, [pc, #84]	@ (800934c <xTaskPriorityInherit+0xcc>)
 80092f8:	6013      	str	r3, [r2, #0]
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092fe:	4613      	mov	r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	4413      	add	r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	4a10      	ldr	r2, [pc, #64]	@ (8009348 <xTaskPriorityInherit+0xc8>)
 8009308:	441a      	add	r2, r3
 800930a:	68bb      	ldr	r3, [r7, #8]
 800930c:	3304      	adds	r3, #4
 800930e:	4619      	mov	r1, r3
 8009310:	4610      	mov	r0, r2
 8009312:	f7fe f95e 	bl	80075d2 <vListInsertEnd>
 8009316:	e004      	b.n	8009322 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009318:	4b0a      	ldr	r3, [pc, #40]	@ (8009344 <xTaskPriorityInherit+0xc4>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009322:	2301      	movs	r3, #1
 8009324:	60fb      	str	r3, [r7, #12]
 8009326:	e008      	b.n	800933a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800932c:	4b05      	ldr	r3, [pc, #20]	@ (8009344 <xTaskPriorityInherit+0xc4>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009332:	429a      	cmp	r2, r3
 8009334:	d201      	bcs.n	800933a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009336:	2301      	movs	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800933a:	68fb      	ldr	r3, [r7, #12]
	}
 800933c:	4618      	mov	r0, r3
 800933e:	3710      	adds	r7, #16
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}
 8009344:	20000e6c 	.word	0x20000e6c
 8009348:	20000e70 	.word	0x20000e70
 800934c:	20001348 	.word	0x20001348

08009350 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009350:	b580      	push	{r7, lr}
 8009352:	b086      	sub	sp, #24
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800935c:	2300      	movs	r3, #0
 800935e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d058      	beq.n	8009418 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009366:	4b2f      	ldr	r3, [pc, #188]	@ (8009424 <xTaskPriorityDisinherit+0xd4>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	693a      	ldr	r2, [r7, #16]
 800936c:	429a      	cmp	r2, r3
 800936e:	d00b      	beq.n	8009388 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009374:	f383 8811 	msr	BASEPRI, r3
 8009378:	f3bf 8f6f 	isb	sy
 800937c:	f3bf 8f4f 	dsb	sy
 8009380:	60fb      	str	r3, [r7, #12]
}
 8009382:	bf00      	nop
 8009384:	bf00      	nop
 8009386:	e7fd      	b.n	8009384 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938c:	2b00      	cmp	r3, #0
 800938e:	d10b      	bne.n	80093a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	60bb      	str	r3, [r7, #8]
}
 80093a2:	bf00      	nop
 80093a4:	bf00      	nop
 80093a6:	e7fd      	b.n	80093a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093ac:	1e5a      	subs	r2, r3, #1
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d02c      	beq.n	8009418 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d128      	bne.n	8009418 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	3304      	adds	r3, #4
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fe f95c 	bl	8007688 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009428 <xTaskPriorityDisinherit+0xd8>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d903      	bls.n	80093f8 <xTaskPriorityDisinherit+0xa8>
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f4:	4a0c      	ldr	r2, [pc, #48]	@ (8009428 <xTaskPriorityDisinherit+0xd8>)
 80093f6:	6013      	str	r3, [r2, #0]
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093fc:	4613      	mov	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	009b      	lsls	r3, r3, #2
 8009404:	4a09      	ldr	r2, [pc, #36]	@ (800942c <xTaskPriorityDisinherit+0xdc>)
 8009406:	441a      	add	r2, r3
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	3304      	adds	r3, #4
 800940c:	4619      	mov	r1, r3
 800940e:	4610      	mov	r0, r2
 8009410:	f7fe f8df 	bl	80075d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009414:	2301      	movs	r3, #1
 8009416:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009418:	697b      	ldr	r3, [r7, #20]
	}
 800941a:	4618      	mov	r0, r3
 800941c:	3718      	adds	r7, #24
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	20000e6c 	.word	0x20000e6c
 8009428:	20001348 	.word	0x20001348
 800942c:	20000e70 	.word	0x20000e70

08009430 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009430:	b580      	push	{r7, lr}
 8009432:	b088      	sub	sp, #32
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800943e:	2301      	movs	r3, #1
 8009440:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d06c      	beq.n	8009522 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800944c:	2b00      	cmp	r3, #0
 800944e:	d10b      	bne.n	8009468 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009454:	f383 8811 	msr	BASEPRI, r3
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	f3bf 8f4f 	dsb	sy
 8009460:	60fb      	str	r3, [r7, #12]
}
 8009462:	bf00      	nop
 8009464:	bf00      	nop
 8009466:	e7fd      	b.n	8009464 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800946c:	683a      	ldr	r2, [r7, #0]
 800946e:	429a      	cmp	r2, r3
 8009470:	d902      	bls.n	8009478 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	61fb      	str	r3, [r7, #28]
 8009476:	e002      	b.n	800947e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009478:	69bb      	ldr	r3, [r7, #24]
 800947a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800947c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800947e:	69bb      	ldr	r3, [r7, #24]
 8009480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009482:	69fa      	ldr	r2, [r7, #28]
 8009484:	429a      	cmp	r2, r3
 8009486:	d04c      	beq.n	8009522 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	429a      	cmp	r2, r3
 8009490:	d147      	bne.n	8009522 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009492:	4b26      	ldr	r3, [pc, #152]	@ (800952c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	69ba      	ldr	r2, [r7, #24]
 8009498:	429a      	cmp	r2, r3
 800949a:	d10b      	bne.n	80094b4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800949c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a0:	f383 8811 	msr	BASEPRI, r3
 80094a4:	f3bf 8f6f 	isb	sy
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	60bb      	str	r3, [r7, #8]
}
 80094ae:	bf00      	nop
 80094b0:	bf00      	nop
 80094b2:	e7fd      	b.n	80094b0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80094b4:	69bb      	ldr	r3, [r7, #24]
 80094b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80094ba:	69bb      	ldr	r3, [r7, #24]
 80094bc:	69fa      	ldr	r2, [r7, #28]
 80094be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	699b      	ldr	r3, [r3, #24]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	db04      	blt.n	80094d2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	6959      	ldr	r1, [r3, #20]
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4613      	mov	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	4413      	add	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4a13      	ldr	r2, [pc, #76]	@ (8009530 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80094e2:	4413      	add	r3, r2
 80094e4:	4299      	cmp	r1, r3
 80094e6:	d11c      	bne.n	8009522 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	3304      	adds	r3, #4
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7fe f8cb 	bl	8007688 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80094f2:	69bb      	ldr	r3, [r7, #24]
 80094f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009534 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d903      	bls.n	8009506 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80094fe:	69bb      	ldr	r3, [r7, #24]
 8009500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009502:	4a0c      	ldr	r2, [pc, #48]	@ (8009534 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009504:	6013      	str	r3, [r2, #0]
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800950a:	4613      	mov	r3, r2
 800950c:	009b      	lsls	r3, r3, #2
 800950e:	4413      	add	r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4a07      	ldr	r2, [pc, #28]	@ (8009530 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009514:	441a      	add	r2, r3
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	3304      	adds	r3, #4
 800951a:	4619      	mov	r1, r3
 800951c:	4610      	mov	r0, r2
 800951e:	f7fe f858 	bl	80075d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009522:	bf00      	nop
 8009524:	3720      	adds	r7, #32
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	20000e6c 	.word	0x20000e6c
 8009530:	20000e70 	.word	0x20000e70
 8009534:	20001348 	.word	0x20001348

08009538 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009538:	b480      	push	{r7}
 800953a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800953c:	4b07      	ldr	r3, [pc, #28]	@ (800955c <pvTaskIncrementMutexHeldCount+0x24>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d004      	beq.n	800954e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009544:	4b05      	ldr	r3, [pc, #20]	@ (800955c <pvTaskIncrementMutexHeldCount+0x24>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800954a:	3201      	adds	r2, #1
 800954c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800954e:	4b03      	ldr	r3, [pc, #12]	@ (800955c <pvTaskIncrementMutexHeldCount+0x24>)
 8009550:	681b      	ldr	r3, [r3, #0]
	}
 8009552:	4618      	mov	r0, r3
 8009554:	46bd      	mov	sp, r7
 8009556:	bc80      	pop	{r7}
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	20000e6c 	.word	0x20000e6c

08009560 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800956a:	4b21      	ldr	r3, [pc, #132]	@ (80095f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009570:	4b20      	ldr	r3, [pc, #128]	@ (80095f4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	3304      	adds	r3, #4
 8009576:	4618      	mov	r0, r3
 8009578:	f7fe f886 	bl	8007688 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009582:	d10a      	bne.n	800959a <prvAddCurrentTaskToDelayedList+0x3a>
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d007      	beq.n	800959a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800958a:	4b1a      	ldr	r3, [pc, #104]	@ (80095f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	3304      	adds	r3, #4
 8009590:	4619      	mov	r1, r3
 8009592:	4819      	ldr	r0, [pc, #100]	@ (80095f8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009594:	f7fe f81d 	bl	80075d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009598:	e026      	b.n	80095e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800959a:	68fa      	ldr	r2, [r7, #12]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4413      	add	r3, r2
 80095a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80095a2:	4b14      	ldr	r3, [pc, #80]	@ (80095f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68ba      	ldr	r2, [r7, #8]
 80095a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80095aa:	68ba      	ldr	r2, [r7, #8]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d209      	bcs.n	80095c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095b2:	4b12      	ldr	r3, [pc, #72]	@ (80095fc <prvAddCurrentTaskToDelayedList+0x9c>)
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	4b0f      	ldr	r3, [pc, #60]	@ (80095f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	3304      	adds	r3, #4
 80095bc:	4619      	mov	r1, r3
 80095be:	4610      	mov	r0, r2
 80095c0:	f7fe f82a 	bl	8007618 <vListInsert>
}
 80095c4:	e010      	b.n	80095e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095c6:	4b0e      	ldr	r3, [pc, #56]	@ (8009600 <prvAddCurrentTaskToDelayedList+0xa0>)
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	4b0a      	ldr	r3, [pc, #40]	@ (80095f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	3304      	adds	r3, #4
 80095d0:	4619      	mov	r1, r3
 80095d2:	4610      	mov	r0, r2
 80095d4:	f7fe f820 	bl	8007618 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80095d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009604 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	68ba      	ldr	r2, [r7, #8]
 80095de:	429a      	cmp	r2, r3
 80095e0:	d202      	bcs.n	80095e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80095e2:	4a08      	ldr	r2, [pc, #32]	@ (8009604 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	6013      	str	r3, [r2, #0]
}
 80095e8:	bf00      	nop
 80095ea:	3710      	adds	r7, #16
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	20001344 	.word	0x20001344
 80095f4:	20000e6c 	.word	0x20000e6c
 80095f8:	2000132c 	.word	0x2000132c
 80095fc:	200012fc 	.word	0x200012fc
 8009600:	200012f8 	.word	0x200012f8
 8009604:	20001360 	.word	0x20001360

08009608 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b08a      	sub	sp, #40	@ 0x28
 800960c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800960e:	2300      	movs	r3, #0
 8009610:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009612:	f000 fb11 	bl	8009c38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009616:	4b1d      	ldr	r3, [pc, #116]	@ (800968c <xTimerCreateTimerTask+0x84>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d021      	beq.n	8009662 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800961e:	2300      	movs	r3, #0
 8009620:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009622:	2300      	movs	r3, #0
 8009624:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009626:	1d3a      	adds	r2, r7, #4
 8009628:	f107 0108 	add.w	r1, r7, #8
 800962c:	f107 030c 	add.w	r3, r7, #12
 8009630:	4618      	mov	r0, r3
 8009632:	f7fd ff89 	bl	8007548 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009636:	6879      	ldr	r1, [r7, #4]
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	9202      	str	r2, [sp, #8]
 800963e:	9301      	str	r3, [sp, #4]
 8009640:	2302      	movs	r3, #2
 8009642:	9300      	str	r3, [sp, #0]
 8009644:	2300      	movs	r3, #0
 8009646:	460a      	mov	r2, r1
 8009648:	4911      	ldr	r1, [pc, #68]	@ (8009690 <xTimerCreateTimerTask+0x88>)
 800964a:	4812      	ldr	r0, [pc, #72]	@ (8009694 <xTimerCreateTimerTask+0x8c>)
 800964c:	f7fe ff32 	bl	80084b4 <xTaskCreateStatic>
 8009650:	4603      	mov	r3, r0
 8009652:	4a11      	ldr	r2, [pc, #68]	@ (8009698 <xTimerCreateTimerTask+0x90>)
 8009654:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009656:	4b10      	ldr	r3, [pc, #64]	@ (8009698 <xTimerCreateTimerTask+0x90>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d001      	beq.n	8009662 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800965e:	2301      	movs	r3, #1
 8009660:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10b      	bne.n	8009680 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966c:	f383 8811 	msr	BASEPRI, r3
 8009670:	f3bf 8f6f 	isb	sy
 8009674:	f3bf 8f4f 	dsb	sy
 8009678:	613b      	str	r3, [r7, #16]
}
 800967a:	bf00      	nop
 800967c:	bf00      	nop
 800967e:	e7fd      	b.n	800967c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009680:	697b      	ldr	r3, [r7, #20]
}
 8009682:	4618      	mov	r0, r3
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	2000139c 	.word	0x2000139c
 8009690:	0800a8d8 	.word	0x0800a8d8
 8009694:	080097d5 	.word	0x080097d5
 8009698:	200013a0 	.word	0x200013a0

0800969c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b08a      	sub	sp, #40	@ 0x28
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	60f8      	str	r0, [r7, #12]
 80096a4:	60b9      	str	r1, [r7, #8]
 80096a6:	607a      	str	r2, [r7, #4]
 80096a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80096aa:	2300      	movs	r3, #0
 80096ac:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d10b      	bne.n	80096cc <xTimerGenericCommand+0x30>
	__asm volatile
 80096b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b8:	f383 8811 	msr	BASEPRI, r3
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	f3bf 8f4f 	dsb	sy
 80096c4:	623b      	str	r3, [r7, #32]
}
 80096c6:	bf00      	nop
 80096c8:	bf00      	nop
 80096ca:	e7fd      	b.n	80096c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80096cc:	4b19      	ldr	r3, [pc, #100]	@ (8009734 <xTimerGenericCommand+0x98>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d02a      	beq.n	800972a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	2b05      	cmp	r3, #5
 80096e4:	dc18      	bgt.n	8009718 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80096e6:	f7ff fdad 	bl	8009244 <xTaskGetSchedulerState>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b02      	cmp	r3, #2
 80096ee:	d109      	bne.n	8009704 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80096f0:	4b10      	ldr	r3, [pc, #64]	@ (8009734 <xTimerGenericCommand+0x98>)
 80096f2:	6818      	ldr	r0, [r3, #0]
 80096f4:	f107 0110 	add.w	r1, r7, #16
 80096f8:	2300      	movs	r3, #0
 80096fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096fc:	f7fe f934 	bl	8007968 <xQueueGenericSend>
 8009700:	6278      	str	r0, [r7, #36]	@ 0x24
 8009702:	e012      	b.n	800972a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009704:	4b0b      	ldr	r3, [pc, #44]	@ (8009734 <xTimerGenericCommand+0x98>)
 8009706:	6818      	ldr	r0, [r3, #0]
 8009708:	f107 0110 	add.w	r1, r7, #16
 800970c:	2300      	movs	r3, #0
 800970e:	2200      	movs	r2, #0
 8009710:	f7fe f92a 	bl	8007968 <xQueueGenericSend>
 8009714:	6278      	str	r0, [r7, #36]	@ 0x24
 8009716:	e008      	b.n	800972a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009718:	4b06      	ldr	r3, [pc, #24]	@ (8009734 <xTimerGenericCommand+0x98>)
 800971a:	6818      	ldr	r0, [r3, #0]
 800971c:	f107 0110 	add.w	r1, r7, #16
 8009720:	2300      	movs	r3, #0
 8009722:	683a      	ldr	r2, [r7, #0]
 8009724:	f7fe fa22 	bl	8007b6c <xQueueGenericSendFromISR>
 8009728:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800972a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800972c:	4618      	mov	r0, r3
 800972e:	3728      	adds	r7, #40	@ 0x28
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}
 8009734:	2000139c 	.word	0x2000139c

08009738 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b088      	sub	sp, #32
 800973c:	af02      	add	r7, sp, #8
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009742:	4b23      	ldr	r3, [pc, #140]	@ (80097d0 <prvProcessExpiredTimer+0x98>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	3304      	adds	r3, #4
 8009750:	4618      	mov	r0, r3
 8009752:	f7fd ff99 	bl	8007688 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800975c:	f003 0304 	and.w	r3, r3, #4
 8009760:	2b00      	cmp	r3, #0
 8009762:	d023      	beq.n	80097ac <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	699a      	ldr	r2, [r3, #24]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	18d1      	adds	r1, r2, r3
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	683a      	ldr	r2, [r7, #0]
 8009770:	6978      	ldr	r0, [r7, #20]
 8009772:	f000 f8d3 	bl	800991c <prvInsertTimerInActiveList>
 8009776:	4603      	mov	r3, r0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d020      	beq.n	80097be <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800977c:	2300      	movs	r3, #0
 800977e:	9300      	str	r3, [sp, #0]
 8009780:	2300      	movs	r3, #0
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	2100      	movs	r1, #0
 8009786:	6978      	ldr	r0, [r7, #20]
 8009788:	f7ff ff88 	bl	800969c <xTimerGenericCommand>
 800978c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d114      	bne.n	80097be <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	60fb      	str	r3, [r7, #12]
}
 80097a6:	bf00      	nop
 80097a8:	bf00      	nop
 80097aa:	e7fd      	b.n	80097a8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097ac:	697b      	ldr	r3, [r7, #20]
 80097ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097b2:	f023 0301 	bic.w	r3, r3, #1
 80097b6:	b2da      	uxtb	r2, r3
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	6a1b      	ldr	r3, [r3, #32]
 80097c2:	6978      	ldr	r0, [r7, #20]
 80097c4:	4798      	blx	r3
}
 80097c6:	bf00      	nop
 80097c8:	3718      	adds	r7, #24
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	20001394 	.word	0x20001394

080097d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b084      	sub	sp, #16
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097dc:	f107 0308 	add.w	r3, r7, #8
 80097e0:	4618      	mov	r0, r3
 80097e2:	f000 f859 	bl	8009898 <prvGetNextExpireTime>
 80097e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4619      	mov	r1, r3
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f000 f805 	bl	80097fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80097f2:	f000 f8d5 	bl	80099a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097f6:	bf00      	nop
 80097f8:	e7f0      	b.n	80097dc <prvTimerTask+0x8>
	...

080097fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009806:	f7ff f92d 	bl	8008a64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800980a:	f107 0308 	add.w	r3, r7, #8
 800980e:	4618      	mov	r0, r3
 8009810:	f000 f864 	bl	80098dc <prvSampleTimeNow>
 8009814:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d130      	bne.n	800987e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10a      	bne.n	8009838 <prvProcessTimerOrBlockTask+0x3c>
 8009822:	687a      	ldr	r2, [r7, #4]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	429a      	cmp	r2, r3
 8009828:	d806      	bhi.n	8009838 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800982a:	f7ff f929 	bl	8008a80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800982e:	68f9      	ldr	r1, [r7, #12]
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f7ff ff81 	bl	8009738 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009836:	e024      	b.n	8009882 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d008      	beq.n	8009850 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800983e:	4b13      	ldr	r3, [pc, #76]	@ (800988c <prvProcessTimerOrBlockTask+0x90>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <prvProcessTimerOrBlockTask+0x50>
 8009848:	2301      	movs	r3, #1
 800984a:	e000      	b.n	800984e <prvProcessTimerOrBlockTask+0x52>
 800984c:	2300      	movs	r3, #0
 800984e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009850:	4b0f      	ldr	r3, [pc, #60]	@ (8009890 <prvProcessTimerOrBlockTask+0x94>)
 8009852:	6818      	ldr	r0, [r3, #0]
 8009854:	687a      	ldr	r2, [r7, #4]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	683a      	ldr	r2, [r7, #0]
 800985c:	4619      	mov	r1, r3
 800985e:	f7fe fdf5 	bl	800844c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009862:	f7ff f90d 	bl	8008a80 <xTaskResumeAll>
 8009866:	4603      	mov	r3, r0
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10a      	bne.n	8009882 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800986c:	4b09      	ldr	r3, [pc, #36]	@ (8009894 <prvProcessTimerOrBlockTask+0x98>)
 800986e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009872:	601a      	str	r2, [r3, #0]
 8009874:	f3bf 8f4f 	dsb	sy
 8009878:	f3bf 8f6f 	isb	sy
}
 800987c:	e001      	b.n	8009882 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800987e:	f7ff f8ff 	bl	8008a80 <xTaskResumeAll>
}
 8009882:	bf00      	nop
 8009884:	3710      	adds	r7, #16
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	20001398 	.word	0x20001398
 8009890:	2000139c 	.word	0x2000139c
 8009894:	e000ed04 	.word	0xe000ed04

08009898 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80098a0:	4b0d      	ldr	r3, [pc, #52]	@ (80098d8 <prvGetNextExpireTime+0x40>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <prvGetNextExpireTime+0x16>
 80098aa:	2201      	movs	r2, #1
 80098ac:	e000      	b.n	80098b0 <prvGetNextExpireTime+0x18>
 80098ae:	2200      	movs	r2, #0
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d105      	bne.n	80098c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098bc:	4b06      	ldr	r3, [pc, #24]	@ (80098d8 <prvGetNextExpireTime+0x40>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	60fb      	str	r3, [r7, #12]
 80098c6:	e001      	b.n	80098cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80098c8:	2300      	movs	r3, #0
 80098ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80098cc:	68fb      	ldr	r3, [r7, #12]
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3714      	adds	r7, #20
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bc80      	pop	{r7}
 80098d6:	4770      	bx	lr
 80098d8:	20001394 	.word	0x20001394

080098dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80098e4:	f7ff f96a 	bl	8008bbc <xTaskGetTickCount>
 80098e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80098ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <prvSampleTimeNow+0x3c>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	68fa      	ldr	r2, [r7, #12]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d205      	bcs.n	8009900 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80098f4:	f000 f93a 	bl	8009b6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	601a      	str	r2, [r3, #0]
 80098fe:	e002      	b.n	8009906 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009906:	4a04      	ldr	r2, [pc, #16]	@ (8009918 <prvSampleTimeNow+0x3c>)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800990c:	68fb      	ldr	r3, [r7, #12]
}
 800990e:	4618      	mov	r0, r3
 8009910:	3710      	adds	r7, #16
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	200013a4 	.word	0x200013a4

0800991c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b086      	sub	sp, #24
 8009920:	af00      	add	r7, sp, #0
 8009922:	60f8      	str	r0, [r7, #12]
 8009924:	60b9      	str	r1, [r7, #8]
 8009926:	607a      	str	r2, [r7, #4]
 8009928:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800992a:	2300      	movs	r3, #0
 800992c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	68ba      	ldr	r2, [r7, #8]
 8009932:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800993a:	68ba      	ldr	r2, [r7, #8]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	429a      	cmp	r2, r3
 8009940:	d812      	bhi.n	8009968 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009942:	687a      	ldr	r2, [r7, #4]
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	1ad2      	subs	r2, r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	699b      	ldr	r3, [r3, #24]
 800994c:	429a      	cmp	r2, r3
 800994e:	d302      	bcc.n	8009956 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009950:	2301      	movs	r3, #1
 8009952:	617b      	str	r3, [r7, #20]
 8009954:	e01b      	b.n	800998e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009956:	4b10      	ldr	r3, [pc, #64]	@ (8009998 <prvInsertTimerInActiveList+0x7c>)
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	3304      	adds	r3, #4
 800995e:	4619      	mov	r1, r3
 8009960:	4610      	mov	r0, r2
 8009962:	f7fd fe59 	bl	8007618 <vListInsert>
 8009966:	e012      	b.n	800998e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	429a      	cmp	r2, r3
 800996e:	d206      	bcs.n	800997e <prvInsertTimerInActiveList+0x62>
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	429a      	cmp	r2, r3
 8009976:	d302      	bcc.n	800997e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009978:	2301      	movs	r3, #1
 800997a:	617b      	str	r3, [r7, #20]
 800997c:	e007      	b.n	800998e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800997e:	4b07      	ldr	r3, [pc, #28]	@ (800999c <prvInsertTimerInActiveList+0x80>)
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	3304      	adds	r3, #4
 8009986:	4619      	mov	r1, r3
 8009988:	4610      	mov	r0, r2
 800998a:	f7fd fe45 	bl	8007618 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800998e:	697b      	ldr	r3, [r7, #20]
}
 8009990:	4618      	mov	r0, r3
 8009992:	3718      	adds	r7, #24
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}
 8009998:	20001398 	.word	0x20001398
 800999c:	20001394 	.word	0x20001394

080099a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b08e      	sub	sp, #56	@ 0x38
 80099a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099a6:	e0ce      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	da19      	bge.n	80099e2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80099ae:	1d3b      	adds	r3, r7, #4
 80099b0:	3304      	adds	r3, #4
 80099b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80099b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10b      	bne.n	80099d2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80099ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	61fb      	str	r3, [r7, #28]
}
 80099cc:	bf00      	nop
 80099ce:	bf00      	nop
 80099d0:	e7fd      	b.n	80099ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80099d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099d8:	6850      	ldr	r0, [r2, #4]
 80099da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099dc:	6892      	ldr	r2, [r2, #8]
 80099de:	4611      	mov	r1, r2
 80099e0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	f2c0 80ae 	blt.w	8009b46 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80099ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d004      	beq.n	8009a00 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f8:	3304      	adds	r3, #4
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7fd fe44 	bl	8007688 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a00:	463b      	mov	r3, r7
 8009a02:	4618      	mov	r0, r3
 8009a04:	f7ff ff6a 	bl	80098dc <prvSampleTimeNow>
 8009a08:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2b09      	cmp	r3, #9
 8009a0e:	f200 8097 	bhi.w	8009b40 <prvProcessReceivedCommands+0x1a0>
 8009a12:	a201      	add	r2, pc, #4	@ (adr r2, 8009a18 <prvProcessReceivedCommands+0x78>)
 8009a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a18:	08009a41 	.word	0x08009a41
 8009a1c:	08009a41 	.word	0x08009a41
 8009a20:	08009a41 	.word	0x08009a41
 8009a24:	08009ab7 	.word	0x08009ab7
 8009a28:	08009acb 	.word	0x08009acb
 8009a2c:	08009b17 	.word	0x08009b17
 8009a30:	08009a41 	.word	0x08009a41
 8009a34:	08009a41 	.word	0x08009a41
 8009a38:	08009ab7 	.word	0x08009ab7
 8009a3c:	08009acb 	.word	0x08009acb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a46:	f043 0301 	orr.w	r3, r3, #1
 8009a4a:	b2da      	uxtb	r2, r3
 8009a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a52:	68ba      	ldr	r2, [r7, #8]
 8009a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	18d1      	adds	r1, r2, r3
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a60:	f7ff ff5c 	bl	800991c <prvInsertTimerInActiveList>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d06c      	beq.n	8009b44 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6c:	6a1b      	ldr	r3, [r3, #32]
 8009a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a78:	f003 0304 	and.w	r3, r3, #4
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d061      	beq.n	8009b44 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009a80:	68ba      	ldr	r2, [r7, #8]
 8009a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a84:	699b      	ldr	r3, [r3, #24]
 8009a86:	441a      	add	r2, r3
 8009a88:	2300      	movs	r3, #0
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	2100      	movs	r1, #0
 8009a90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a92:	f7ff fe03 	bl	800969c <xTimerGenericCommand>
 8009a96:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009a98:	6a3b      	ldr	r3, [r7, #32]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d152      	bne.n	8009b44 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa2:	f383 8811 	msr	BASEPRI, r3
 8009aa6:	f3bf 8f6f 	isb	sy
 8009aaa:	f3bf 8f4f 	dsb	sy
 8009aae:	61bb      	str	r3, [r7, #24]
}
 8009ab0:	bf00      	nop
 8009ab2:	bf00      	nop
 8009ab4:	e7fd      	b.n	8009ab2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009abc:	f023 0301 	bic.w	r3, r3, #1
 8009ac0:	b2da      	uxtb	r2, r3
 8009ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009ac8:	e03d      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009acc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ad0:	f043 0301 	orr.w	r3, r3, #1
 8009ad4:	b2da      	uxtb	r2, r3
 8009ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae4:	699b      	ldr	r3, [r3, #24]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10b      	bne.n	8009b02 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aee:	f383 8811 	msr	BASEPRI, r3
 8009af2:	f3bf 8f6f 	isb	sy
 8009af6:	f3bf 8f4f 	dsb	sy
 8009afa:	617b      	str	r3, [r7, #20]
}
 8009afc:	bf00      	nop
 8009afe:	bf00      	nop
 8009b00:	e7fd      	b.n	8009afe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b04:	699a      	ldr	r2, [r3, #24]
 8009b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b08:	18d1      	adds	r1, r2, r3
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b10:	f7ff ff04 	bl	800991c <prvInsertTimerInActiveList>
					break;
 8009b14:	e017      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b1c:	f003 0302 	and.w	r3, r3, #2
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d103      	bne.n	8009b2c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009b24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b26:	f000 fb89 	bl	800a23c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009b2a:	e00c      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b32:	f023 0301 	bic.w	r3, r3, #1
 8009b36:	b2da      	uxtb	r2, r3
 8009b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009b3e:	e002      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009b40:	bf00      	nop
 8009b42:	e000      	b.n	8009b46 <prvProcessReceivedCommands+0x1a6>
					break;
 8009b44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b46:	4b08      	ldr	r3, [pc, #32]	@ (8009b68 <prvProcessReceivedCommands+0x1c8>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	1d39      	adds	r1, r7, #4
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7fe f93a 	bl	8007dc8 <xQueueReceive>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f47f af26 	bne.w	80099a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009b5c:	bf00      	nop
 8009b5e:	bf00      	nop
 8009b60:	3730      	adds	r7, #48	@ 0x30
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	2000139c 	.word	0x2000139c

08009b6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b088      	sub	sp, #32
 8009b70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b72:	e049      	b.n	8009c08 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b74:	4b2e      	ldr	r3, [pc, #184]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	68db      	ldr	r3, [r3, #12]
 8009b86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7fd fd7b 	bl	8007688 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6a1b      	ldr	r3, [r3, #32]
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ba0:	f003 0304 	and.w	r3, r3, #4
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d02f      	beq.n	8009c08 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	699b      	ldr	r3, [r3, #24]
 8009bac:	693a      	ldr	r2, [r7, #16]
 8009bae:	4413      	add	r3, r2
 8009bb0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d90e      	bls.n	8009bd8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3304      	adds	r3, #4
 8009bce:	4619      	mov	r1, r3
 8009bd0:	4610      	mov	r0, r2
 8009bd2:	f7fd fd21 	bl	8007618 <vListInsert>
 8009bd6:	e017      	b.n	8009c08 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009bd8:	2300      	movs	r3, #0
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	693a      	ldr	r2, [r7, #16]
 8009be0:	2100      	movs	r1, #0
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f7ff fd5a 	bl	800969c <xTimerGenericCommand>
 8009be8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d10b      	bne.n	8009c08 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	603b      	str	r3, [r7, #0]
}
 8009c02:	bf00      	nop
 8009c04:	bf00      	nop
 8009c06:	e7fd      	b.n	8009c04 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c08:	4b09      	ldr	r3, [pc, #36]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1b0      	bne.n	8009b74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c12:	4b07      	ldr	r3, [pc, #28]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c18:	4b06      	ldr	r3, [pc, #24]	@ (8009c34 <prvSwitchTimerLists+0xc8>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a04      	ldr	r2, [pc, #16]	@ (8009c30 <prvSwitchTimerLists+0xc4>)
 8009c1e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009c20:	4a04      	ldr	r2, [pc, #16]	@ (8009c34 <prvSwitchTimerLists+0xc8>)
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	6013      	str	r3, [r2, #0]
}
 8009c26:	bf00      	nop
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	20001394 	.word	0x20001394
 8009c34:	20001398 	.word	0x20001398

08009c38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c3e:	f000 f92d 	bl	8009e9c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c42:	4b15      	ldr	r3, [pc, #84]	@ (8009c98 <prvCheckForValidListAndQueue+0x60>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d120      	bne.n	8009c8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c4a:	4814      	ldr	r0, [pc, #80]	@ (8009c9c <prvCheckForValidListAndQueue+0x64>)
 8009c4c:	f7fd fc96 	bl	800757c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c50:	4813      	ldr	r0, [pc, #76]	@ (8009ca0 <prvCheckForValidListAndQueue+0x68>)
 8009c52:	f7fd fc93 	bl	800757c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c56:	4b13      	ldr	r3, [pc, #76]	@ (8009ca4 <prvCheckForValidListAndQueue+0x6c>)
 8009c58:	4a10      	ldr	r2, [pc, #64]	@ (8009c9c <prvCheckForValidListAndQueue+0x64>)
 8009c5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009c5c:	4b12      	ldr	r3, [pc, #72]	@ (8009ca8 <prvCheckForValidListAndQueue+0x70>)
 8009c5e:	4a10      	ldr	r2, [pc, #64]	@ (8009ca0 <prvCheckForValidListAndQueue+0x68>)
 8009c60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c62:	2300      	movs	r3, #0
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	4b11      	ldr	r3, [pc, #68]	@ (8009cac <prvCheckForValidListAndQueue+0x74>)
 8009c68:	4a11      	ldr	r2, [pc, #68]	@ (8009cb0 <prvCheckForValidListAndQueue+0x78>)
 8009c6a:	2110      	movs	r1, #16
 8009c6c:	200a      	movs	r0, #10
 8009c6e:	f7fd fd9f 	bl	80077b0 <xQueueGenericCreateStatic>
 8009c72:	4603      	mov	r3, r0
 8009c74:	4a08      	ldr	r2, [pc, #32]	@ (8009c98 <prvCheckForValidListAndQueue+0x60>)
 8009c76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009c78:	4b07      	ldr	r3, [pc, #28]	@ (8009c98 <prvCheckForValidListAndQueue+0x60>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d005      	beq.n	8009c8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c80:	4b05      	ldr	r3, [pc, #20]	@ (8009c98 <prvCheckForValidListAndQueue+0x60>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	490b      	ldr	r1, [pc, #44]	@ (8009cb4 <prvCheckForValidListAndQueue+0x7c>)
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fe fbb8 	bl	80083fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c8c:	f000 f936 	bl	8009efc <vPortExitCritical>
}
 8009c90:	bf00      	nop
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	2000139c 	.word	0x2000139c
 8009c9c:	2000136c 	.word	0x2000136c
 8009ca0:	20001380 	.word	0x20001380
 8009ca4:	20001394 	.word	0x20001394
 8009ca8:	20001398 	.word	0x20001398
 8009cac:	20001448 	.word	0x20001448
 8009cb0:	200013a8 	.word	0x200013a8
 8009cb4:	0800a8e0 	.word	0x0800a8e0

08009cb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	3b04      	subs	r3, #4
 8009cc8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009cd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	3b04      	subs	r3, #4
 8009cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	f023 0201 	bic.w	r2, r3, #1
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	3b04      	subs	r3, #4
 8009ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ce8:	4a08      	ldr	r2, [pc, #32]	@ (8009d0c <pxPortInitialiseStack+0x54>)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	3b14      	subs	r3, #20
 8009cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	3b20      	subs	r3, #32
 8009cfe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d00:	68fb      	ldr	r3, [r7, #12]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3714      	adds	r7, #20
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bc80      	pop	{r7}
 8009d0a:	4770      	bx	lr
 8009d0c:	08009d11 	.word	0x08009d11

08009d10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d10:	b480      	push	{r7}
 8009d12:	b085      	sub	sp, #20
 8009d14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009d16:	2300      	movs	r3, #0
 8009d18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d1a:	4b12      	ldr	r3, [pc, #72]	@ (8009d64 <prvTaskExitError+0x54>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d22:	d00b      	beq.n	8009d3c <prvTaskExitError+0x2c>
	__asm volatile
 8009d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d28:	f383 8811 	msr	BASEPRI, r3
 8009d2c:	f3bf 8f6f 	isb	sy
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	60fb      	str	r3, [r7, #12]
}
 8009d36:	bf00      	nop
 8009d38:	bf00      	nop
 8009d3a:	e7fd      	b.n	8009d38 <prvTaskExitError+0x28>
	__asm volatile
 8009d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d40:	f383 8811 	msr	BASEPRI, r3
 8009d44:	f3bf 8f6f 	isb	sy
 8009d48:	f3bf 8f4f 	dsb	sy
 8009d4c:	60bb      	str	r3, [r7, #8]
}
 8009d4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d50:	bf00      	nop
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0fc      	beq.n	8009d52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d58:	bf00      	nop
 8009d5a:	bf00      	nop
 8009d5c:	3714      	adds	r7, #20
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bc80      	pop	{r7}
 8009d62:	4770      	bx	lr
 8009d64:	2000002c 	.word	0x2000002c
	...

08009d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009d70:	4b07      	ldr	r3, [pc, #28]	@ (8009d90 <pxCurrentTCBConst2>)
 8009d72:	6819      	ldr	r1, [r3, #0]
 8009d74:	6808      	ldr	r0, [r1, #0]
 8009d76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009d7a:	f380 8809 	msr	PSP, r0
 8009d7e:	f3bf 8f6f 	isb	sy
 8009d82:	f04f 0000 	mov.w	r0, #0
 8009d86:	f380 8811 	msr	BASEPRI, r0
 8009d8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009d8e:	4770      	bx	lr

08009d90 <pxCurrentTCBConst2>:
 8009d90:	20000e6c 	.word	0x20000e6c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009d94:	bf00      	nop
 8009d96:	bf00      	nop

08009d98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009d98:	4806      	ldr	r0, [pc, #24]	@ (8009db4 <prvPortStartFirstTask+0x1c>)
 8009d9a:	6800      	ldr	r0, [r0, #0]
 8009d9c:	6800      	ldr	r0, [r0, #0]
 8009d9e:	f380 8808 	msr	MSP, r0
 8009da2:	b662      	cpsie	i
 8009da4:	b661      	cpsie	f
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	df00      	svc	0
 8009db0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009db2:	bf00      	nop
 8009db4:	e000ed08 	.word	0xe000ed08

08009db8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009dbe:	4b32      	ldr	r3, [pc, #200]	@ (8009e88 <xPortStartScheduler+0xd0>)
 8009dc0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	22ff      	movs	r2, #255	@ 0xff
 8009dce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009dd8:	78fb      	ldrb	r3, [r7, #3]
 8009dda:	b2db      	uxtb	r3, r3
 8009ddc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009de0:	b2da      	uxtb	r2, r3
 8009de2:	4b2a      	ldr	r3, [pc, #168]	@ (8009e8c <xPortStartScheduler+0xd4>)
 8009de4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009de6:	4b2a      	ldr	r3, [pc, #168]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009de8:	2207      	movs	r2, #7
 8009dea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009dec:	e009      	b.n	8009e02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009dee:	4b28      	ldr	r3, [pc, #160]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3b01      	subs	r3, #1
 8009df4:	4a26      	ldr	r2, [pc, #152]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009df6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009df8:	78fb      	ldrb	r3, [r7, #3]
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	005b      	lsls	r3, r3, #1
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e02:	78fb      	ldrb	r3, [r7, #3]
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e0a:	2b80      	cmp	r3, #128	@ 0x80
 8009e0c:	d0ef      	beq.n	8009dee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e0e:	4b20      	ldr	r3, [pc, #128]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f1c3 0307 	rsb	r3, r3, #7
 8009e16:	2b04      	cmp	r3, #4
 8009e18:	d00b      	beq.n	8009e32 <xPortStartScheduler+0x7a>
	__asm volatile
 8009e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1e:	f383 8811 	msr	BASEPRI, r3
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	60bb      	str	r3, [r7, #8]
}
 8009e2c:	bf00      	nop
 8009e2e:	bf00      	nop
 8009e30:	e7fd      	b.n	8009e2e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e32:	4b17      	ldr	r3, [pc, #92]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	021b      	lsls	r3, r3, #8
 8009e38:	4a15      	ldr	r2, [pc, #84]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009e3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e3c:	4b14      	ldr	r3, [pc, #80]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e44:	4a12      	ldr	r2, [pc, #72]	@ (8009e90 <xPortStartScheduler+0xd8>)
 8009e46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	b2da      	uxtb	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e50:	4b10      	ldr	r3, [pc, #64]	@ (8009e94 <xPortStartScheduler+0xdc>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a0f      	ldr	r2, [pc, #60]	@ (8009e94 <xPortStartScheduler+0xdc>)
 8009e56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009e5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e94 <xPortStartScheduler+0xdc>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a0c      	ldr	r2, [pc, #48]	@ (8009e94 <xPortStartScheduler+0xdc>)
 8009e62:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009e66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e68:	f000 f8b8 	bl	8009fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009e98 <xPortStartScheduler+0xe0>)
 8009e6e:	2200      	movs	r2, #0
 8009e70:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e72:	f7ff ff91 	bl	8009d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e76:	f7fe ff69 	bl	8008d4c <vTaskSwitchContext>
	prvTaskExitError();
 8009e7a:	f7ff ff49 	bl	8009d10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3710      	adds	r7, #16
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}
 8009e88:	e000e400 	.word	0xe000e400
 8009e8c:	20001498 	.word	0x20001498
 8009e90:	2000149c 	.word	0x2000149c
 8009e94:	e000ed20 	.word	0xe000ed20
 8009e98:	2000002c 	.word	0x2000002c

08009e9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
	__asm volatile
 8009ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea6:	f383 8811 	msr	BASEPRI, r3
 8009eaa:	f3bf 8f6f 	isb	sy
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	607b      	str	r3, [r7, #4]
}
 8009eb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009ef4 <vPortEnterCritical+0x58>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8009ef4 <vPortEnterCritical+0x58>)
 8009ebe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8009ef4 <vPortEnterCritical+0x58>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d110      	bne.n	8009eea <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8009ef8 <vPortEnterCritical+0x5c>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00b      	beq.n	8009eea <vPortEnterCritical+0x4e>
	__asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	603b      	str	r3, [r7, #0]
}
 8009ee4:	bf00      	nop
 8009ee6:	bf00      	nop
 8009ee8:	e7fd      	b.n	8009ee6 <vPortEnterCritical+0x4a>
	}
}
 8009eea:	bf00      	nop
 8009eec:	370c      	adds	r7, #12
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bc80      	pop	{r7}
 8009ef2:	4770      	bx	lr
 8009ef4:	2000002c 	.word	0x2000002c
 8009ef8:	e000ed04 	.word	0xe000ed04

08009efc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f02:	4b12      	ldr	r3, [pc, #72]	@ (8009f4c <vPortExitCritical+0x50>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d10b      	bne.n	8009f22 <vPortExitCritical+0x26>
	__asm volatile
 8009f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	607b      	str	r3, [r7, #4]
}
 8009f1c:	bf00      	nop
 8009f1e:	bf00      	nop
 8009f20:	e7fd      	b.n	8009f1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009f22:	4b0a      	ldr	r3, [pc, #40]	@ (8009f4c <vPortExitCritical+0x50>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	3b01      	subs	r3, #1
 8009f28:	4a08      	ldr	r2, [pc, #32]	@ (8009f4c <vPortExitCritical+0x50>)
 8009f2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f2c:	4b07      	ldr	r3, [pc, #28]	@ (8009f4c <vPortExitCritical+0x50>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d105      	bne.n	8009f40 <vPortExitCritical+0x44>
 8009f34:	2300      	movs	r3, #0
 8009f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	f383 8811 	msr	BASEPRI, r3
}
 8009f3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f40:	bf00      	nop
 8009f42:	370c      	adds	r7, #12
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bc80      	pop	{r7}
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop
 8009f4c:	2000002c 	.word	0x2000002c

08009f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f50:	f3ef 8009 	mrs	r0, PSP
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	4b0d      	ldr	r3, [pc, #52]	@ (8009f90 <pxCurrentTCBConst>)
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009f60:	6010      	str	r0, [r2, #0]
 8009f62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009f66:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f6a:	f380 8811 	msr	BASEPRI, r0
 8009f6e:	f7fe feed 	bl	8008d4c <vTaskSwitchContext>
 8009f72:	f04f 0000 	mov.w	r0, #0
 8009f76:	f380 8811 	msr	BASEPRI, r0
 8009f7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009f7e:	6819      	ldr	r1, [r3, #0]
 8009f80:	6808      	ldr	r0, [r1, #0]
 8009f82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009f86:	f380 8809 	msr	PSP, r0
 8009f8a:	f3bf 8f6f 	isb	sy
 8009f8e:	4770      	bx	lr

08009f90 <pxCurrentTCBConst>:
 8009f90:	20000e6c 	.word	0x20000e6c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f94:	bf00      	nop
 8009f96:	bf00      	nop

08009f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	607b      	str	r3, [r7, #4]
}
 8009fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009fb2:	f7fe fe11 	bl	8008bd8 <xTaskIncrementTick>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d003      	beq.n	8009fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009fbc:	4b06      	ldr	r3, [pc, #24]	@ (8009fd8 <xPortSysTickHandler+0x40>)
 8009fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fc2:	601a      	str	r2, [r3, #0]
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	f383 8811 	msr	BASEPRI, r3
}
 8009fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}
 8009fd8:	e000ed04 	.word	0xe000ed04

08009fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800a00c <vPortSetupTimerInterrupt+0x30>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fe6:	4b0a      	ldr	r3, [pc, #40]	@ (800a010 <vPortSetupTimerInterrupt+0x34>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fec:	4b09      	ldr	r3, [pc, #36]	@ (800a014 <vPortSetupTimerInterrupt+0x38>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a09      	ldr	r2, [pc, #36]	@ (800a018 <vPortSetupTimerInterrupt+0x3c>)
 8009ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff6:	099b      	lsrs	r3, r3, #6
 8009ff8:	4a08      	ldr	r2, [pc, #32]	@ (800a01c <vPortSetupTimerInterrupt+0x40>)
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009ffe:	4b03      	ldr	r3, [pc, #12]	@ (800a00c <vPortSetupTimerInterrupt+0x30>)
 800a000:	2207      	movs	r2, #7
 800a002:	601a      	str	r2, [r3, #0]
}
 800a004:	bf00      	nop
 800a006:	46bd      	mov	sp, r7
 800a008:	bc80      	pop	{r7}
 800a00a:	4770      	bx	lr
 800a00c:	e000e010 	.word	0xe000e010
 800a010:	e000e018 	.word	0xe000e018
 800a014:	20000020 	.word	0x20000020
 800a018:	10624dd3 	.word	0x10624dd3
 800a01c:	e000e014 	.word	0xe000e014

0800a020 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a020:	b480      	push	{r7}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a026:	f3ef 8305 	mrs	r3, IPSR
 800a02a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2b0f      	cmp	r3, #15
 800a030:	d915      	bls.n	800a05e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a032:	4a17      	ldr	r2, [pc, #92]	@ (800a090 <vPortValidateInterruptPriority+0x70>)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	4413      	add	r3, r2
 800a038:	781b      	ldrb	r3, [r3, #0]
 800a03a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a03c:	4b15      	ldr	r3, [pc, #84]	@ (800a094 <vPortValidateInterruptPriority+0x74>)
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	7afa      	ldrb	r2, [r7, #11]
 800a042:	429a      	cmp	r2, r3
 800a044:	d20b      	bcs.n	800a05e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a04a:	f383 8811 	msr	BASEPRI, r3
 800a04e:	f3bf 8f6f 	isb	sy
 800a052:	f3bf 8f4f 	dsb	sy
 800a056:	607b      	str	r3, [r7, #4]
}
 800a058:	bf00      	nop
 800a05a:	bf00      	nop
 800a05c:	e7fd      	b.n	800a05a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a05e:	4b0e      	ldr	r3, [pc, #56]	@ (800a098 <vPortValidateInterruptPriority+0x78>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a066:	4b0d      	ldr	r3, [pc, #52]	@ (800a09c <vPortValidateInterruptPriority+0x7c>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	429a      	cmp	r2, r3
 800a06c:	d90b      	bls.n	800a086 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	603b      	str	r3, [r7, #0]
}
 800a080:	bf00      	nop
 800a082:	bf00      	nop
 800a084:	e7fd      	b.n	800a082 <vPortValidateInterruptPriority+0x62>
	}
 800a086:	bf00      	nop
 800a088:	3714      	adds	r7, #20
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bc80      	pop	{r7}
 800a08e:	4770      	bx	lr
 800a090:	e000e3f0 	.word	0xe000e3f0
 800a094:	20001498 	.word	0x20001498
 800a098:	e000ed0c 	.word	0xe000ed0c
 800a09c:	2000149c 	.word	0x2000149c

0800a0a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b08a      	sub	sp, #40	@ 0x28
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a0ac:	f7fe fcda 	bl	8008a64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a0b0:	4b5c      	ldr	r3, [pc, #368]	@ (800a224 <pvPortMalloc+0x184>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d101      	bne.n	800a0bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a0b8:	f000 f924 	bl	800a304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a0bc:	4b5a      	ldr	r3, [pc, #360]	@ (800a228 <pvPortMalloc+0x188>)
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	f040 8095 	bne.w	800a1f4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d01e      	beq.n	800a10e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a0d0:	2208      	movs	r2, #8
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f003 0307 	and.w	r3, r3, #7
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d015      	beq.n	800a10e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f023 0307 	bic.w	r3, r3, #7
 800a0e8:	3308      	adds	r3, #8
 800a0ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f003 0307 	and.w	r3, r3, #7
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00b      	beq.n	800a10e <pvPortMalloc+0x6e>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fa:	f383 8811 	msr	BASEPRI, r3
 800a0fe:	f3bf 8f6f 	isb	sy
 800a102:	f3bf 8f4f 	dsb	sy
 800a106:	617b      	str	r3, [r7, #20]
}
 800a108:	bf00      	nop
 800a10a:	bf00      	nop
 800a10c:	e7fd      	b.n	800a10a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d06f      	beq.n	800a1f4 <pvPortMalloc+0x154>
 800a114:	4b45      	ldr	r3, [pc, #276]	@ (800a22c <pvPortMalloc+0x18c>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d86a      	bhi.n	800a1f4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a11e:	4b44      	ldr	r3, [pc, #272]	@ (800a230 <pvPortMalloc+0x190>)
 800a120:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a122:	4b43      	ldr	r3, [pc, #268]	@ (800a230 <pvPortMalloc+0x190>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a128:	e004      	b.n	800a134 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d903      	bls.n	800a146 <pvPortMalloc+0xa6>
 800a13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1f1      	bne.n	800a12a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a146:	4b37      	ldr	r3, [pc, #220]	@ (800a224 <pvPortMalloc+0x184>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d051      	beq.n	800a1f4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a150:	6a3b      	ldr	r3, [r7, #32]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2208      	movs	r2, #8
 800a156:	4413      	add	r3, r2
 800a158:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a15c:	681a      	ldr	r2, [r3, #0]
 800a15e:	6a3b      	ldr	r3, [r7, #32]
 800a160:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a164:	685a      	ldr	r2, [r3, #4]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	1ad2      	subs	r2, r2, r3
 800a16a:	2308      	movs	r3, #8
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	429a      	cmp	r2, r3
 800a170:	d920      	bls.n	800a1b4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	4413      	add	r3, r2
 800a178:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	f003 0307 	and.w	r3, r3, #7
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00b      	beq.n	800a19c <pvPortMalloc+0xfc>
	__asm volatile
 800a184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	613b      	str	r3, [r7, #16]
}
 800a196:	bf00      	nop
 800a198:	bf00      	nop
 800a19a:	e7fd      	b.n	800a198 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19e:	685a      	ldr	r2, [r3, #4]
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	1ad2      	subs	r2, r2, r3
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1aa:	687a      	ldr	r2, [r7, #4]
 800a1ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a1ae:	69b8      	ldr	r0, [r7, #24]
 800a1b0:	f000 f90a 	bl	800a3c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1b4:	4b1d      	ldr	r3, [pc, #116]	@ (800a22c <pvPortMalloc+0x18c>)
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	1ad3      	subs	r3, r2, r3
 800a1be:	4a1b      	ldr	r2, [pc, #108]	@ (800a22c <pvPortMalloc+0x18c>)
 800a1c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a1c2:	4b1a      	ldr	r3, [pc, #104]	@ (800a22c <pvPortMalloc+0x18c>)
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	4b1b      	ldr	r3, [pc, #108]	@ (800a234 <pvPortMalloc+0x194>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d203      	bcs.n	800a1d6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1ce:	4b17      	ldr	r3, [pc, #92]	@ (800a22c <pvPortMalloc+0x18c>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a18      	ldr	r2, [pc, #96]	@ (800a234 <pvPortMalloc+0x194>)
 800a1d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d8:	685a      	ldr	r2, [r3, #4]
 800a1da:	4b13      	ldr	r3, [pc, #76]	@ (800a228 <pvPortMalloc+0x188>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	431a      	orrs	r2, r3
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1ea:	4b13      	ldr	r3, [pc, #76]	@ (800a238 <pvPortMalloc+0x198>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	4a11      	ldr	r2, [pc, #68]	@ (800a238 <pvPortMalloc+0x198>)
 800a1f2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1f4:	f7fe fc44 	bl	8008a80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	f003 0307 	and.w	r3, r3, #7
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d00b      	beq.n	800a21a <pvPortMalloc+0x17a>
	__asm volatile
 800a202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a206:	f383 8811 	msr	BASEPRI, r3
 800a20a:	f3bf 8f6f 	isb	sy
 800a20e:	f3bf 8f4f 	dsb	sy
 800a212:	60fb      	str	r3, [r7, #12]
}
 800a214:	bf00      	nop
 800a216:	bf00      	nop
 800a218:	e7fd      	b.n	800a216 <pvPortMalloc+0x176>
	return pvReturn;
 800a21a:	69fb      	ldr	r3, [r7, #28]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3728      	adds	r7, #40	@ 0x28
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	200020a8 	.word	0x200020a8
 800a228:	200020bc 	.word	0x200020bc
 800a22c:	200020ac 	.word	0x200020ac
 800a230:	200020a0 	.word	0x200020a0
 800a234:	200020b0 	.word	0x200020b0
 800a238:	200020b4 	.word	0x200020b4

0800a23c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b086      	sub	sp, #24
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d04f      	beq.n	800a2ee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a24e:	2308      	movs	r3, #8
 800a250:	425b      	negs	r3, r3
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	4413      	add	r3, r2
 800a256:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a25c:	693b      	ldr	r3, [r7, #16]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	4b25      	ldr	r3, [pc, #148]	@ (800a2f8 <vPortFree+0xbc>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4013      	ands	r3, r2
 800a266:	2b00      	cmp	r3, #0
 800a268:	d10b      	bne.n	800a282 <vPortFree+0x46>
	__asm volatile
 800a26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26e:	f383 8811 	msr	BASEPRI, r3
 800a272:	f3bf 8f6f 	isb	sy
 800a276:	f3bf 8f4f 	dsb	sy
 800a27a:	60fb      	str	r3, [r7, #12]
}
 800a27c:	bf00      	nop
 800a27e:	bf00      	nop
 800a280:	e7fd      	b.n	800a27e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d00b      	beq.n	800a2a2 <vPortFree+0x66>
	__asm volatile
 800a28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	60bb      	str	r3, [r7, #8]
}
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	e7fd      	b.n	800a29e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	685a      	ldr	r2, [r3, #4]
 800a2a6:	4b14      	ldr	r3, [pc, #80]	@ (800a2f8 <vPortFree+0xbc>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d01e      	beq.n	800a2ee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d11a      	bne.n	800a2ee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	685a      	ldr	r2, [r3, #4]
 800a2bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a2f8 <vPortFree+0xbc>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	43db      	mvns	r3, r3
 800a2c2:	401a      	ands	r2, r3
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2c8:	f7fe fbcc 	bl	8008a64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	685a      	ldr	r2, [r3, #4]
 800a2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2fc <vPortFree+0xc0>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	4a09      	ldr	r2, [pc, #36]	@ (800a2fc <vPortFree+0xc0>)
 800a2d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2da:	6938      	ldr	r0, [r7, #16]
 800a2dc:	f000 f874 	bl	800a3c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2e0:	4b07      	ldr	r3, [pc, #28]	@ (800a300 <vPortFree+0xc4>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	4a06      	ldr	r2, [pc, #24]	@ (800a300 <vPortFree+0xc4>)
 800a2e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2ea:	f7fe fbc9 	bl	8008a80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2ee:	bf00      	nop
 800a2f0:	3718      	adds	r7, #24
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	200020bc 	.word	0x200020bc
 800a2fc:	200020ac 	.word	0x200020ac
 800a300:	200020b8 	.word	0x200020b8

0800a304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a30a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800a30e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a310:	4b27      	ldr	r3, [pc, #156]	@ (800a3b0 <prvHeapInit+0xac>)
 800a312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f003 0307 	and.w	r3, r3, #7
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d00c      	beq.n	800a338 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	3307      	adds	r3, #7
 800a322:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f023 0307 	bic.w	r3, r3, #7
 800a32a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a32c:	68ba      	ldr	r2, [r7, #8]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	1ad3      	subs	r3, r2, r3
 800a332:	4a1f      	ldr	r2, [pc, #124]	@ (800a3b0 <prvHeapInit+0xac>)
 800a334:	4413      	add	r3, r2
 800a336:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a33c:	4a1d      	ldr	r2, [pc, #116]	@ (800a3b4 <prvHeapInit+0xb0>)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a342:	4b1c      	ldr	r3, [pc, #112]	@ (800a3b4 <prvHeapInit+0xb0>)
 800a344:	2200      	movs	r2, #0
 800a346:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	4413      	add	r3, r2
 800a34e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a350:	2208      	movs	r2, #8
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	1a9b      	subs	r3, r3, r2
 800a356:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f023 0307 	bic.w	r3, r3, #7
 800a35e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	4a15      	ldr	r2, [pc, #84]	@ (800a3b8 <prvHeapInit+0xb4>)
 800a364:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a366:	4b14      	ldr	r3, [pc, #80]	@ (800a3b8 <prvHeapInit+0xb4>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2200      	movs	r2, #0
 800a36c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a36e:	4b12      	ldr	r3, [pc, #72]	@ (800a3b8 <prvHeapInit+0xb4>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2200      	movs	r2, #0
 800a374:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	1ad2      	subs	r2, r2, r3
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a384:	4b0c      	ldr	r3, [pc, #48]	@ (800a3b8 <prvHeapInit+0xb4>)
 800a386:	681a      	ldr	r2, [r3, #0]
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	4a0a      	ldr	r2, [pc, #40]	@ (800a3bc <prvHeapInit+0xb8>)
 800a392:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	4a09      	ldr	r2, [pc, #36]	@ (800a3c0 <prvHeapInit+0xbc>)
 800a39a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a39c:	4b09      	ldr	r3, [pc, #36]	@ (800a3c4 <prvHeapInit+0xc0>)
 800a39e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a3a2:	601a      	str	r2, [r3, #0]
}
 800a3a4:	bf00      	nop
 800a3a6:	3714      	adds	r7, #20
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bc80      	pop	{r7}
 800a3ac:	4770      	bx	lr
 800a3ae:	bf00      	nop
 800a3b0:	200014a0 	.word	0x200014a0
 800a3b4:	200020a0 	.word	0x200020a0
 800a3b8:	200020a8 	.word	0x200020a8
 800a3bc:	200020b0 	.word	0x200020b0
 800a3c0:	200020ac 	.word	0x200020ac
 800a3c4:	200020bc 	.word	0x200020bc

0800a3c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3d0:	4b27      	ldr	r3, [pc, #156]	@ (800a470 <prvInsertBlockIntoFreeList+0xa8>)
 800a3d2:	60fb      	str	r3, [r7, #12]
 800a3d4:	e002      	b.n	800a3dc <prvInsertBlockIntoFreeList+0x14>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	60fb      	str	r3, [r7, #12]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d8f7      	bhi.n	800a3d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	687a      	ldr	r2, [r7, #4]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d108      	bne.n	800a40a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	685a      	ldr	r2, [r3, #4]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	441a      	add	r2, r3
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	441a      	add	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d118      	bne.n	800a450 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	4b14      	ldr	r3, [pc, #80]	@ (800a474 <prvInsertBlockIntoFreeList+0xac>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	429a      	cmp	r2, r3
 800a428:	d00d      	beq.n	800a446 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	685a      	ldr	r2, [r3, #4]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	441a      	add	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	e008      	b.n	800a458 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a446:	4b0b      	ldr	r3, [pc, #44]	@ (800a474 <prvInsertBlockIntoFreeList+0xac>)
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	601a      	str	r2, [r3, #0]
 800a44e:	e003      	b.n	800a458 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d002      	beq.n	800a466 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a466:	bf00      	nop
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bc80      	pop	{r7}
 800a46e:	4770      	bx	lr
 800a470:	200020a0 	.word	0x200020a0
 800a474:	200020a8 	.word	0x200020a8

0800a478 <memcmp>:
 800a478:	b510      	push	{r4, lr}
 800a47a:	3901      	subs	r1, #1
 800a47c:	4402      	add	r2, r0
 800a47e:	4290      	cmp	r0, r2
 800a480:	d101      	bne.n	800a486 <memcmp+0xe>
 800a482:	2000      	movs	r0, #0
 800a484:	e005      	b.n	800a492 <memcmp+0x1a>
 800a486:	7803      	ldrb	r3, [r0, #0]
 800a488:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	d001      	beq.n	800a494 <memcmp+0x1c>
 800a490:	1b18      	subs	r0, r3, r4
 800a492:	bd10      	pop	{r4, pc}
 800a494:	3001      	adds	r0, #1
 800a496:	e7f2      	b.n	800a47e <memcmp+0x6>

0800a498 <memset>:
 800a498:	4603      	mov	r3, r0
 800a49a:	4402      	add	r2, r0
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d100      	bne.n	800a4a2 <memset+0xa>
 800a4a0:	4770      	bx	lr
 800a4a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a4a6:	e7f9      	b.n	800a49c <memset+0x4>

0800a4a8 <strncpy>:
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	b510      	push	{r4, lr}
 800a4ac:	3901      	subs	r1, #1
 800a4ae:	b132      	cbz	r2, 800a4be <strncpy+0x16>
 800a4b0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a4b4:	3a01      	subs	r2, #1
 800a4b6:	f803 4b01 	strb.w	r4, [r3], #1
 800a4ba:	2c00      	cmp	r4, #0
 800a4bc:	d1f7      	bne.n	800a4ae <strncpy+0x6>
 800a4be:	2100      	movs	r1, #0
 800a4c0:	441a      	add	r2, r3
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d100      	bne.n	800a4c8 <strncpy+0x20>
 800a4c6:	bd10      	pop	{r4, pc}
 800a4c8:	f803 1b01 	strb.w	r1, [r3], #1
 800a4cc:	e7f9      	b.n	800a4c2 <strncpy+0x1a>
	...

0800a4d0 <_reclaim_reent>:
 800a4d0:	4b2d      	ldr	r3, [pc, #180]	@ (800a588 <_reclaim_reent+0xb8>)
 800a4d2:	b570      	push	{r4, r5, r6, lr}
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4283      	cmp	r3, r0
 800a4da:	d053      	beq.n	800a584 <_reclaim_reent+0xb4>
 800a4dc:	69c3      	ldr	r3, [r0, #28]
 800a4de:	b31b      	cbz	r3, 800a528 <_reclaim_reent+0x58>
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	b163      	cbz	r3, 800a4fe <_reclaim_reent+0x2e>
 800a4e4:	2500      	movs	r5, #0
 800a4e6:	69e3      	ldr	r3, [r4, #28]
 800a4e8:	68db      	ldr	r3, [r3, #12]
 800a4ea:	5959      	ldr	r1, [r3, r5]
 800a4ec:	b9b1      	cbnz	r1, 800a51c <_reclaim_reent+0x4c>
 800a4ee:	3504      	adds	r5, #4
 800a4f0:	2d80      	cmp	r5, #128	@ 0x80
 800a4f2:	d1f8      	bne.n	800a4e6 <_reclaim_reent+0x16>
 800a4f4:	69e3      	ldr	r3, [r4, #28]
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	68d9      	ldr	r1, [r3, #12]
 800a4fa:	f000 f87b 	bl	800a5f4 <_free_r>
 800a4fe:	69e3      	ldr	r3, [r4, #28]
 800a500:	6819      	ldr	r1, [r3, #0]
 800a502:	b111      	cbz	r1, 800a50a <_reclaim_reent+0x3a>
 800a504:	4620      	mov	r0, r4
 800a506:	f000 f875 	bl	800a5f4 <_free_r>
 800a50a:	69e3      	ldr	r3, [r4, #28]
 800a50c:	689d      	ldr	r5, [r3, #8]
 800a50e:	b15d      	cbz	r5, 800a528 <_reclaim_reent+0x58>
 800a510:	4629      	mov	r1, r5
 800a512:	4620      	mov	r0, r4
 800a514:	682d      	ldr	r5, [r5, #0]
 800a516:	f000 f86d 	bl	800a5f4 <_free_r>
 800a51a:	e7f8      	b.n	800a50e <_reclaim_reent+0x3e>
 800a51c:	680e      	ldr	r6, [r1, #0]
 800a51e:	4620      	mov	r0, r4
 800a520:	f000 f868 	bl	800a5f4 <_free_r>
 800a524:	4631      	mov	r1, r6
 800a526:	e7e1      	b.n	800a4ec <_reclaim_reent+0x1c>
 800a528:	6961      	ldr	r1, [r4, #20]
 800a52a:	b111      	cbz	r1, 800a532 <_reclaim_reent+0x62>
 800a52c:	4620      	mov	r0, r4
 800a52e:	f000 f861 	bl	800a5f4 <_free_r>
 800a532:	69e1      	ldr	r1, [r4, #28]
 800a534:	b111      	cbz	r1, 800a53c <_reclaim_reent+0x6c>
 800a536:	4620      	mov	r0, r4
 800a538:	f000 f85c 	bl	800a5f4 <_free_r>
 800a53c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a53e:	b111      	cbz	r1, 800a546 <_reclaim_reent+0x76>
 800a540:	4620      	mov	r0, r4
 800a542:	f000 f857 	bl	800a5f4 <_free_r>
 800a546:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a548:	b111      	cbz	r1, 800a550 <_reclaim_reent+0x80>
 800a54a:	4620      	mov	r0, r4
 800a54c:	f000 f852 	bl	800a5f4 <_free_r>
 800a550:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a552:	b111      	cbz	r1, 800a55a <_reclaim_reent+0x8a>
 800a554:	4620      	mov	r0, r4
 800a556:	f000 f84d 	bl	800a5f4 <_free_r>
 800a55a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a55c:	b111      	cbz	r1, 800a564 <_reclaim_reent+0x94>
 800a55e:	4620      	mov	r0, r4
 800a560:	f000 f848 	bl	800a5f4 <_free_r>
 800a564:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a566:	b111      	cbz	r1, 800a56e <_reclaim_reent+0x9e>
 800a568:	4620      	mov	r0, r4
 800a56a:	f000 f843 	bl	800a5f4 <_free_r>
 800a56e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a570:	b111      	cbz	r1, 800a578 <_reclaim_reent+0xa8>
 800a572:	4620      	mov	r0, r4
 800a574:	f000 f83e 	bl	800a5f4 <_free_r>
 800a578:	6a23      	ldr	r3, [r4, #32]
 800a57a:	b11b      	cbz	r3, 800a584 <_reclaim_reent+0xb4>
 800a57c:	4620      	mov	r0, r4
 800a57e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a582:	4718      	bx	r3
 800a584:	bd70      	pop	{r4, r5, r6, pc}
 800a586:	bf00      	nop
 800a588:	20000030 	.word	0x20000030

0800a58c <__libc_init_array>:
 800a58c:	b570      	push	{r4, r5, r6, lr}
 800a58e:	2600      	movs	r6, #0
 800a590:	4d0c      	ldr	r5, [pc, #48]	@ (800a5c4 <__libc_init_array+0x38>)
 800a592:	4c0d      	ldr	r4, [pc, #52]	@ (800a5c8 <__libc_init_array+0x3c>)
 800a594:	1b64      	subs	r4, r4, r5
 800a596:	10a4      	asrs	r4, r4, #2
 800a598:	42a6      	cmp	r6, r4
 800a59a:	d109      	bne.n	800a5b0 <__libc_init_array+0x24>
 800a59c:	f000 f87e 	bl	800a69c <_init>
 800a5a0:	2600      	movs	r6, #0
 800a5a2:	4d0a      	ldr	r5, [pc, #40]	@ (800a5cc <__libc_init_array+0x40>)
 800a5a4:	4c0a      	ldr	r4, [pc, #40]	@ (800a5d0 <__libc_init_array+0x44>)
 800a5a6:	1b64      	subs	r4, r4, r5
 800a5a8:	10a4      	asrs	r4, r4, #2
 800a5aa:	42a6      	cmp	r6, r4
 800a5ac:	d105      	bne.n	800a5ba <__libc_init_array+0x2e>
 800a5ae:	bd70      	pop	{r4, r5, r6, pc}
 800a5b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5b4:	4798      	blx	r3
 800a5b6:	3601      	adds	r6, #1
 800a5b8:	e7ee      	b.n	800a598 <__libc_init_array+0xc>
 800a5ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5be:	4798      	blx	r3
 800a5c0:	3601      	adds	r6, #1
 800a5c2:	e7f2      	b.n	800a5aa <__libc_init_array+0x1e>
 800a5c4:	0800b8d0 	.word	0x0800b8d0
 800a5c8:	0800b8d0 	.word	0x0800b8d0
 800a5cc:	0800b8d0 	.word	0x0800b8d0
 800a5d0:	0800b8e0 	.word	0x0800b8e0

0800a5d4 <__retarget_lock_acquire_recursive>:
 800a5d4:	4770      	bx	lr

0800a5d6 <__retarget_lock_release_recursive>:
 800a5d6:	4770      	bx	lr

0800a5d8 <memcpy>:
 800a5d8:	440a      	add	r2, r1
 800a5da:	4291      	cmp	r1, r2
 800a5dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5e0:	d100      	bne.n	800a5e4 <memcpy+0xc>
 800a5e2:	4770      	bx	lr
 800a5e4:	b510      	push	{r4, lr}
 800a5e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5ea:	4291      	cmp	r1, r2
 800a5ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5f0:	d1f9      	bne.n	800a5e6 <memcpy+0xe>
 800a5f2:	bd10      	pop	{r4, pc}

0800a5f4 <_free_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4605      	mov	r5, r0
 800a5f8:	2900      	cmp	r1, #0
 800a5fa:	d040      	beq.n	800a67e <_free_r+0x8a>
 800a5fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a600:	1f0c      	subs	r4, r1, #4
 800a602:	2b00      	cmp	r3, #0
 800a604:	bfb8      	it	lt
 800a606:	18e4      	addlt	r4, r4, r3
 800a608:	f000 f83c 	bl	800a684 <__malloc_lock>
 800a60c:	4a1c      	ldr	r2, [pc, #112]	@ (800a680 <_free_r+0x8c>)
 800a60e:	6813      	ldr	r3, [r2, #0]
 800a610:	b933      	cbnz	r3, 800a620 <_free_r+0x2c>
 800a612:	6063      	str	r3, [r4, #4]
 800a614:	6014      	str	r4, [r2, #0]
 800a616:	4628      	mov	r0, r5
 800a618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a61c:	f000 b838 	b.w	800a690 <__malloc_unlock>
 800a620:	42a3      	cmp	r3, r4
 800a622:	d908      	bls.n	800a636 <_free_r+0x42>
 800a624:	6820      	ldr	r0, [r4, #0]
 800a626:	1821      	adds	r1, r4, r0
 800a628:	428b      	cmp	r3, r1
 800a62a:	bf01      	itttt	eq
 800a62c:	6819      	ldreq	r1, [r3, #0]
 800a62e:	685b      	ldreq	r3, [r3, #4]
 800a630:	1809      	addeq	r1, r1, r0
 800a632:	6021      	streq	r1, [r4, #0]
 800a634:	e7ed      	b.n	800a612 <_free_r+0x1e>
 800a636:	461a      	mov	r2, r3
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	b10b      	cbz	r3, 800a640 <_free_r+0x4c>
 800a63c:	42a3      	cmp	r3, r4
 800a63e:	d9fa      	bls.n	800a636 <_free_r+0x42>
 800a640:	6811      	ldr	r1, [r2, #0]
 800a642:	1850      	adds	r0, r2, r1
 800a644:	42a0      	cmp	r0, r4
 800a646:	d10b      	bne.n	800a660 <_free_r+0x6c>
 800a648:	6820      	ldr	r0, [r4, #0]
 800a64a:	4401      	add	r1, r0
 800a64c:	1850      	adds	r0, r2, r1
 800a64e:	4283      	cmp	r3, r0
 800a650:	6011      	str	r1, [r2, #0]
 800a652:	d1e0      	bne.n	800a616 <_free_r+0x22>
 800a654:	6818      	ldr	r0, [r3, #0]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	4408      	add	r0, r1
 800a65a:	6010      	str	r0, [r2, #0]
 800a65c:	6053      	str	r3, [r2, #4]
 800a65e:	e7da      	b.n	800a616 <_free_r+0x22>
 800a660:	d902      	bls.n	800a668 <_free_r+0x74>
 800a662:	230c      	movs	r3, #12
 800a664:	602b      	str	r3, [r5, #0]
 800a666:	e7d6      	b.n	800a616 <_free_r+0x22>
 800a668:	6820      	ldr	r0, [r4, #0]
 800a66a:	1821      	adds	r1, r4, r0
 800a66c:	428b      	cmp	r3, r1
 800a66e:	bf01      	itttt	eq
 800a670:	6819      	ldreq	r1, [r3, #0]
 800a672:	685b      	ldreq	r3, [r3, #4]
 800a674:	1809      	addeq	r1, r1, r0
 800a676:	6021      	streq	r1, [r4, #0]
 800a678:	6063      	str	r3, [r4, #4]
 800a67a:	6054      	str	r4, [r2, #4]
 800a67c:	e7cb      	b.n	800a616 <_free_r+0x22>
 800a67e:	bd38      	pop	{r3, r4, r5, pc}
 800a680:	200021fc 	.word	0x200021fc

0800a684 <__malloc_lock>:
 800a684:	4801      	ldr	r0, [pc, #4]	@ (800a68c <__malloc_lock+0x8>)
 800a686:	f7ff bfa5 	b.w	800a5d4 <__retarget_lock_acquire_recursive>
 800a68a:	bf00      	nop
 800a68c:	200021f8 	.word	0x200021f8

0800a690 <__malloc_unlock>:
 800a690:	4801      	ldr	r0, [pc, #4]	@ (800a698 <__malloc_unlock+0x8>)
 800a692:	f7ff bfa0 	b.w	800a5d6 <__retarget_lock_release_recursive>
 800a696:	bf00      	nop
 800a698:	200021f8 	.word	0x200021f8

0800a69c <_init>:
 800a69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69e:	bf00      	nop
 800a6a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6a2:	bc08      	pop	{r3}
 800a6a4:	469e      	mov	lr, r3
 800a6a6:	4770      	bx	lr

0800a6a8 <_fini>:
 800a6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6aa:	bf00      	nop
 800a6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ae:	bc08      	pop	{r3}
 800a6b0:	469e      	mov	lr, r3
 800a6b2:	4770      	bx	lr
