Analysis & Synthesis report for peridot_glcd
Sun Mar 12 06:09:12 2017
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2.46 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |peridot_glcd|peridot_glcd_wrstate:U2|lcdc_state
 10. State Machine - |peridot_glcd|peridot_glcd_dma:U1|dma_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated
 17. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_j47:rdptr_g1p
 18. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p
 19. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|altsyncram_s911:fifo_ram
 20. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 21. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe5
 22. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_8d9:wrfull_reg
 23. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp
 24. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_bwp
 25. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 26. Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe8
 27. Parameter Settings for User Entity Instance: Top-level Entity: |peridot_glcd
 28. Parameter Settings for User Entity Instance: peridot_glcd_dma:U1
 29. Parameter Settings for User Entity Instance: peridot_glcd_dma:U1|dcfifo_mixed_widths:u0
 30. Parameter Settings for User Entity Instance: peridot_glcd_wrstate:U2
 31. Port Connectivity Checks: "peridot_glcd_dma:U1"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 12 06:09:12 2017            ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2.46 SJ Full Version ;
; Revision Name                      ; peridot_glcd                                     ;
; Top-level Entity Name              ; peridot_glcd                                     ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 368                                              ;
;     Total combinational functions  ; 257                                              ;
;     Dedicated logic registers      ; 229                                              ;
; Total registers                    ; 229                                              ;
; Total pins                         ; 137                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 4,096                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; peridot_glcd       ; peridot_glcd       ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+
; ../peridot_glcd.vhd              ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd.vhd                  ;
; ../peridot_glcd_dma.vhd          ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_dma.vhd              ;
; ../peridot_glcd_regs.vhd         ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_regs.vhd             ;
; ../peridot_glcd_wrstate.vhd      ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_wrstate.vhd          ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/develop/altera/91/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                      ;
; db/dcfifo_7op1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/dcfifo_7op1.tdf        ;
; db/a_gray2bin_lfb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/a_gray2bin_lfb.tdf     ;
; db/a_graycounter_j47.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/a_graycounter_j47.tdf  ;
; db/a_graycounter_gic.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/a_graycounter_gic.tdf  ;
; db/altsyncram_s911.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/altsyncram_s911.tdf    ;
; db/alt_synch_pipe_kkd.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/alt_synch_pipe_kkd.tdf ;
; db/dffpipe_jd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/dffpipe_jd9.tdf        ;
; db/dffpipe_8d9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/dffpipe_8d9.tdf        ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/dffpipe_gd9.tdf        ;
; db/alt_synch_pipe_lkd.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/alt_synch_pipe_lkd.tdf ;
; db/dffpipe_kd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/dffpipe_kd9.tdf        ;
; db/cmpr_656.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/cmpr_656.tdf           ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/qsf_top/db/cntr_s2e.tdf           ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 368           ;
;                                             ;               ;
; Total combinational functions               ; 257           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 96            ;
;     -- 3 input functions                    ; 46            ;
;     -- <=2 input functions                  ; 115           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 186           ;
;     -- arithmetic mode                      ; 71            ;
;                                             ;               ;
; Total registers                             ; 229           ;
;     -- Dedicated logic registers            ; 229           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 137           ;
; Total memory bits                           ; 4096          ;
; Maximum fan-out node                        ; csi_clk~input ;
; Maximum fan-out                             ; 237           ;
; Total fan-out                               ; 1933          ;
; Average fan-out                             ; 2.49          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |peridot_glcd                                 ; 257 (9)           ; 229 (0)      ; 4096        ; 0            ; 0       ; 0         ; 137  ; 0            ; |peridot_glcd                                                                                                                       ; work         ;
;    |peridot_glcd_dma:U1|                      ; 180 (102)         ; 162 (55)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1                                                                                                   ; work         ;
;       |dcfifo_mixed_widths:u0|                ; 78 (0)            ; 107 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0                                                                            ; work         ;
;          |dcfifo_7op1:auto_generated|         ; 78 (14)           ; 107 (27)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated                                                 ;              ;
;             |a_gray2bin_lfb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin                 ; work         ;
;             |a_gray2bin_lfb:ws_dgrp_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_gray2bin_lfb:ws_dgrp_gray2bin                 ; work         ;
;             |a_graycounter_gic:wrptr_g1p|     ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p                     ; work         ;
;             |a_graycounter_j47:rdptr_g1p|     ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_j47:rdptr_g1p                     ; work         ;
;             |alt_synch_pipe_kkd:rs_dgwp|      ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                      ; work         ;
;                |dffpipe_jd9:dffpipe5|         ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe5 ; work         ;
;             |alt_synch_pipe_lkd:ws_dgrp|      ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                      ;              ;
;                |dffpipe_kd9:dffpipe8|         ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe8 ;              ;
;             |altsyncram_s911:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|altsyncram_s911:fifo_ram                        ; work         ;
;             |cmpr_656:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|cmpr_656:rdempty_eq_comp                        ;              ;
;             |cmpr_656:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|cmpr_656:wrfull_eq_comp                         ;              ;
;             |cntr_s2e:cntr_b|                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|cntr_s2e:cntr_b                                 ;              ;
;             |dffpipe_8d9:wrfull_reg|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_8d9:wrfull_reg                          ;              ;
;             |dffpipe_gd9:ws_brp|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp                              ;              ;
;             |dffpipe_gd9:ws_bwp|              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_bwp                              ;              ;
;    |peridot_glcd_regs:U0|                     ; 49 (49)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_regs:U0                                                                                                  ;              ;
;    |peridot_glcd_wrstate:U2|                  ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_glcd|peridot_glcd_wrstate:U2                                                                                               ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|altsyncram_s911:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 512          ; 8            ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |peridot_glcd|peridot_glcd_wrstate:U2|lcdc_state                                                          ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; lcdc_state.DONE ; lcdc_state.WRNEGATE ; lcdc_state.WRASSERT ; lcdc_state.RSETWAIT ; lcdc_state.IDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; lcdc_state.IDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; lcdc_state.RSETWAIT ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; lcdc_state.WRASSERT ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; lcdc_state.WRNEGATE ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; lcdc_state.DONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |peridot_glcd|peridot_glcd_dma:U1|dma_state                                      ;
+---------------------+----------------+--------------------+---------------------+----------------+
; Name                ; dma_state.DONE ; dma_state.DATAWAIT ; dma_state.READISSUE ; dma_state.IDLE ;
+---------------------+----------------+--------------------+---------------------+----------------+
; dma_state.IDLE      ; 0              ; 0                  ; 0                   ; 0              ;
; dma_state.READISSUE ; 0              ; 0                  ; 1                   ; 1              ;
; dma_state.DATAWAIT  ; 0              ; 1                  ; 0                   ; 1              ;
; dma_state.DONE      ; 1              ; 0                  ; 0                   ; 1              ;
+---------------------+----------------+--------------------+---------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                             ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_bwp|dffe16a[8] ; Lost fanout                                    ;
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp|dffe16a[8] ; Lost fanout                                    ;
; peridot_glcd_regs:U0|fbaddr_reg[1]                                                                  ; Merged with peridot_glcd_regs:U0|fbaddr_reg[0] ;
; peridot_glcd_regs:U0|fbaddr_reg[0]                                                                  ; Stuck at GND due to stuck port data_in         ;
; peridot_glcd_dma:U1|memaddr_reg[1]                                                                  ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 5                                                               ;                                                ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                             ;
+------------------------------------+---------------------------+----------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------------------+---------------------------+----------------------------------------+
; peridot_glcd_regs:U0|fbaddr_reg[0] ; Stuck at GND              ; peridot_glcd_dma:U1|memaddr_reg[1]     ;
;                                    ; due to stuck port data_in ;                                        ;
+------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 229   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 133   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 120   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; peridot_glcd_regs:U0|lcdrst_reg                                                                                 ; 3       ;
; peridot_glcd_dma:U1|ready_reg                                                                                   ; 49      ;
; peridot_glcd_regs:U0|ready_in_reg[2]                                                                            ; 2       ;
; peridot_glcd_regs:U0|ready_in_reg[1]                                                                            ; 3       ;
; peridot_glcd_regs:U0|ready_in_reg[0]                                                                            ; 1       ;
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p|counter8a0    ; 6       ;
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p|parity9       ; 4       ;
; peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 8                                                                          ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |peridot_glcd|peridot_glcd_dma:U1|linecyclecount[0] ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |peridot_glcd|peridot_glcd_dma:U1|memaddr_reg[9]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |peridot_glcd|peridot_glcd_dma:U1|linenumcount[6]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |peridot_glcd|peridot_glcd_dma:U1|datacount[0]      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |peridot_glcd|peridot_glcd_wrstate:U2|waitcount[3]  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |peridot_glcd|peridot_glcd_regs:U0|Mux21            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |peridot_glcd|peridot_glcd_regs:U0|Mux16            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |peridot_glcd|peridot_glcd_regs:U0|Mux0             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |peridot_glcd|peridot_glcd_regs:U0|Mux13            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |peridot_glcd|peridot_glcd_wrstate:U2|Selector0     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |peridot_glcd|peridot_glcd_dma:U1|Selector3         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated                                                                          ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                      ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL             ; S102                                                                              ; -               ; wrptr_g                 ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_j47:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; S102  ; -    ; -                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|altsyncram_s911:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |peridot_glcd ;
+--------------------+-------+-------------------------------------------------+
; Parameter Name     ; Value ; Type                                            ;
+--------------------+-------+-------------------------------------------------+
; VRAM_LINEBYTES     ; 2048  ; Signed Integer                                  ;
; VRAM_VIEWWIDTH     ; 240   ; Signed Integer                                  ;
; VRAM_VIEWHEIGHT    ; 320   ; Signed Integer                                  ;
; LCDC_WRSETUP_COUNT ; 4     ; Signed Integer                                  ;
; LCDC_WRWIDTH_COUNT ; 8     ; Signed Integer                                  ;
; LCDC_WRHOLD_COUNT  ; 4     ; Signed Integer                                  ;
; LCDC_WAITCOUNT_MAX ; 15    ; Signed Integer                                  ;
+--------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: peridot_glcd_dma:U1 ;
+-----------------+-------+----------------------------------------+
; Parameter Name  ; Value ; Type                                   ;
+-----------------+-------+----------------------------------------+
; vram_linebytes  ; 2048  ; Signed Integer                         ;
; vram_viewwidth  ; 240   ; Signed Integer                         ;
; vram_viewheight ; 320   ; Signed Integer                         ;
+-----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: peridot_glcd_dma:U1|dcfifo_mixed_widths:u0 ;
+--------------------------+-------------+------------------------------------------------+
; Parameter Name           ; Value       ; Type                                           ;
+--------------------------+-------------+------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                        ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                        ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                        ;
; DELAY_RDUSEDW            ; 1           ; Signed Integer                                 ;
; DELAY_WRUSEDW            ; 1           ; Signed Integer                                 ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                 ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                        ;
; LPM_WIDTH                ; 16          ; Signed Integer                                 ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                 ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                 ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                 ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                        ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                        ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                        ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                 ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                        ;
; USE_EAB                  ; ON          ; Untyped                                        ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                        ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                 ;
; CBXI_PARAMETER           ; dcfifo_7op1 ; Untyped                                        ;
+--------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: peridot_glcd_wrstate:U2 ;
+--------------------+-------+-----------------------------------------+
; Parameter Name     ; Value ; Type                                    ;
+--------------------+-------+-----------------------------------------+
; lcdc_waitcount_max ; 15    ; Signed Integer                          ;
; lcdc_wrsetup_count ; 4     ; Signed Integer                          ;
; lcdc_wrwidth_count ; 8     ; Signed Integer                          ;
; lcdc_wrhold_count  ; 4     ; Signed Integer                          ;
+--------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "peridot_glcd_dma:U1"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; test_usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2.46 SJ Full Version
    Info: Processing started: Sun Mar 12 06:09:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off peridot_glcd -c peridot_glcd
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file /project/physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd.vhd
    Info: Found design unit 1: peridot_glcd-RTL
    Info: Found entity 1: peridot_glcd
Info: Found 2 design units, including 1 entities, in source file /project/physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_dma.vhd
    Info: Found design unit 1: peridot_glcd_dma-RTL
    Info: Found entity 1: peridot_glcd_dma
Info: Found 2 design units, including 1 entities, in source file /project/physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_dmafifo.vhd
    Info: Found design unit 1: peridot_glcd_dmafifo-SYN
    Info: Found entity 1: peridot_glcd_dmafifo
Info: Found 2 design units, including 1 entities, in source file /project/physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_regs.vhd
    Info: Found design unit 1: peridot_glcd_regs-RTL
    Info: Found entity 1: peridot_glcd_regs
Info: Found 2 design units, including 1 entities, in source file /project/physicaloid/c91_piccolo/peripherals/peridot_glcd/hdl/peridot_glcd_wrstate.vhd
    Info: Found design unit 1: peridot_glcd_wrstate-RTL
    Info: Found entity 1: peridot_glcd_wrstate
Info: Elaborating entity "peridot_glcd" for the top level hierarchy
Info: Elaborating entity "peridot_glcd_regs" for hierarchy "peridot_glcd_regs:U0"
Info: Elaborating entity "peridot_glcd_dma" for hierarchy "peridot_glcd_dma:U1"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0"
Info: Elaborated megafunction instantiation "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0"
Info: Instantiated megafunction "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "add_usedw_msb_bit" = "ON"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "unused"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "lpm_widthu_r" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "dcfifo"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_7op1.tdf
    Info: Found entity 1: dcfifo_7op1
Info: Elaborating entity "dcfifo_7op1" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_lfb.tdf
    Info: Found entity 1: a_gray2bin_lfb
Info: Elaborating entity "a_gray2bin_lfb" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j47.tdf
    Info: Found entity 1: a_graycounter_j47
Info: Elaborating entity "a_graycounter_j47" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_j47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_gic.tdf
    Info: Found entity 1: a_graycounter_gic
Info: Elaborating entity "a_graycounter_gic" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|a_graycounter_gic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s911.tdf
    Info: Found entity 1: altsyncram_s911
Info: Elaborating entity "altsyncram_s911" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|altsyncram_s911:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info: Found entity 1: alt_synch_pipe_kkd
Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info: Found entity 1: dffpipe_8d9
Info: Elaborating entity "dffpipe_8d9" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_8d9:wrfull_reg"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info: Found entity 1: alt_synch_pipe_lkd
Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe8"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_656.tdf
    Info: Found entity 1: cmpr_656
Info: Elaborating entity "cmpr_656" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|cmpr_656:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info: Found entity 1: cntr_s2e
Info: Elaborating entity "cntr_s2e" for hierarchy "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|cntr_s2e:cntr_b"
Info: Elaborating entity "peridot_glcd_wrstate" for hierarchy "peridot_glcd_wrstate:U2"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "avm_m1_address[0]" is stuck at GND
    Warning (13410): Pin "avm_m1_address[1]" is stuck at GND
    Warning (13410): Pin "avm_m1_burstcount[0]" is stuck at GND
    Warning (13410): Pin "avm_m1_burstcount[1]" is stuck at GND
    Warning (13410): Pin "avm_m1_burstcount[2]" is stuck at GND
    Warning (13410): Pin "avm_m1_burstcount[3]" is stuck at VCC
Info: Timing-Driven Synthesis is running
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_bwp|dffe16a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "peridot_glcd_dma:U1|dcfifo_mixed_widths:u0|dcfifo_7op1:auto_generated|dffpipe_gd9:ws_brp|dffe16a[8]" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "avm_m1_readdata[15]"
    Warning (15610): No output dependent on input pin "avs_s1_read"
Info: Implemented 520 device resources after synthesis - the final resource count might be different
    Info: Implemented 56 input pins
    Info: Implemented 73 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 375 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 358 megabytes
    Info: Processing ended: Sun Mar 12 06:09:12 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


