# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/comp2source.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu_tb.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/seg.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/source2comp.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/adder.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/top.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/bcd8seg.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/encoder83.v /home/chang/programs/ysyx-workbench/projects/ALU/csrc/sim_main.cpp /home/chang/programs/ysyx-workbench/projects/ALU/csrc/main.cpp /home/chang/programs/ysyx-workbench/projects/ALU/generated/auto_bind.cpp /home/chang/programs/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/chang/programs/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --trace --Mdir ./generated/obj_dir --exe -o /home/chang/programs/ysyx-workbench/projects/ALU/generated/top"
T      5331  1706557  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop.cpp"
T      2821  1706556  1651677189   972304287  1651677189   972304287 "./generated/obj_dir/Vtop.h"
T      2588  1706564  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop.mk"
T       295  1706555  1651677189   972304287  1651677189   972304287 "./generated/obj_dir/Vtop__ConstPool_0.cpp"
T       737  1706553  1651677189   972304287  1651677189   972304287 "./generated/obj_dir/Vtop__Syms.cpp"
T      1079  1706554  1651677189   972304287  1651677189   972304287 "./generated/obj_dir/Vtop__Syms.h"
T      2594  1706559  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop__Trace.cpp"
T      8081  1706558  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop__Trace__Slow.cpp"
T     16028  1706562  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop___024root.cpp"
T      4844  1706560  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop___024root.h"
T      5745  1706561  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop___024root__Slow.cpp"
T      1094  1706565  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop__ver.d"
T         0        0  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop__verFiles.dat"
T      1684  1706563  1651677189   976304181  1651677189   976304181 "./generated/obj_dir/Vtop_classes.mk"
S      1273  1706606  1651305122   799968001  1651305122   799968001 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/adder.v"
S      4940  1706608  1651305122   799968001  1651305122   799968001 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu.v"
S      1999  1706609  1651305122   799968001  1651305122   799968001 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu_tb.v"
S      1269  1706610  1651305122   799968001  1651305122   799968001 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/bcd8seg.v"
S       362  1706611  1651305122   799968001  1651305122   799968001 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/comp2source.v"
S      1107  1706613  1651305122   803967966  1651305122   803967966 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/encoder83.v"
S      1094  1706614  1651305122   803967966  1651305122   803967966 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/seg.v"
S       305  1706615  1651305122   803967966  1651305122   803967966 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/source2comp.v"
S      1559  1706616  1651305122   803967966  1651305122   803967966 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/top.v"
S   9959704  6691161  1649050276   796955047  1649050276   796955047 "/usr/local/bin/verilator_bin"
