# Automatically generated by nMigen 0.1.dev655+g2dc6ae4. Do not edit.
attribute \generator "nMigen"
attribute \top 1
attribute \nmigen.hierarchy "top"
module \top
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/build/res.py:129"
  wire width 1 input 0 \clk2_0__io
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/build/res.py:129"
  wire width 8 output 1 \port_b_0__io
  attribute \src "blinky.py:23"
  wire width 1 \clk
  attribute \src "blinky.py:23"
  wire width 1 \rst
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/build/res.py:137"
  wire width 1 \clk2_0__i
  cell \IB \clk2_0_0
    connect \I \clk2_0__io
    connect \O \clk2_0__i
  end
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/build/res.py:137"
  wire width 8 \port_b_0__o
  attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/build/res.py:137"
  wire width 8 \port_b_0__o$next
  cell \OB \port_b_0_0
    connect \I \port_b_0__o [0]
    connect \O \port_b_0__io [0]
  end
  cell \OB \port_b_0_1
    connect \I \port_b_0__o [1]
    connect \O \port_b_0__io [1]
  end
  cell \OB \port_b_0_2
    connect \I \port_b_0__o [2]
    connect \O \port_b_0__io [2]
  end
  cell \OB \port_b_0_3
    connect \I \port_b_0__o [3]
    connect \O \port_b_0__io [3]
  end
  cell \OB \port_b_0_4
    connect \I \port_b_0__o [4]
    connect \O \port_b_0__io [4]
  end
  cell \OB \port_b_0_5
    connect \I \port_b_0__o [5]
    connect \O \port_b_0__io [5]
  end
  cell \OB \port_b_0_6
    connect \I \port_b_0__o [6]
    connect \O \port_b_0__io [6]
  end
  cell \OB \port_b_0_7
    connect \I \port_b_0__o [7]
    connect \O \port_b_0__io [7]
  end
  process $group_0
    assign \clk 1'0
    assign \clk \clk2_0__i
    sync init
  end
  attribute \src "blinky.py:27"
  wire width 9 $1
  attribute \src "blinky.py:27"
  wire width 9 $2
  attribute \src "blinky.py:27"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \port_b_0__o
    connect \B 1'1
    connect \Y $2
  end
  connect $1 $2
  process $group_1
    assign \port_b_0__o$next \port_b_0__o
    assign \port_b_0__o$next $1 [7:0]
    attribute \src "/usr/local/lib/python3.7/site-packages/nmigen/hdl/xfrm.py:528"
    switch \rst
      case 1'1
        assign \port_b_0__o$next 8'00000000
    end
    sync init
      update \port_b_0__o 8'00000000
    sync posedge \clk
      update \port_b_0__o \port_b_0__o$next
  end
  connect \rst 1'0
end
