INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/key_led/key_led.sim/sim_1/synth/timing/xsim/tb_key_led_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_led
INFO: [VRFC 10-311] analyzing module time_delay
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yveswong/key_led/key_led.srcs/sim_1/new/tb_key_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_key_led
