library ieee;
	use ieee.std_logic_1164.all;
library work;
	use work.all;
	
entity FA_1bit is
	port
	(
		i_a, i_b, i_carry	: in std_logic;
		o_carry		  		: out std_logic;
		o_sum		  		: out std_logic
	);
end FA_1bit;

architecture FA_1bit_arch of FA_1bit is
begin
	o_sum 	<= i_a XOR i_b XOR i_carry;
	o_carry <= (i_a XOR i_b) AND i_carry) OR (i_a AND i_b);
end FA_1bit_arch;