{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477320173422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477320173423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:12:53 2016 " "Processing started: Mon Oct 24 20:12:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477320173423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320173423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320173423 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1477320173634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behaviour " "Found design unit 1: controlpath-behaviour" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187541 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC1/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187544 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187544 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC1/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187545 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC1/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behave " "Found design unit 1: memory-Behave" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187545 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/virtualgod/Altera/RISC1/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC1-Struct " "Found design unit 1: RISC1-Struct" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187546 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC1 " "Found entity 1: RISC1" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187546 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC1/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC1/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320187547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC1 " "Elaborating entity \"RISC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477320187613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC1.vhd" "dp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320187615 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C DataPath_RISC.vhd(107) " "Inferred latch for \"C\" at DataPath_RISC.vhd(107)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[0\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[0\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[1\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[1\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[2\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[2\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[3\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[3\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[4\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[4\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[5\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[5\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[6\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[6\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[7\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[7\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[8\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[8\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[9\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[9\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[10\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[10\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[11\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[11\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[12\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[12\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[13\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[13\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[14\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[14\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_2\[15\] DataPath_RISC.vhd(101) " "Inferred latch for \"Alu_2\[15\]\" at DataPath_RISC.vhd(101)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[0\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[0\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[1\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[1\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[2\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[2\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[3\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[3\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[4\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[4\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[5\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[5\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[6\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[6\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[7\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[7\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[8\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[8\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[9\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[9\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[10\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[10\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[11\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[11\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[12\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[12\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[13\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[13\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187618 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[14\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[14\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_1\[15\] DataPath_RISC.vhd(97) " "Inferred latch for \"Alu_1\[15\]\" at DataPath_RISC.vhd(97)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[0\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[0\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[1\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[1\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[2\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[2\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[3\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[3\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[4\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[4\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[5\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[5\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[6\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[6\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[7\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[7\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[8\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[8\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[9\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[9\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[10\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[10\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[11\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[11\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[12\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[12\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[13\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[13\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[14\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[14\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[15\] DataPath_RISC.vhd(80) " "Inferred latch for \"T3_in\[15\]\" at DataPath_RISC.vhd(80)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[0\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[0\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[1\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[1\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[2\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[2\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[3\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[3\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[4\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[4\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[5\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[5\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[6\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[6\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[7\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[7\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[8\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[8\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[9\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[9\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[10\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[10\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[11\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[11\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[12\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[12\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[13\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[13\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[14\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[14\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4_in\[15\] DataPath_RISC.vhd(77) " "Inferred latch for \"T4_in\[15\]\" at DataPath_RISC.vhd(77)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z DataPath_RISC.vhd(70) " "Inferred latch for \"Z\" at DataPath_RISC.vhd(70)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[0\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[1\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[2\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[3\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[4\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[5\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[6\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[7\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[8\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[9\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187619 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[10\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[11\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[12\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[13\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[14\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] DataPath_RISC.vhd(51) " "Inferred latch for \"RF_D3\[15\]\" at DataPath_RISC.vhd(51)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[0\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[0\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[1\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[1\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[2\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[2\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[3\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[3\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[4\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[4\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[5\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[5\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[6\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[6\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[7\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[7\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[8\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[8\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[9\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[9\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[10\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[10\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[11\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[11\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[12\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[12\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[13\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[13\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[14\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[14\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_din\[15\] DataPath_RISC.vhd(39) " "Inferred latch for \"Mem_din\[15\]\" at DataPath_RISC.vhd(39)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[0\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[0\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[1\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[1\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[2\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[2\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[3\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[3\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[4\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[4\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[5\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[5\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[6\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[6\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[7\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[7\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[8\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[8\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[9\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[9\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[10\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[10\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[11\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[11\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[12\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[12\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[13\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[13\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[14\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[14\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_A\[15\] DataPath_RISC.vhd(36) " "Inferred latch for \"Mem_A\[15\]\" at DataPath_RISC.vhd(36)" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320187620 "|RISC1|Datapath_RISC:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr_enc\"" {  } { { "DataPath_RISC.vhd" "pr_enc" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320187621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Datapath_RISC:dp\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"Datapath_RISC:dp\|memory:mem\"" {  } { { "DataPath_RISC.vhd" "mem" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320187622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC.vhd" "rf" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(28) " "VHDL Process Statement warning at regFile.vhd(28): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC1/regFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188094 "|RISC1|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp\"" {  } { { "DataPath_RISC.vhd" "comp" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:t1 " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:t1\"" {  } { { "DataPath_RISC.vhd" "t1" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:aluInst " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:aluInst\"" {  } { { "DataPath_RISC.vhd" "aluInst" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:cp " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:cp\"" {  } { { "RISC1.vhd" "cp" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188099 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(76) " "VHDL Process Statement warning at controlpath.vhdl(76): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188100 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(80) " "VHDL Process Statement warning at controlpath.vhdl(80): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188100 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(81) " "VHDL Process Statement warning at controlpath.vhdl(81): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188100 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(83) " "VHDL Process Statement warning at controlpath.vhdl(83): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188100 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(84) " "VHDL Process Statement warning at controlpath.vhdl(84): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(89) " "VHDL Process Statement warning at controlpath.vhdl(89): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(90) " "VHDL Process Statement warning at controlpath.vhdl(90): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(96) " "VHDL Process Statement warning at controlpath.vhdl(96): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(97) " "VHDL Process Statement warning at controlpath.vhdl(97): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(99) " "VHDL Process Statement warning at controlpath.vhdl(99): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z controlpath.vhdl(100) " "VHDL Process Statement warning at controlpath.vhdl(100): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(105) " "VHDL Process Statement warning at controlpath.vhdl(105): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c controlpath.vhdl(106) " "VHDL Process Statement warning at controlpath.vhdl(106): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(112) " "VHDL Process Statement warning at controlpath.vhdl(112): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(116) " "VHDL Process Statement warning at controlpath.vhdl(116): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(120) " "VHDL Process Statement warning at controlpath.vhdl(120): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(124) " "VHDL Process Statement warning at controlpath.vhdl(124): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(125) " "VHDL Process Statement warning at controlpath.vhdl(125): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(126) " "VHDL Process Statement warning at controlpath.vhdl(126): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(135) " "VHDL Process Statement warning at controlpath.vhdl(135): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(139) " "VHDL Process Statement warning at controlpath.vhdl(139): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(142) " "VHDL Process Statement warning at controlpath.vhdl(142): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(152) " "VHDL Process Statement warning at controlpath.vhdl(152): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(157) " "VHDL Process Statement warning at controlpath.vhdl(157): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(162) " "VHDL Process Statement warning at controlpath.vhdl(162): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRVal controlpath.vhdl(166) " "VHDL Process Statement warning at controlpath.vhdl(166): signal \"IRVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(193) " "VHDL Process Statement warning at controlpath.vhdl(193): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_v controlpath.vhdl(209) " "VHDL Process Statement warning at controlpath.vhdl(209): signal \"pe_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out controlpath.vhdl(228) " "VHDL Process Statement warning at controlpath.vhdl(228): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhdl" "" { Text "/home/virtualgod/Altera/RISC1/controlpath.vhdl" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477320188101 "|RISC1|controlpath:cp"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[1\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[1\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[2\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[2\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[3\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[3\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[4\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[4\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[5\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[5\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[6\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[6\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[7\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[7\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[8\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[8\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[9\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[9\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[10\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[10\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[11\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[11\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[12\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[12\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[13\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[13\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[14\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[14\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[15\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[15\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|Alu_1\[0\] " "LATCH primitive \"Datapath_RISC:dp\|Alu_1\[0\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 97 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[14\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[14\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[13\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[13\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[12\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[12\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[11\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[11\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[10\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[10\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[9\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[9\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[8\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[8\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[7\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[7\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[15\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[15\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[14\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[14\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[13\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[13\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[12\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[12\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[11\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[11\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[10\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[10\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[9\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[9\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[8\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[8\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[7\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[7\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[6\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[6\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[5\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[5\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[4\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[4\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[3\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[3\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[2\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[2\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[1\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[1\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T3_in\[0\] " "LATCH primitive \"Datapath_RISC:dp\|T3_in\[0\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 80 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[15\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[15\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[6\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[6\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[5\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[5\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[4\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[4\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[3\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[3\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[2\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[2\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[1\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[1\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T4_in\[0\] " "LATCH primitive \"Datapath_RISC:dp\|T4_in\[0\]\" is permanently enabled" {  } { { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1477320188536 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath_RISC:dp\|memory:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath_RISC:dp\|memory:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/RISC1.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1477320188648 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1477320188648 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1477320188648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320188707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC1.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC1.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1477320188707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1477320188707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320188777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320188777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320189854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320189854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320189896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320189896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksb " "Found entity 1: mux_ksb" {  } { { "db/mux_ksb.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/mux_ksb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477320189941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320189941 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a0 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a1 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a2 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a3 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a4 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a5 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a6 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a7 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a8 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a9 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a10 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a11 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a12 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a13 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a14 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a15 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a16 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a17 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a18 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a19 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a20 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a21 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a22 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a23 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a24 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a25 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a26 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a27 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a28 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 691 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a29 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a30 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a31 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a32 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a33 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a34 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a35 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a36 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a37 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a38 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 921 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a39 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a40 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a41 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 990 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a42 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1013 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a43 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1036 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a44 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a45 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a46 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a47 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a48 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a49 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a50 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a51 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a52 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a53 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a54 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1289 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a55 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1312 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a56 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a57 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a58 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a59 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a60 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a61 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a62 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a63 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1496 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a64 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a65 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1542 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a66 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a67 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a68 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1611 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a69 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a70 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a71 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a72 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a73 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a74 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1749 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a75 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a76 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1795 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a77 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1818 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a78 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a79 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1864 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a80 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a81 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a82 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1933 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a83 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a84 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a85 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2002 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a86 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a87 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2048 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a88 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a89 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2094 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a90 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a91 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a92 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a93 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2186 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a94 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a95 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2232 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a96 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a97 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a98 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a99 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a100 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a101 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2370 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a102 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a103 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a104 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2439 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a105 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a106 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a107 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2508 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a108 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2531 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a109 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2554 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a110 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a111 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a112 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2623 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a113 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a114 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2669 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a115 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2692 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a116 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a117 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2738 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a118 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a119 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2784 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a120 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a121 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a122 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2853 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a123 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a124 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a125 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a126 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a127 " "Synthesized away node \"Datapath_RISC:dp\|memory:mem\|altsyncram:ram_rtl_0\|altsyncram_kvc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "/home/virtualgod/Altera/RISC1/db/altsyncram_kvc1.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DataPath_RISC.vhd" "" { Text "/home/virtualgod/Altera/RISC1/DataPath_RISC.vhd" 40 0 0 } } { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190051 "|RISC1|Datapath_RISC:dp|memory:mem|altsyncram:ram_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1477320190051 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1477320190051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "243 " "243 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477320190178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477320190272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477320190272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190363 "|RISC1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "RISC1.vhd" "" { Text "/home/virtualgod/Altera/RISC1/RISC1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477320190363 "|RISC1|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477320190363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477320190363 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477320190363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477320190363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 212 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1333 " "Peak virtual memory: 1333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477320190385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:13:10 2016 " "Processing ended: Mon Oct 24 20:13:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477320190385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477320190385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477320190385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477320190385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1477320196999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477320196999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:13:16 2016 " "Processing started: Mon Oct 24 20:13:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477320196999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477320196999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477320196999 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477320197050 ""}
{ "Info" "0" "" "Project  = RISC1" {  } {  } 0 0 "Project  = RISC1" 0 0 "Fitter" 0 0 1477320197051 ""}
{ "Info" "0" "" "Revision = RISC1" {  } {  } 0 0 "Revision = RISC1" 0 0 "Fitter" 0 0 1477320197051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477320197117 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RISC1 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design RISC1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1477320197218 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1477320197247 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1477320197247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477320197376 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477320197382 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477320197428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477320197428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477320197428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477320197432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477320197432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477320197432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477320197432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477320197432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477320197432 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477320197434 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1477320197565 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC1.sdc " "Synopsys Design Constraints File file not found: 'RISC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477320197670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477320197671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1477320197671 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1477320197672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477320197672 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1477320197672 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477320197673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477320197675 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477320197675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477320197675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477320197676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477320197676 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477320197676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477320197676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477320197676 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477320197676 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1477320197678 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1477320197678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477320197678 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1477320197678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1477320197678 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477320197678 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477320197683 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477320197686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477320198472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477320198503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477320198518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477320198602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477320198602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477320198860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "/home/virtualgod/Altera/RISC1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 12 { 0 ""} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477320199454 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477320199454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477320199478 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1477320199478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477320199478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477320199479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477320199488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477320199590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477320199751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477320199844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477320199986 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477320200337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/virtualgod/Altera/RISC1/output_files/RISC1.fit.smsg " "Generated suppressed messages file /home/virtualgod/Altera/RISC1/output_files/RISC1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477320200498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1376 " "Peak virtual memory: 1376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477320200758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:13:20 2016 " "Processing ended: Mon Oct 24 20:13:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477320200758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477320200758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477320200758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477320200758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1477320206679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477320206680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:13:26 2016 " "Processing started: Mon Oct 24 20:13:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477320206680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1477320206680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1477320206680 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1477320207282 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1477320207302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477320207511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:13:27 2016 " "Processing ended: Mon Oct 24 20:13:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477320207511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477320207511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477320207511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1477320207511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1477320207646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1477320213626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477320213626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:13:33 2016 " "Processing started: Mon Oct 24 20:13:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477320213626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC1 -c RISC1 " "Command: quartus_sta RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1477320213698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213759 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213791 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC1.sdc " "Synopsys Design Constraints File file not found: 'RISC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213857 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213857 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213858 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213858 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1477320213858 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213861 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477320213862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477320213868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320213891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214148 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214148 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214151 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1477320214153 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214251 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214251 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214251 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214253 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214748 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1004 " "Peak virtual memory: 1004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477320214764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:13:34 2016 " "Processing ended: Mon Oct 24 20:13:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477320214764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477320214764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477320214764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320214764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1477320220898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477320220899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:13:40 2016 " "Processing started: Mon Oct 24 20:13:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477320220899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477320220899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC1 -c RISC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC1 -c RISC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1477320220899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_85c_slow.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_85c_slow.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_0c_slow.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_0c_slow.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_min_1200mv_0c_fast.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_min_1200mv_0c_fast.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1.vho /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1.vho in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_85c_vhd_slow.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_85c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_6_1200mv_0c_vhd_slow.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_6_1200mv_0c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_min_1200mv_0c_vhd_fast.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_min_1200mv_0c_vhd_fast.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC1_vhd.sdo /home/virtualgod/Altera/RISC1/simulation/modelsim/ simulation " "Generated file RISC1_vhd.sdo in folder \"/home/virtualgod/Altera/RISC1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1477320221354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1314 " "Peak virtual memory: 1314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477320221376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:13:41 2016 " "Processing ended: Mon Oct 24 20:13:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477320221376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477320221376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477320221376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477320221376 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 223 s " "Quartus Prime Full Compilation was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1477320221496 ""}
