{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:30:12 2008 " "Info: Processing started: Tue Nov 11 11:30:12 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "../drawBackground/tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32b " "Info: Found entity 1: counter32b" {  } { { "counter32b.v" "" { Text "W:/quartus/project/main_state_machine/counter32b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level.v" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Info: Found entity 1: level" {  } { { "../drawBackground/level.v" "" { Text "W:/quartus/project/drawBackground/level.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "../drawBackground/tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "../drawBackground/counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(56) " "Warning (10273): Verilog HDL warning at drawBackground.v(56): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(63) " "Warning (10273): Verilog HDL warning at drawBackground.v(63): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(172) " "Warning (10273): Verilog HDL warning at drawBackground.v(172): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(180) " "Warning (10273): Verilog HDL warning at drawBackground.v(180): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(181) " "Warning (10273): Verilog HDL warning at drawBackground.v(181): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(182) " "Warning (10273): Verilog HDL warning at drawBackground.v(182): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(183) " "Warning (10273): Verilog HDL warning at drawBackground.v(183): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(184) " "Warning (10273): Verilog HDL warning at drawBackground.v(184): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 184 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(187) " "Warning (10273): Verilog HDL warning at drawBackground.v(187): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(225) " "Warning (10273): Verilog HDL warning at drawBackground.v(225): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(138) " "Warning (10273): Verilog HDL warning at main_state_machine.v(138): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(147) " "Warning (10273): Verilog HDL warning at main_state_machine.v(147): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(148) " "Warning (10273): Verilog HDL warning at main_state_machine.v(148): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Clock main_state_machine.v(70) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(70): created implicit net for \"Clock\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "writeEn_background main_state_machine.v(82) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(82): created implicit net for \"writeEn_background\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_background_enable main_state_machine.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(84): created implicit net for \"draw_background_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_background_done main_state_machine.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(85): created implicit net for \"draw_background_done\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Info: Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_state_machine " "Info: Elaborating entity \"main_state_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[17\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[16\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[15\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[14\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[13\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[12\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[11\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[10\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[9\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[8\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[7\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[6\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[5\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[4\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[3\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[2\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[1\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] main_state_machine.v(29) " "Warning (10034): Output port \"LEDR\[0\]\" at main_state_machine.v(29) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[7\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[6\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[5\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[4\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[3\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[2\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[1\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDG\[0\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info: Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main_state_machine.v" "VGA" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info: Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvh1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvh1 " "Info: Found entity 1: altsyncram_mvh1" {  } { { "db/altsyncram_mvh1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mvh1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvh1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated " "Info: Elaborating entity \"altsyncram_mvh1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mps1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mps1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mps1 " "Info: Found entity 1: altsyncram_mps1" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mps1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mps1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\"" {  } { { "db/altsyncram_mvh1.tdf" "altsyncram1" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mvh1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_mps1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 46 2 0 } } { "db/altsyncram_mvh1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mvh1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 60 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info: Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/quartus/project/main_state_machine/db/decode_6oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode3 " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_mps1.tdf" "decode3" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_mps1.tdf" "decode_a" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_mvh1:auto_generated\|altsyncram_mps1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_mps1.tdf" "mux5" { Text "W:/quartus/project/main_state_machine/db/altsyncram_mps1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/quartus/project/main_state_machine/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBackground drawBackground:draw_background " "Info: Elaborating entity \"drawBackground\" for hierarchy \"drawBackground:draw_background\"" {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drawBackground.v(113) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(113): truncated value with size 32 to match size of target (8)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drawBackground.v(114) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(114): truncated value with size 32 to match size of target (7)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(117) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(117): truncated value with size 32 to match size of target (15)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 drawBackground.v(118) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(118): truncated value with size 32 to match size of target (6)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(146) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(146): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(147) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(148) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(148): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(149) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(150) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(150): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(151) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(151): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(152) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(152): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(153) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(153): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(155) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(155): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(156) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(156): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(157) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(157): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(158) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(158): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(159) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(159): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(172) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(172): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(217) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(217): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(218) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(218): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(219) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(219): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(220) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(220): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(221) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(221): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(222) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(222): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(223) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(223): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(224) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(224): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(225) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(225): truncated value with size 32 to match size of target (3)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 drawBackground:draw_background\|level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\"" {  } { { "../drawBackground/drawBackground.v" "level_mem" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7d1 " "Info: Found entity 1: altsyncram_q7d1" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7d1 drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated " "Info: Elaborating entity \"altsyncram_q7d1\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/project/main_state_machine/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3\"" {  } { { "db/altsyncram_q7d1.tdf" "decode3" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_q7d1.tdf" "deep_decode" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Info: Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mux_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2 " "Info: Elaborating entity \"mux_iib\" for hierarchy \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_q7d1.tdf" "mux2" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0 drawBackground:draw_background\|tile0:grass_tile " "Info: Elaborating entity \"tile0\" for hierarchy \"drawBackground:draw_background\|tile0:grass_tile\"" {  } { { "../drawBackground/drawBackground.v" "grass_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tile0.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30d1 " "Info: Found entity 1: altsyncram_30d1" {  } { { "db/altsyncram_30d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_30d1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30d1 drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated " "Info: Elaborating entity \"altsyncram_30d1\" for hierarchy \"drawBackground:draw_background\|tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile1 drawBackground:draw_background\|tile1:sky_tile " "Info: Elaborating entity \"tile1\" for hierarchy \"drawBackground:draw_background\|tile1:sky_tile\"" {  } { { "../drawBackground/drawBackground.v" "sky_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tile1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Info: Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_had1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_had1 drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated " "Info: Elaborating entity \"altsyncram_had1\" for hierarchy \"drawBackground:draw_background\|tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b drawBackground:draw_background\|counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\"" {  } { { "../drawBackground/drawBackground.v" "tile_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4oi " "Info: Found entity 1: cntr_4oi" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_4oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4oi drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated " "Info: Elaborating entity \"cntr_4oi\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b drawBackground:draw_background\|counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\"" {  } { { "../drawBackground/drawBackground.v" "tile_countery" { Text "W:/quartus/project/drawBackground/drawBackground.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3b drawBackground:draw_background\|counter3b:draw_counterx " "Info: Elaborating entity \"counter3b\" for hierarchy \"drawBackground:draw_background\|counter3b:draw_counterx\"" {  } { { "../drawBackground/drawBackground.v" "draw_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter3b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2oi " "Info: Found entity 1: cntr_2oi" {  } { { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_2oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2oi drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated " "Info: Elaborating entity \"cntr_2oi\" for hierarchy \"drawBackground:draw_background\|counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32b counter32b:position_counter " "Info: Elaborating entity \"counter32b\" for hierarchy \"counter32b:position_counter\"" {  } { { "main_state_machine.v" "position_counter" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter32b:position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter32b:position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "lpm_counter_component" { Text "W:/quartus/project/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter32b:position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter32b:position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "" { Text "W:/quartus/project/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kpi " "Info: Found entity 1: cntr_kpi" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kpi counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated " "Info: Elaborating entity \"cntr_kpi\" for hierarchy \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "x_offset draw_background 32 7 " "Warning: Port \"x_offset\" on the entity instantiation of \"draw_background\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  Extra bits will be ignored." {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[31\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[31\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[30\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[30\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[29\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[29\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[28\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[28\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[27\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[27\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[26\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[26\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[25\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[25\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[24\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[24\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[23\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[23\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[22\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[22\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[21\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[21\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[20\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[20\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[19\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[19\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[18\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[18\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[17\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[17\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[16\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[16\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[15\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[15\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[14\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[14\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[13\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[13\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[12\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[12\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[11\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[11\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[10\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[10\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[9\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[9\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[8\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[8\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[7\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[7\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[6\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[6\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[5\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[5\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[4\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[4\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[3\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[3\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[2\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[2\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[1\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[1\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] " "Warning: No clock transition on \"counter32b:position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/project/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\] data_in GND " "Warning: Reduced register \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7 " "Warning: Synthesized away node \"drawBackground:draw_background\|level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/main_state_machine/db/altsyncram_q7d1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../drawBackground/level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 85 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "7 " "Info: Ignored 7 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "7 " "Info: Ignored 7 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|main_Q 2 " "Info: State machine \"\|main_state_machine\|main_Q\" contains 2 states" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|main_Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|main_Q\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|main_Q " "Info: Encoding result for state machine \"\|main_state_machine\|main_Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DOSTUFF " "Info: Encoded state bit \"main_Q.DOSTUFF\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.000 0 " "Info: State \"\|main_state_machine\|main_Q.000\" uses code string \"0\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DOSTUFF 1 " "Info: State \"\|main_state_machine\|main_Q.DOSTUFF\" uses code string \"1\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 121 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|lpm_mult:Mult0\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_mv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mv01 " "Info: Found entity 1: mult_mv01" {  } { { "db/mult_mv01.tdf" "" { Text "W:/quartus/project/main_state_machine/db/mult_mv01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning: Pin \"VGA_SYNC\" stuck at VCC" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning: Pin \"LEDR\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning: Pin \"LEDR\[1\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning: Pin \"LEDR\[2\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning: Pin \"LEDR\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning: Pin \"LEDR\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning: Pin \"LEDR\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning: Pin \"LEDR\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning: Pin \"LEDR\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning: Pin \"LEDR\[8\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning: Pin \"LEDR\[9\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning: Pin \"LEDR\[10\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning: Pin \"LEDR\[11\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning: Pin \"LEDR\[12\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning: Pin \"LEDR\[13\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning: Pin \"LEDR\[14\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning: Pin \"LEDR\[15\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning: Pin \"LEDR\[16\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning: Pin \"LEDR\[17\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning: Pin \"LEDG\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning: Pin \"LEDG\[1\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning: Pin \"LEDG\[2\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning: Pin \"LEDG\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning: Pin \"LEDG\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning: Pin \"LEDG\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning: Pin \"LEDG\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning: Pin \"LEDG\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~15 " "Info: Register \"main_Q~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~16 " "Info: Register \"main_Q~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/project/main_state_machine/main_state_machine.map.smsg " "Info: Generated suppressed messages file W:/quartus/project/main_state_machine/main_state_machine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning: No output dependent on input pin \"KEY\[0\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning: No output dependent on input pin \"KEY\[3\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/project/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Info: Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Info: Implemented 190 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Info: Implemented 22 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:30:39 2008 " "Info: Processing ended: Tue Nov 11 11:30:39 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
