TimeQuest Timing Analyzer report for BUS0708
Tue Oct 25 11:25:43 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk4'
 13. Slow 1200mV 85C Model Setup: 'clk2'
 14. Slow 1200mV 85C Model Setup: 'clk1'
 15. Slow 1200mV 85C Model Setup: 'clk3'
 16. Slow 1200mV 85C Model Hold: 'clk3'
 17. Slow 1200mV 85C Model Hold: 'clk1'
 18. Slow 1200mV 85C Model Hold: 'clk2'
 19. Slow 1200mV 85C Model Hold: 'clk4'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk4'
 28. Slow 1200mV 0C Model Setup: 'clk2'
 29. Slow 1200mV 0C Model Setup: 'clk1'
 30. Slow 1200mV 0C Model Setup: 'clk3'
 31. Slow 1200mV 0C Model Hold: 'clk3'
 32. Slow 1200mV 0C Model Hold: 'clk1'
 33. Slow 1200mV 0C Model Hold: 'clk2'
 34. Slow 1200mV 0C Model Hold: 'clk4'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk4'
 42. Fast 1200mV 0C Model Setup: 'clk2'
 43. Fast 1200mV 0C Model Setup: 'clk1'
 44. Fast 1200mV 0C Model Setup: 'clk3'
 45. Fast 1200mV 0C Model Hold: 'clk3'
 46. Fast 1200mV 0C Model Hold: 'clk1'
 47. Fast 1200mV 0C Model Hold: 'clk2'
 48. Fast 1200mV 0C Model Hold: 'clk4'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; BUS0708                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE55F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-16        ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; clk1       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk1 } ;
; clk2       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk2 } ;
; clk3       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk3 } ;
; clk4       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk4 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 165.15 MHz ; 165.15 MHz      ; clk3       ;                                                               ;
; 499.75 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 549.15 MHz ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk4  ; -5.465 ; -40.468            ;
; clk2  ; -5.387 ; -38.659            ;
; clk1  ; -5.386 ; -38.658            ;
; clk3  ; -5.055 ; -5.659             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk3  ; 0.807 ; 0.000              ;
; clk1  ; 0.883 ; 0.000              ;
; clk2  ; 0.952 ; 0.000              ;
; clk4  ; 1.235 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk3  ; -3.201 ; -12.603                          ;
; clk1  ; -3.000 ; -14.896                          ;
; clk2  ; -3.000 ; -14.896                          ;
; clk4  ; -3.000 ; -14.896                          ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk4'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -5.465 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.538     ; 5.908      ;
; -5.375 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.538     ; 5.818      ;
; -5.219 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.544     ; 5.656      ;
; -5.178 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.544     ; 5.615      ;
; -5.132 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.538     ; 5.575      ;
; -4.913 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.538     ; 5.356      ;
; -4.681 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.544     ; 5.118      ;
; -4.505 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.544     ; 4.942      ;
; -1.289 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.145     ; 2.125      ;
; -1.281 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.145     ; 2.117      ;
; -1.273 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.147     ; 2.107      ;
; -1.210 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.147     ; 2.044      ;
; -1.173 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.147     ; 2.007      ;
; -1.163 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.144     ; 2.000      ;
; -1.075 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.147     ; 1.909      ;
; -1.046 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.144     ; 1.883      ;
; -1.042 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.146     ; 1.877      ;
; -1.042 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.145     ; 1.878      ;
; -1.031 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.146     ; 1.866      ;
; -1.025 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.145     ; 1.861      ;
; -0.907 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.146     ; 1.742      ;
; -0.870 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.144     ; 1.707      ;
; -0.863 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.144     ; 1.700      ;
; -0.854 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.146     ; 1.689      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -5.387 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.508     ; 5.860      ;
; -5.315 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.508     ; 5.788      ;
; -5.067 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.512     ; 5.536      ;
; -4.827 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.512     ; 5.296      ;
; -4.747 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.508     ; 5.220      ;
; -4.652 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.508     ; 5.125      ;
; -4.406 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.512     ; 4.875      ;
; -4.258 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.512     ; 4.727      ;
; -1.050 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.916      ;
; -1.049 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.915      ;
; -1.045 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.911      ;
; -1.039 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.905      ;
; -1.038 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.904      ;
; -0.898 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.764      ;
; -0.896 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.762      ;
; -0.825 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.115     ; 1.691      ;
; -0.821 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.738      ;
; -0.816 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.733      ;
; -0.789 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.706      ;
; -0.788 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.705      ;
; -0.780 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.697      ;
; -0.760 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.677      ;
; -0.752 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.669      ;
; -0.419 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.084     ; 1.336      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -5.386 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 1.000        ; -0.507     ; 5.860      ;
; -5.317 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 1.000        ; -0.507     ; 5.791      ;
; -5.064 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 1.000        ; -0.511     ; 5.534      ;
; -4.828 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 1.000        ; -0.511     ; 5.298      ;
; -4.747 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 1.000        ; -0.507     ; 5.221      ;
; -4.652 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 1.000        ; -0.507     ; 5.126      ;
; -4.404 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 1.000        ; -0.511     ; 4.874      ;
; -4.260 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 1.000        ; -0.511     ; 4.730      ;
; -1.001 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.918      ;
; -1.001 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.918      ;
; -0.994 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.911      ;
; -0.990 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.907      ;
; -0.986 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.903      ;
; -0.868 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.736      ;
; -0.865 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.733      ;
; -0.846 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.763      ;
; -0.846 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.763      ;
; -0.840 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.708      ;
; -0.840 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.708      ;
; -0.832 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.700      ;
; -0.809 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.677      ;
; -0.802 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.670      ;
; -0.776 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 1.000        ; -0.084     ; 1.693      ;
; -0.470 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 1.000        ; -0.113     ; 1.338      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk3'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.055 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.040     ; 6.063      ;
; -1.011 ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.291      ; 2.330      ;
; -0.963 ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.287      ; 2.278      ;
; -0.834 ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.291      ; 2.153      ;
; -0.820 ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.287      ; 2.135      ;
; -0.759 ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.287      ; 2.074      ;
; -0.752 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.292      ; 2.072      ;
; -0.719 ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.287      ; 2.034      ;
; -0.716 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.288      ; 2.032      ;
; -0.713 ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.291      ; 2.032      ;
; -0.689 ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.291      ; 2.008      ;
; -0.679 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.292      ; 1.999      ;
; -0.660 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.288      ; 1.976      ;
; -0.621 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.288      ; 1.937      ;
; -0.604 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.281      ; 1.913      ;
; -0.589 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.285      ; 1.902      ;
; -0.575 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.285      ; 1.888      ;
; -0.571 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.285      ; 1.884      ;
; -0.560 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.285      ; 1.873      ;
; -0.540 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.288      ; 1.856      ;
; -0.532 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.292      ; 1.852      ;
; -0.494 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.281      ; 1.803      ;
; -0.486 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.281      ; 1.795      ;
; -0.469 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.281      ; 1.778      ;
; -0.411 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.292      ; 1.731      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk3'                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.807 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.519      ; 1.620      ;
; 0.810 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.508      ; 1.612      ;
; 0.827 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.508      ; 1.629      ;
; 0.829 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.508      ; 1.631      ;
; 0.903 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.512      ; 1.709      ;
; 0.921 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.512      ; 1.727      ;
; 0.930 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.512      ; 1.736      ;
; 0.948 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.512      ; 1.754      ;
; 0.952 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.508      ; 1.754      ;
; 0.964 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.519      ; 1.777      ;
; 0.970 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.515      ; 1.779      ;
; 0.994 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.515      ; 1.803      ;
; 1.074 ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.518      ; 1.886      ;
; 1.078 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.515      ; 1.887      ;
; 1.088 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.519      ; 1.901      ;
; 1.088 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.515      ; 1.897      ;
; 1.090 ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.518      ; 1.902      ;
; 1.092 ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.514      ; 1.900      ;
; 1.099 ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.514      ; 1.907      ;
; 1.129 ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.514      ; 1.937      ;
; 1.135 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.519      ; 1.948      ;
; 1.140 ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.518      ; 1.952      ;
; 1.289 ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.514      ; 2.097      ;
; 1.324 ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.518      ; 2.136      ;
; 4.521 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.054      ; 4.829      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.883 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.250      ;
; 1.145 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.512      ;
; 1.147 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.514      ;
; 1.148 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.515      ;
; 1.148 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.515      ;
; 1.169 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.465      ;
; 1.185 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.552      ;
; 1.188 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.555      ;
; 1.226 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 0.000        ; 0.115      ; 1.593      ;
; 1.320 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.616      ;
; 1.320 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.616      ;
; 1.334 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.630      ;
; 1.377 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.673      ;
; 1.379 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.675      ;
; 1.462 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.758      ;
; 1.463 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 0.000        ; 0.084      ; 1.759      ;
; 4.484 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 0.000        ; -0.284     ; 4.452      ;
; 4.654 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 0.000        ; -0.284     ; 4.622      ;
; 4.812 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 0.000        ; -0.280     ; 4.784      ;
; 4.936 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 0.000        ; -0.280     ; 4.908      ;
; 5.028 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 0.000        ; -0.284     ; 4.996      ;
; 5.208 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 0.000        ; -0.284     ; 5.176      ;
; 5.458 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 0.000        ; -0.280     ; 5.430      ;
; 5.545 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 0.000        ; -0.280     ; 5.517      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.952 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.248      ;
; 1.098 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.463      ;
; 1.216 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.512      ;
; 1.217 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.513      ;
; 1.217 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.513      ;
; 1.218 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.514      ;
; 1.250 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.615      ;
; 1.251 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.616      ;
; 1.256 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.552      ;
; 1.261 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.557      ;
; 1.262 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.627      ;
; 1.294 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.084      ; 1.590      ;
; 1.308 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.673      ;
; 1.312 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.677      ;
; 1.391 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.756      ;
; 1.392 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 0.000        ; 0.113      ; 1.757      ;
; 4.482 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.285     ; 4.449      ;
; 4.655 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.285     ; 4.622      ;
; 4.812 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.281     ; 4.783      ;
; 4.936 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.281     ; 4.907      ;
; 5.027 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.285     ; 4.994      ;
; 5.211 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.285     ; 5.178      ;
; 5.456 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.281     ; 5.427      ;
; 5.546 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.281     ; 5.517      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk4'                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 1.235 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.084      ; 1.571      ;
; 1.256 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.083      ; 1.591      ;
; 1.278 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.084      ; 1.614      ;
; 1.315 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.083      ; 1.650      ;
; 1.336 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.083      ; 1.671      ;
; 1.384 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.083      ; 1.719      ;
; 1.399 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.084      ; 1.735      ;
; 1.402 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.083      ; 1.737      ;
; 1.411 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.083      ; 1.746      ;
; 1.436 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.082      ; 1.770      ;
; 1.464 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.082      ; 1.798      ;
; 1.472 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.082      ; 1.806      ;
; 1.516 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.084      ; 1.852      ;
; 1.587 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.082      ; 1.921      ;
; 1.591 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.083      ; 1.926      ;
; 1.597 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.083      ; 1.932      ;
; 4.678 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.316     ; 4.614      ;
; 4.868 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.316     ; 4.804      ;
; 5.011 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.311     ; 4.952      ;
; 5.247 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.316     ; 5.183      ;
; 5.283 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.311     ; 5.224      ;
; 5.401 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.316     ; 5.337      ;
; 5.491 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.311     ; 5.432      ;
; 5.545 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.311     ; 5.486      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 177.27 MHz ; 177.27 MHz      ; clk3       ;                                                               ;
; 547.95 MHz ; 250.0 MHz       ; clk1       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 607.16 MHz ; 250.0 MHz       ; clk2       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk4  ; -4.974 ; -36.733           ;
; clk2  ; -4.876 ; -34.902           ;
; clk1  ; -4.874 ; -34.894           ;
; clk3  ; -4.641 ; -5.209            ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk3  ; 0.733 ; 0.000             ;
; clk1  ; 0.802 ; 0.000             ;
; clk2  ; 0.869 ; 0.000             ;
; clk4  ; 1.089 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk3  ; -3.201 ; -12.603                         ;
; clk1  ; -3.000 ; -14.896                         ;
; clk2  ; -3.000 ; -14.896                         ;
; clk4  ; -3.000 ; -14.896                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -4.974 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.474     ; 5.482      ;
; -4.889 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.474     ; 5.397      ;
; -4.738 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.481     ; 5.239      ;
; -4.729 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.481     ; 5.230      ;
; -4.649 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.474     ; 5.157      ;
; -4.458 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.474     ; 4.966      ;
; -4.230 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.481     ; 4.731      ;
; -4.066 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.481     ; 4.567      ;
; -1.132 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.986      ;
; -1.114 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.968      ;
; -1.106 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.960      ;
; -1.010 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.864      ;
; -0.992 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.846      ;
; -0.963 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.819      ;
; -0.905 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.759      ;
; -0.895 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.751      ;
; -0.877 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.733      ;
; -0.863 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.717      ;
; -0.862 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.718      ;
; -0.853 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.128     ; 1.707      ;
; -0.777 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.633      ;
; -0.770 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.626      ;
; -0.731 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.587      ;
; -0.712 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.126     ; 1.568      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -4.876 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.451     ; 5.407      ;
; -4.806 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.451     ; 5.337      ;
; -4.595 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.457     ; 5.120      ;
; -4.364 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.457     ; 4.889      ;
; -4.281 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.451     ; 4.812      ;
; -4.199 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.451     ; 4.730      ;
; -3.958 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.457     ; 4.483      ;
; -3.823 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.457     ; 4.348      ;
; -0.873 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.105     ; 1.750      ;
; -0.871 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.104     ; 1.749      ;
; -0.851 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.105     ; 1.728      ;
; -0.845 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.104     ; 1.723      ;
; -0.845 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.105     ; 1.722      ;
; -0.738 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.104     ; 1.616      ;
; -0.738 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.105     ; 1.615      ;
; -0.649 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.104     ; 1.527      ;
; -0.647 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.574      ;
; -0.647 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.076     ; 1.573      ;
; -0.644 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.076     ; 1.570      ;
; -0.612 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.076     ; 1.538      ;
; -0.610 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.537      ;
; -0.580 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.507      ;
; -0.574 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.076     ; 1.500      ;
; -0.291 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.075     ; 1.218      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -4.874 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 1.000        ; -0.449     ; 5.407      ;
; -4.807 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 1.000        ; -0.449     ; 5.340      ;
; -4.591 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 1.000        ; -0.455     ; 5.118      ;
; -4.364 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 1.000        ; -0.455     ; 4.891      ;
; -4.280 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 1.000        ; -0.449     ; 4.813      ;
; -4.198 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 1.000        ; -0.449     ; 4.731      ;
; -3.956 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 1.000        ; -0.455     ; 4.483      ;
; -3.824 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 1.000        ; -0.455     ; 4.351      ;
; -0.825 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 1.000        ; -0.075     ; 1.752      ;
; -0.825 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 1.000        ; -0.076     ; 1.751      ;
; -0.802 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 1.000        ; -0.076     ; 1.728      ;
; -0.799 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 1.000        ; -0.076     ; 1.725      ;
; -0.794 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 1.000        ; -0.075     ; 1.721      ;
; -0.695 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.576      ;
; -0.690 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 1.000        ; -0.100     ; 1.572      ;
; -0.690 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 1.000        ; -0.076     ; 1.616      ;
; -0.689 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.570      ;
; -0.689 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 1.000        ; -0.075     ; 1.616      ;
; -0.658 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 1.000        ; -0.100     ; 1.540      ;
; -0.658 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.539      ;
; -0.625 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 1.000        ; -0.100     ; 1.507      ;
; -0.620 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 1.000        ; -0.101     ; 1.501      ;
; -0.602 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 1.000        ; -0.075     ; 1.529      ;
; -0.338 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 1.000        ; -0.100     ; 1.220      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.641 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.035     ; 5.645      ;
; -0.912 ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.259      ; 2.190      ;
; -0.876 ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.252      ; 2.147      ;
; -0.734 ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.252      ; 2.005      ;
; -0.728 ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.259      ; 2.006      ;
; -0.675 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.261      ; 1.955      ;
; -0.674 ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.252      ; 1.945      ;
; -0.639 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.254      ; 1.912      ;
; -0.633 ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.259      ; 1.911      ;
; -0.611 ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.259      ; 1.889      ;
; -0.609 ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.252      ; 1.880      ;
; -0.598 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.254      ; 1.871      ;
; -0.591 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.254      ; 1.864      ;
; -0.580 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.261      ; 1.860      ;
; -0.568 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.249      ; 1.836      ;
; -0.553 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.256      ; 1.828      ;
; -0.532 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.256      ; 1.807      ;
; -0.525 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.256      ; 1.800      ;
; -0.516 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.256      ; 1.791      ;
; -0.477 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.254      ; 1.750      ;
; -0.476 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.261      ; 1.756      ;
; -0.460 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.249      ; 1.728      ;
; -0.455 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.249      ; 1.723      ;
; -0.449 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.249      ; 1.717      ;
; -0.363 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.261      ; 1.643      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.733 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.451      ; 1.454      ;
; 0.742 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.463      ; 1.475      ;
; 0.752 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.451      ; 1.473      ;
; 0.754 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.451      ; 1.475      ;
; 0.821 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.548      ;
; 0.825 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.552      ;
; 0.845 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.572      ;
; 0.855 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.582      ;
; 0.867 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.451      ; 1.588      ;
; 0.891 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.463      ; 1.624      ;
; 0.909 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.636      ;
; 0.911 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.638      ;
; 0.984 ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.461      ; 1.715      ;
; 1.002 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.729      ;
; 1.003 ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.461      ; 1.734      ;
; 1.016 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.457      ; 1.743      ;
; 1.018 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.463      ; 1.751      ;
; 1.029 ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.455      ; 1.754      ;
; 1.040 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.463      ; 1.773      ;
; 1.040 ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.455      ; 1.765      ;
; 1.067 ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.455      ; 1.792      ;
; 1.074 ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.461      ; 1.805      ;
; 1.222 ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.455      ; 1.947      ;
; 1.247 ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.461      ; 1.978      ;
; 4.103 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.046      ; 4.379      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.802 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 0.000        ; 0.104      ; 1.141      ;
; 1.065 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 0.000        ; 0.104      ; 1.404      ;
; 1.068 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 0.000        ; 0.105      ; 1.408      ;
; 1.069 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 0.000        ; 0.105      ; 1.409      ;
; 1.070 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 0.000        ; 0.104      ; 1.409      ;
; 1.094 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 0.000        ; 0.075      ; 1.364      ;
; 1.103 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 0.000        ; 0.105      ; 1.443      ;
; 1.105 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 0.000        ; 0.104      ; 1.444      ;
; 1.112 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 0.000        ; 0.105      ; 1.452      ;
; 1.212 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 0.000        ; 0.076      ; 1.483      ;
; 1.214 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 0.000        ; 0.075      ; 1.484      ;
; 1.246 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 0.000        ; 0.076      ; 1.517      ;
; 1.283 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 0.000        ; 0.076      ; 1.554      ;
; 1.287 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 0.000        ; 0.075      ; 1.557      ;
; 1.351 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 0.000        ; 0.076      ; 1.622      ;
; 1.353 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 0.000        ; 0.075      ; 1.623      ;
; 4.043 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 0.000        ; -0.254     ; 4.024      ;
; 4.200 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 0.000        ; -0.254     ; 4.181      ;
; 4.332 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 0.000        ; -0.247     ; 4.320      ;
; 4.449 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 0.000        ; -0.247     ; 4.437      ;
; 4.540 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 0.000        ; -0.254     ; 4.521      ;
; 4.687 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 0.000        ; -0.254     ; 4.668      ;
; 4.948 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 0.000        ; -0.247     ; 4.936      ;
; 4.997 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 0.000        ; -0.247     ; 4.985      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.869 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.139      ;
; 1.027 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 0.000        ; 0.100      ; 1.362      ;
; 1.134 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.404      ;
; 1.136 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.406      ;
; 1.136 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.076      ; 1.407      ;
; 1.137 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.076      ; 1.408      ;
; 1.147 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.483      ;
; 1.149 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 0.000        ; 0.100      ; 1.484      ;
; 1.172 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.076      ; 1.443      ;
; 1.177 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.447      ;
; 1.177 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.513      ;
; 1.178 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.076      ; 1.449      ;
; 1.218 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.554      ;
; 1.225 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 0.000        ; 0.100      ; 1.560      ;
; 1.285 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 0.000        ; 0.100      ; 1.620      ;
; 1.285 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 0.000        ; 0.101      ; 1.621      ;
; 4.042 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.256     ; 4.021      ;
; 4.202 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.256     ; 4.181      ;
; 4.333 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.249     ; 4.319      ;
; 4.451 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.249     ; 4.437      ;
; 4.540 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.256     ; 4.519      ;
; 4.691 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.256     ; 4.670      ;
; 4.946 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.249     ; 4.932      ;
; 4.999 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.249     ; 4.985      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 1.089 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.080      ; 1.404      ;
; 1.131 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.078      ; 1.444      ;
; 1.138 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.080      ; 1.453      ;
; 1.179 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.078      ; 1.492      ;
; 1.207 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.078      ; 1.520      ;
; 1.246 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.080      ; 1.561      ;
; 1.248 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.078      ; 1.561      ;
; 1.269 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.078      ; 1.582      ;
; 1.277 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.078      ; 1.590      ;
; 1.291 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.076      ; 1.602      ;
; 1.333 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.076      ; 1.644      ;
; 1.373 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.076      ; 1.684      ;
; 1.388 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.080      ; 1.703      ;
; 1.452 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.078      ; 1.765      ;
; 1.453 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.078      ; 1.766      ;
; 1.455 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.076      ; 1.766      ;
; 4.212 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.280     ; 4.167      ;
; 4.386 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.280     ; 4.341      ;
; 4.500 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.272     ; 4.463      ;
; 4.712 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.280     ; 4.667      ;
; 4.757 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.272     ; 4.720      ;
; 4.869 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.280     ; 4.824      ;
; 4.940 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.272     ; 4.903      ;
; 4.985 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.272     ; 4.948      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk4  ; -1.596 ; -11.390           ;
; clk2  ; -1.571 ; -10.605           ;
; clk1  ; -1.568 ; -10.600           ;
; clk3  ; -1.422 ; -1.422            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk3  ; 0.276 ; 0.000             ;
; clk1  ; 0.314 ; 0.000             ;
; clk2  ; 0.371 ; 0.000             ;
; clk4  ; 0.469 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk2  ; -3.000 ; -11.472                         ;
; clk1  ; -3.000 ; -11.464                         ;
; clk4  ; -3.000 ; -11.436                         ;
; clk3  ; -3.000 ; -6.364                          ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk4'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.596 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 1.000        ; -0.266     ; 2.297      ;
; -1.565 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 1.000        ; -0.266     ; 2.266      ;
; -1.501 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 1.000        ; -0.273     ; 2.195      ;
; -1.465 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 1.000        ; -0.266     ; 2.166      ;
; -1.451 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 1.000        ; -0.273     ; 2.145      ;
; -1.357 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 1.000        ; -0.266     ; 2.058      ;
; -1.268 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 1.000        ; -0.273     ; 1.962      ;
; -1.187 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 1.000        ; -0.273     ; 1.881      ;
; -0.021 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 1.000        ; -0.085     ; 0.903      ;
; -0.019 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.903      ;
; -0.006 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.890      ;
; -0.005 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 1.000        ; -0.085     ; 0.887      ;
; 0.018  ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.868      ;
; 0.042  ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 1.000        ; -0.085     ; 0.840      ;
; 0.047  ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 1.000        ; -0.085     ; 0.835      ;
; 0.061  ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 1.000        ; -0.083     ; 0.823      ;
; 0.063  ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.823      ;
; 0.068  ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 1.000        ; -0.083     ; 0.816      ;
; 0.068  ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.816      ;
; 0.073  ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 1.000        ; -0.083     ; 0.811      ;
; 0.129  ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 1.000        ; -0.083     ; 0.755      ;
; 0.153  ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.733      ;
; 0.155  ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 1.000        ; -0.083     ; 0.729      ;
; 0.159  ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 1.000        ; -0.081     ; 0.727      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.571 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 1.000        ; -0.241     ; 2.297      ;
; -1.546 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 1.000        ; -0.241     ; 2.272      ;
; -1.407 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 1.000        ; -0.245     ; 2.129      ;
; -1.317 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 1.000        ; -0.245     ; 2.039      ;
; -1.296 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 1.000        ; -0.241     ; 2.022      ;
; -1.247 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 1.000        ; -0.241     ; 1.973      ;
; -1.147 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 1.000        ; -0.245     ; 1.869      ;
; -1.074 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 1.000        ; -0.245     ; 1.796      ;
; 0.091  ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 1.000        ; -0.057     ; 0.819      ;
; 0.091  ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 1.000        ; -0.058     ; 0.818      ;
; 0.092  ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 1.000        ; -0.057     ; 0.818      ;
; 0.092  ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 1.000        ; -0.058     ; 0.817      ;
; 0.093  ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 1.000        ; -0.058     ; 0.816      ;
; 0.163  ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 1.000        ; -0.057     ; 0.747      ;
; 0.163  ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 1.000        ; -0.058     ; 0.746      ;
; 0.179  ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 1.000        ; -0.057     ; 0.731      ;
; 0.210  ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.739      ;
; 0.210  ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 1.000        ; -0.039     ; 0.738      ;
; 0.211  ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.738      ;
; 0.215  ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 1.000        ; -0.039     ; 0.733      ;
; 0.215  ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 1.000        ; -0.039     ; 0.733      ;
; 0.224  ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 1.000        ; -0.039     ; 0.724      ;
; 0.226  ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.723      ;
; 0.376  ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 1.000        ; -0.038     ; 0.573      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.568 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 1.000        ; -0.239     ; 2.296      ;
; -1.548 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 1.000        ; -0.239     ; 2.276      ;
; -1.403 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 1.000        ; -0.244     ; 2.126      ;
; -1.318 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 1.000        ; -0.244     ; 2.041      ;
; -1.295 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 1.000        ; -0.239     ; 2.023      ;
; -1.247 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 1.000        ; -0.239     ; 1.975      ;
; -1.145 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 1.000        ; -0.244     ; 1.868      ;
; -1.076 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 1.000        ; -0.244     ; 1.799      ;
; 0.127  ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.821      ;
; 0.127  ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.821      ;
; 0.128  ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.820      ;
; 0.132  ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.816      ;
; 0.133  ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.815      ;
; 0.172  ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.741      ;
; 0.173  ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.740      ;
; 0.176  ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.737      ;
; 0.177  ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.736      ;
; 0.181  ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.732      ;
; 0.188  ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.725      ;
; 0.191  ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.722      ;
; 0.201  ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.747      ;
; 0.202  ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.746      ;
; 0.215  ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 1.000        ; -0.039     ; 0.733      ;
; 0.338  ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 1.000        ; -0.054     ; 0.575      ;
+--------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk3'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.422 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 1.000        ; -0.027     ; 2.404      ;
; 0.091  ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.127      ; 1.025      ;
; 0.106  ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.122      ; 1.005      ;
; 0.165  ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.122      ; 0.946      ;
; 0.173  ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.129      ; 0.945      ;
; 0.180  ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.127      ; 0.936      ;
; 0.188  ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.124      ; 0.925      ;
; 0.188  ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.122      ; 0.923      ;
; 0.188  ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.122      ; 0.923      ;
; 0.189  ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.127      ; 0.927      ;
; 0.204  ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 1.000        ; 0.127      ; 0.912      ;
; 0.206  ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.129      ; 0.912      ;
; 0.212  ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.124      ; 0.901      ;
; 0.239  ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.121      ; 0.871      ;
; 0.248  ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.126      ; 0.867      ;
; 0.251  ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.124      ; 0.862      ;
; 0.256  ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.126      ; 0.859      ;
; 0.267  ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.126      ; 0.848      ;
; 0.273  ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.124      ; 0.840      ;
; 0.286  ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.129      ; 0.832      ;
; 0.286  ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.126      ; 0.829      ;
; 0.315  ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.121      ; 0.795      ;
; 0.319  ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.121      ; 0.791      ;
; 0.331  ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 1.000        ; 0.121      ; 0.779      ;
; 0.349  ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 1.000        ; 0.129      ; 0.769      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.276 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.247      ; 0.667      ;
; 0.284 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.241      ; 0.669      ;
; 0.292 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.241      ; 0.677      ;
; 0.294 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.241      ; 0.679      ;
; 0.321 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.245      ; 0.710      ;
; 0.331 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.247      ; 0.722      ;
; 0.331 ; reg8_0708:inst1|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.243      ; 0.718      ;
; 0.336 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.245      ; 0.725      ;
; 0.348 ; reg8_0708:inst1|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.243      ; 0.735      ;
; 0.348 ; reg8_0708:inst1|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.245      ; 0.737      ;
; 0.350 ; reg8_0708:inst1|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.245      ; 0.739      ;
; 0.353 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_address_reg0 ; clk2         ; clk3        ; 0.000        ; 0.241      ; 0.738      ;
; 0.368 ; reg8_0708:inst2|18                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.246      ; 0.758      ;
; 0.377 ; reg8_0708:inst1|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.243      ; 0.764      ;
; 0.377 ; reg8_0708:inst1|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.243      ; 0.764      ;
; 0.379 ; reg8_0708:inst1|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.247      ; 0.770      ;
; 0.382 ; reg8_0708:inst2|16                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.246      ; 0.772      ;
; 0.382 ; reg8_0708:inst2|14                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.241      ; 0.767      ;
; 0.384 ; reg8_0708:inst2|12                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.241      ; 0.769      ;
; 0.391 ; reg8_0708:inst1|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk2         ; clk3        ; 0.000        ; 0.247      ; 0.782      ;
; 0.418 ; reg8_0708:inst2|15                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.241      ; 0.803      ;
; 0.423 ; reg8_0708:inst2|17                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.246      ; 0.813      ;
; 0.478 ; reg8_0708:inst2|13                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.241      ; 0.863      ;
; 0.491 ; reg8_0708:inst2|19                                                                                        ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk1         ; clk3        ; 0.000        ; 0.246      ; 0.881      ;
; 1.670 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg0  ; clk3         ; clk3        ; 0.000        ; 0.032      ; 1.806      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.314 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst2|18 ; clk2         ; clk1        ; 0.000        ; 0.057      ; 0.495      ;
; 0.423 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst2|17 ; clk2         ; clk1        ; 0.000        ; 0.057      ; 0.604      ;
; 0.425 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst2|13 ; clk2         ; clk1        ; 0.000        ; 0.058      ; 0.607      ;
; 0.426 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst2|15 ; clk2         ; clk1        ; 0.000        ; 0.058      ; 0.608      ;
; 0.428 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst2|19 ; clk2         ; clk1        ; 0.000        ; 0.057      ; 0.609      ;
; 0.442 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst2|12 ; clk2         ; clk1        ; 0.000        ; 0.058      ; 0.624      ;
; 0.445 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst2|14 ; clk2         ; clk1        ; 0.000        ; 0.058      ; 0.627      ;
; 0.446 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst2|16 ; clk2         ; clk1        ; 0.000        ; 0.057      ; 0.627      ;
; 0.463 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst2|18 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.586      ;
; 0.524 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst2|17 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.647      ;
; 0.524 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst2|15 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.647      ;
; 0.536 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst2|14 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.659      ;
; 0.552 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst2|12 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.675      ;
; 0.554 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst2|16 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.677      ;
; 0.583 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst2|13 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.706      ;
; 0.585 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst2|19 ; clk1         ; clk1        ; 0.000        ; 0.039      ; 0.708      ;
; 1.633 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|19 ; clk3         ; clk1        ; 0.000        ; -0.124     ; 1.633      ;
; 1.688 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|17 ; clk3         ; clk1        ; 0.000        ; -0.124     ; 1.688      ;
; 1.781 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|13 ; clk3         ; clk1        ; 0.000        ; -0.119     ; 1.786      ;
; 1.827 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|15 ; clk3         ; clk1        ; 0.000        ; -0.119     ; 1.832      ;
; 1.839 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|18 ; clk3         ; clk1        ; 0.000        ; -0.124     ; 1.839      ;
; 1.915 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|16 ; clk3         ; clk1        ; 0.000        ; -0.124     ; 1.915      ;
; 2.039 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|14 ; clk3         ; clk1        ; 0.000        ; -0.119     ; 2.044      ;
; 2.054 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst2|12 ; clk3         ; clk1        ; 0.000        ; -0.119     ; 2.059      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst1|18 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.493      ;
; 0.406 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst1|18 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.584      ;
; 0.468 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst1|15 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.646      ;
; 0.470 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst1|17 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.648      ;
; 0.478 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst1|14 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.656      ;
; 0.483 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst1|17 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.605      ;
; 0.483 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst1|13 ; clk2         ; clk2        ; 0.000        ; 0.039      ; 0.606      ;
; 0.484 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst1|19 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst1|15 ; clk2         ; clk2        ; 0.000        ; 0.039      ; 0.607      ;
; 0.497 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst1|12 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.675      ;
; 0.501 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst1|14 ; clk2         ; clk2        ; 0.000        ; 0.039      ; 0.624      ;
; 0.501 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst1|12 ; clk2         ; clk2        ; 0.000        ; 0.039      ; 0.624      ;
; 0.501 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst1|16 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.679      ;
; 0.507 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst1|16 ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.629      ;
; 0.527 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst1|19 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.705      ;
; 0.527 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst1|13 ; clk1         ; clk2        ; 0.000        ; 0.054      ; 0.705      ;
; 1.632 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|19 ; clk3         ; clk2        ; 0.000        ; -0.126     ; 1.630      ;
; 1.691 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|17 ; clk3         ; clk2        ; 0.000        ; -0.126     ; 1.689      ;
; 1.782 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|13 ; clk3         ; clk2        ; 0.000        ; -0.121     ; 1.785      ;
; 1.828 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|15 ; clk3         ; clk2        ; 0.000        ; -0.121     ; 1.831      ;
; 1.839 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|18 ; clk3         ; clk2        ; 0.000        ; -0.126     ; 1.837      ;
; 1.919 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|16 ; clk3         ; clk2        ; 0.000        ; -0.126     ; 1.917      ;
; 2.038 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|14 ; clk3         ; clk2        ; 0.000        ; -0.121     ; 2.041      ;
; 2.056 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst1|12 ; clk3         ; clk2        ; 0.000        ; -0.121     ; 2.059      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk4'                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; reg8_0708:inst1|18                                                                                        ; reg8_0708:inst3|18 ; clk2         ; clk4        ; 0.000        ; 0.028      ; 0.621      ;
; 0.471 ; reg8_0708:inst1|14                                                                                        ; reg8_0708:inst3|14 ; clk2         ; clk4        ; 0.000        ; 0.030      ; 0.625      ;
; 0.478 ; reg8_0708:inst1|12                                                                                        ; reg8_0708:inst3|12 ; clk2         ; clk4        ; 0.000        ; 0.030      ; 0.632      ;
; 0.493 ; reg8_0708:inst1|16                                                                                        ; reg8_0708:inst3|16 ; clk2         ; clk4        ; 0.000        ; 0.028      ; 0.645      ;
; 0.505 ; reg8_0708:inst2|14                                                                                        ; reg8_0708:inst3|14 ; clk1         ; clk4        ; 0.000        ; 0.028      ; 0.657      ;
; 0.525 ; reg8_0708:inst1|19                                                                                        ; reg8_0708:inst3|19 ; clk2         ; clk4        ; 0.000        ; 0.028      ; 0.677      ;
; 0.525 ; reg8_0708:inst1|13                                                                                        ; reg8_0708:inst3|13 ; clk2         ; clk4        ; 0.000        ; 0.030      ; 0.679      ;
; 0.530 ; reg8_0708:inst1|17                                                                                        ; reg8_0708:inst3|17 ; clk2         ; clk4        ; 0.000        ; 0.028      ; 0.682      ;
; 0.531 ; reg8_0708:inst2|12                                                                                        ; reg8_0708:inst3|12 ; clk1         ; clk4        ; 0.000        ; 0.028      ; 0.683      ;
; 0.544 ; reg8_0708:inst2|16                                                                                        ; reg8_0708:inst3|16 ; clk1         ; clk4        ; 0.000        ; 0.027      ; 0.695      ;
; 0.561 ; reg8_0708:inst2|18                                                                                        ; reg8_0708:inst3|18 ; clk1         ; clk4        ; 0.000        ; 0.027      ; 0.712      ;
; 0.574 ; reg8_0708:inst2|17                                                                                        ; reg8_0708:inst3|17 ; clk1         ; clk4        ; 0.000        ; 0.027      ; 0.725      ;
; 0.577 ; reg8_0708:inst1|15                                                                                        ; reg8_0708:inst3|15 ; clk2         ; clk4        ; 0.000        ; 0.030      ; 0.731      ;
; 0.618 ; reg8_0708:inst2|15                                                                                        ; reg8_0708:inst3|15 ; clk1         ; clk4        ; 0.000        ; 0.028      ; 0.770      ;
; 0.625 ; reg8_0708:inst2|19                                                                                        ; reg8_0708:inst3|19 ; clk1         ; clk4        ; 0.000        ; 0.027      ; 0.776      ;
; 0.626 ; reg8_0708:inst2|13                                                                                        ; reg8_0708:inst3|13 ; clk1         ; clk4        ; 0.000        ; 0.028      ; 0.778      ;
; 1.730 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|19 ; clk3         ; clk4        ; 0.000        ; -0.153     ; 1.701      ;
; 1.795 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|17 ; clk3         ; clk4        ; 0.000        ; -0.153     ; 1.766      ;
; 1.881 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|13 ; clk3         ; clk4        ; 0.000        ; -0.147     ; 1.858      ;
; 1.962 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|16 ; clk3         ; clk4        ; 0.000        ; -0.153     ; 1.933      ;
; 1.978 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|15 ; clk3         ; clk4        ; 0.000        ; -0.147     ; 1.955      ;
; 1.994 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|18 ; clk3         ; clk4        ; 0.000        ; -0.153     ; 1.965      ;
; 2.065 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|14 ; clk3         ; clk4        ; 0.000        ; -0.147     ; 2.042      ;
; 2.090 ; lpm_ram_dq:inst|altram:sram|altsyncram:ram_block|altsyncram_ap71:auto_generated|ram_block1a0~porta_we_reg ; reg8_0708:inst3|12 ; clk3         ; clk4        ; 0.000        ; -0.147     ; 2.067      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.465   ; 0.276 ; N/A      ; N/A     ; -3.201              ;
;  clk1            ; -5.386   ; 0.314 ; N/A      ; N/A     ; -3.000              ;
;  clk2            ; -5.387   ; 0.371 ; N/A      ; N/A     ; -3.000              ;
;  clk3            ; -5.055   ; 0.276 ; N/A      ; N/A     ; -3.201              ;
;  clk4            ; -5.465   ; 0.469 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -123.444 ; 0.0   ; 0.0      ; 0.0     ; -57.291             ;
;  clk1            ; -38.658  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk2            ; -38.659  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
;  clk3            ; -5.659   ; 0.000 ; N/A      ; N/A     ; -12.603             ;
;  clk4            ; -40.468  ; 0.000 ; N/A      ; N/A     ; -14.896             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; bus[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; we                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk1       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk1     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk2     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk3     ; 16       ; 0        ; 0        ; 0        ;
; clk3       ; clk3     ; 8        ; 0        ; 0        ; 0        ;
; clk1       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk2       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
; clk3       ; clk4     ; 8        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk1   ; clk1  ; Base ; Constrained ;
; clk2   ; clk2  ; Base ; Constrained ;
; clk3   ; clk3  ; Base ; Constrained ;
; clk4   ; clk4  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d0[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d0[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; bus[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 25 11:25:41 2022
Info: Command: quartus_sta BUS0708 -c BUS0708
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BUS0708.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk3 clk3
    Info (332105): create_clock -period 1.000 -name clk2 clk2
    Info (332105): create_clock -period 1.000 -name clk1 clk1
    Info (332105): create_clock -period 1.000 -name clk4 clk4
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.465             -40.468 clk4 
    Info (332119):    -5.387             -38.659 clk2 
    Info (332119):    -5.386             -38.658 clk1 
    Info (332119):    -5.055              -5.659 clk3 
Info (332146): Worst-case hold slack is 0.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.807               0.000 clk3 
    Info (332119):     0.883               0.000 clk1 
    Info (332119):     0.952               0.000 clk2 
    Info (332119):     1.235               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.974             -36.733 clk4 
    Info (332119):    -4.876             -34.902 clk2 
    Info (332119):    -4.874             -34.894 clk1 
    Info (332119):    -4.641              -5.209 clk3 
Info (332146): Worst-case hold slack is 0.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.733               0.000 clk3 
    Info (332119):     0.802               0.000 clk1 
    Info (332119):     0.869               0.000 clk2 
    Info (332119):     1.089               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -12.603 clk3 
    Info (332119):    -3.000             -14.896 clk1 
    Info (332119):    -3.000             -14.896 clk2 
    Info (332119):    -3.000             -14.896 clk4 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.596             -11.390 clk4 
    Info (332119):    -1.571             -10.605 clk2 
    Info (332119):    -1.568             -10.600 clk1 
    Info (332119):    -1.422              -1.422 clk3 
Info (332146): Worst-case hold slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 clk3 
    Info (332119):     0.314               0.000 clk1 
    Info (332119):     0.371               0.000 clk2 
    Info (332119):     0.469               0.000 clk4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.472 clk2 
    Info (332119):    -3.000             -11.464 clk1 
    Info (332119):    -3.000             -11.436 clk4 
    Info (332119):    -3.000              -6.364 clk3 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4910 megabytes
    Info: Processing ended: Tue Oct 25 11:25:43 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


