// Seed: 3785414496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  xor primCall (id_4, id_5, id_3, id_6, id_2);
  wire id_5;
  wire id_6;
  module_3 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_2,
      id_2,
      id_2,
      id_5,
      id_5,
      id_6,
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply1 id_3 = 1'b0 < id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  wire id_4;
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_4;
endmodule
