
*** Running vivado
    with args -log ring_oscillator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ring_oscillator.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ring_oscillator.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 394.102 ; gain = 68.301
Command: synth_design -top ring_oscillator -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16680
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programme_Universitaet/Vivado2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.422 ; gain = 408.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ring_oscillator' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:12]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:30]
INFO: [Synth 8-638] synthesizing module 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (0#1) [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:14]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:7' bound to instance 'inv1' of component 'Inverter' [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ring_oscillator' (0#1) [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Ring_oscillator.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/Vernier_constraints.xdc]
Finished Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/Vernier_constraints.xdc]
Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1291.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.309 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programme_Universitaet/Vivado2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (logic) during invertor optimization at instance (GEN_INV[0].inve0.inv1/o_inverted_bit) [D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.srcs/sources_1/new/Inverter.vhd:18]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1291.309 ; gain = 497.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1304.355 ; gain = 510.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1311.148 ; gain = 517.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1311.148 ; gain = 517.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7438bac
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1328.844 ; gain = 934.742
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Programs_extra/Github/VHDL_essentials/Time_digital_converter/Time_digital_converter.runs/synth_1/ring_oscillator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ring_oscillator_utilization_synth.rpt -pb ring_oscillator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 20:14:46 2023...
