<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xaxivdma_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xaxivdma_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
Hardware definition file. It defines the register interface and Buffer Descriptor (BD) definitions.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   07/30/10 First release
 2.00a jz   12/10/10 Added support for direct register access mode, v3 core
 2.01a jz   01/19/11 Added ability to re-assign BD addresses
 	 rkv  03/28/11 Added support for frame store register.
 3.00a srt  08/26/11 - Added support for Line Buffer Threshold Registers.<ul>
<li>XAXIVDMA_MISMATCH_ERROR flag is added to support Flush
		       	 on Frame Sync for Mismatch Errors.
 4.00a srt  11/21/11 - XAxiVdma_ChannelSetBufferAddr API is changed to
			 support 32 Frame Stores.</li><li>XAxiVdma_ChannelConfig API is changed to support
			 modified Park Offset Register bits.</li><li>Added APIs: 
			 <a class="el" href="xaxivdma_8c.html#9e64b7cdd1e811c9f0f78d53ded2326d">XAxiVdma_FsyncSrcSelect()</a>
			 <a class="el" href="xaxivdma_8c.html#6376a297533bfe977a0f25e1b1005b18">XAxiVdma_GenLockSourceSelect()</a>
			 <a class="el" href="xaxivdma__channel_8c.html#098d0b053fbf82a939c5d5068accbb9c">XAxiVdma_ChannelHiFrmAddrEnable()</a>
			 <a class="el" href="xaxivdma__channel_8c.html#507f6ba101827a4017775e0e8877a94f">XAxiVdma_ChannelHiFrmAddrDisable()</a>
 4.01a srt  06/13/12 - Added new error bit mask XAXIVDMA_SR_ERR_SOF_LATE_MASK</li><li>XAXIVDMA_MISMATCH_ERROR flag is deprecated.
 4.02a srt  10/11/12 - Changed Error bitmasks to support IP version 5.02a.
			 (CR 679959)
 4.04a srt  03/03/13 - Support for the GenlockRepeat Control bit (Bit 15)
                       added in the new version of IP v5.04 (CR: 691391)  
 4.06a srt  04/09/13 - Added support for the newly added S2MM_DMA_IRQ_MASK
			 register (CR 734741)
 
</li></ul>
</pre>
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Buffer Descriptor Alignment</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#885b94b02754d588f71a02f261864eab">XAXIVDMA_BD_MINIMUM_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#fa8947479a34cacd675b36740cf6a424">XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#0ee6409117f0d6392e542a0759dade35">XAXIVDMA_MAX_FRAMESTORE</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td colspan="2"><br><h2>Maximum transfer length</h2></td></tr>
<tr><td colspan="2">This is determined by hardware <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="61445227b5f10cf76a8df25247ac141f"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_VSIZE" ref="61445227b5f10cf76a8df25247ac141f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIVDMA_MAX_VSIZE</b>&nbsp;&nbsp;&nbsp;0x1FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="93939a83476847a0b0d4d7adc85506ef"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_HSIZE" ref="93939a83476847a0b0d4d7adc85506ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIVDMA_MAX_HSIZE</b>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ce4e2fb03003b04efca329a9c285abba"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_STRIDE" ref="ce4e2fb03003b04efca329a9c285abba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIVDMA_MAX_STRIDE</b>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ab9258f360f36b795484f5b646ab96bf">XAXIVDMA_FRMDLY_MAX</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td colspan="2"><br><h2>Device registers</h2></td></tr>
<tr><td colspan="2">Register sets on TX (Read) and RX (Write) channels are identical<p>
The version register is shared by both channels <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#3b65406a42b6b77ec08f43d48a71dfcd">XAXIVDMA_TX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#7f58bba2242f8dbe1fb5c93a2f2ae0f2">XAXIVDMA_RX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#38903a61919a67ac9544c21566e655a6">XAXIVDMA_PARKPTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ec901cc4d9dacb6fea652f456450167b">XAXIVDMA_VERSION_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#983534603390b32183b81860daa23e1f">XAXIVDMA_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#dfb6e6e358d19409aa0b328cc629c912">XAXIVDMA_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#8c2f04a4b91134ee8dcc5cd80ba1dc05">XAXIVDMA_CDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a68316bb299e35559c0400fdd12baa4c">XAXIVDMA_TDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#6ed9beb67888a6fb3b5e63d831d4e9c0">XAXIVDMA_HI_FRMBUF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ff0c8a899da85629266b78feb365903c">XAXIVDMA_FRMSTORE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#384fb7c5f1733bf722544adf2e8e1e47">XAXIVDMA_BUFTHRES_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#1da014e8062bf2b708bfa410bd235e2c">XAXIVDMA_MM2S_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#b7749c60c438cd7d9da77bd628ad677a">XAXIVDMA_S2MM_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#5559ef306629840d63fc21fe88e75d3b">XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td colspan="2"><br><h2>Start Addresses Register Array for a Channel</h2></td></tr>
<tr><td colspan="2">Base offset is set in each channel This set of registers are write only, they can be read when C_ENABLE_VIDPRMTR_READS is 1. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ee71091e41be047134e7c31fb76fe605">XAXIVDMA_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#5933d5ef2f0e17f949b92b385e1bb845">XAXIVDMA_HSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#103bb8d7f3f97ab3d0609e2901188ca3">XAXIVDMA_STRD_FRMDLY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a2eeab8e936d47efb7c15ac738412653">XAXIVDMA_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad28d8a652268976108608a2696a8c06">XAXIVDMA_START_ADDR_LEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of the XAXIVDMA_CR_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#3adff81fe86662c8413a7279e0e2376e">XAXIVDMA_CR_RUNSTOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#72af85d0d731f134cb553c0d00af3789">XAXIVDMA_CR_TAIL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#46cb27a4b8b950263829ca1c896b93e4">XAXIVDMA_CR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#2f9f1c82b1933da46702db24aa23b4a1">XAXIVDMA_CR_SYNC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#61d69cce7eadae895cde8c61032da441">XAXIVDMA_CR_FRMCNT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#d4c225bb5a6d07d4ef695ee57f3cf4a4">XAXIVDMA_CR_FSYNC_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#63f84f684d15d0385322c9296cc4f98d">XAXIVDMA_CR_GENLCK_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a91c3bd614d2a7b2e39b83f698ba5d50">XAXIVDMA_CR_RD_PTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#de81c00d1d8145e14f884581572ead9a">XAXIVDMA_CR_GENLCK_RPT_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#c0906b98892cbf076f1256d9fab0e17d">XAXIVDMA_CR_RD_PTR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>Bitmasks of the XAXIVDMA_SR_OFFSET register</h2></td></tr>
<tr><td colspan="2">This register reports status of a DMA channel, including run/stop/idle state, errors, and interrupts <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#84e3ed150fb495470d628f18958168b7">XAXIVDMA_SR_HALTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#562d2297e155c01dff0bc45bead22c1d">XAXIVDMA_SR_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#788a9774901d9d78c066bd53bc667dcd">XAXIVDMA_SR_ERR_INTERNAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#cab9179aca2b270914d60ca2a6d7fcfb">XAXIVDMA_SR_ERR_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#e777be35eda46e983ce8e7f163badd73">XAXIVDMA_SR_ERR_DECODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#95e2799f49f00747549f57feb4adc367">XAXIVDMA_SR_ERR_FSZ_LESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#3766948e9bedc58f395e56453999363a">XAXIVDMA_SR_ERR_LSZ_LESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#dbfc5fa9e8b267e3dc8cd98d3ad3e9cc">XAXIVDMA_SR_ERR_SG_SLV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#2c1e17d9d4a5b5c52d06f45d20858e2d">XAXIVDMA_SR_ERR_SG_DEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#21626acc793f3c1d8e0b4e8d6df6245c">XAXIVDMA_SR_ERR_FSZ_MORE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#963ee9cda76002ebbbcc26a46b3a595c">XAXIVDMA_SR_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FF0</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for interrupts</h2></td></tr>
<tr><td colspan="2">These masks are shared by the XAXIVDMA_CR_OFFSET register and the XAXIVDMA_SR_OFFSET register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#57a2bc3b12d72ba93775ea9e94632ab1">XAXIVDMA_IXR_FRMCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a723dac0a1ef1cfe23e8597e0640ac30">XAXIVDMA_IXR_DELAYCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#8943f694e8804fe21a8e257d9dc16074">XAXIVDMA_IXR_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#4856437868bd119f75cb8a546ac1ba6a">XAXIVDMA_IXR_COMPLETION_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#3c5000508c602c667230d3bae8aee82c">XAXIVDMA_IXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>

<tr><td colspan="2"><br><h2>Bitmask and shift for delay and coalesce</h2></td></tr>
<tr><td colspan="2">These masks are shared by the XAXIVDMA_CR_OFFSET register and the XAXIVDMA_SR_OFFSET register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#f04a3741c0e03c9b8684b5372d73fde4">XAXIVDMA_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a921a3bafe6220cd9e7e2061beaa39ac">XAXIVDMA_FRMCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#93fc980c34e1a70cb9a8244e574a6d2a">XAXIVDMA_REGINDEX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a370e1ab71183234dded8d626caf14eb"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_DELAY_SHIFT" ref="a370e1ab71183234dded8d626caf14eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIVDMA_DELAY_SHIFT</b>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f3a1a02b15b2ab46a538fa186b6825d9"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMCNT_SHIFT" ref="f3a1a02b15b2ab46a538fa186b6825d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XAXIVDMA_FRMCNT_SHIFT</b>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for the XAXIVDMA_CDESC_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#016268efa31222ac4270c5061b708a6c">XAXIVDMA_CDESC_CURBD_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for XAXIVDMA_TDESC_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#f21ff9776e6cb4a4a9107adf3a378328">XAXIVDMA_TDESC_CURBD_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for XAXIVDMA_PARKPTR_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#049e3a29ea5066d7ee7a63ec53e4b855">XAXIVDMA_PARKPTR_READREF_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#bcdf9d33847e14633fe43cbf96e296be">XAXIVDMA_PARKPTR_WRTREF_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#c355ad1b487c7a627f74cf47cbbf9a09">XAXIVDMA_PARKPTR_READSTR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#595b6250ec11edd73dc6ff75d73863aa">XAXIVDMA_PARKPTR_WRTSTR_MASK</a>&nbsp;&nbsp;&nbsp;0x1F000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#25cd1e9d392109fdd1e8e83dd95df810">XAXIVDMA_FRM_MAX</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for XAXIVDMA_VERSION_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#077fe8aab9eda591d2c3be845ebbb55a">XAXIVDMA_VERSION_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#67e00bbfbb82e1decbed73692b28db05">XAXIVDMA_VERSION_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#583a0b7bede6aad3a62ce8fb15771e7e">XAXIVDMA_VERSION_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td colspan="2"><br><h2>Bitmask for XAXIVDMA_S2MM_IRQ_MASK_OFFSET register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#6e3a6bbc6fde3e2823ca86eb95c20163">XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#cac839fb8e655a5c01ac04e9613ab8cc">XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#42471acd4acdb8131e527efc95c32f65">XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#f23fc408fcb16f08f23f198677242143">XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#374d54dc827342314626f06d718280e4">XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Frame Delay shared by start address registers and BDs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#8e4e680a0aeb1f9d6775ae02689bff34">XAXIVDMA_VSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#d90b5f6e4d9503ea5c513f33015786ae">XAXIVDMA_HSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#4bdbed0c0f61d9f870db7e0f49b01b25">XAXIVDMA_STRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ab6ca6f92b9cd73a4bb22404d5a3b525">XAXIVDMA_FRMDLY_MASK</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#190b80051d23e776c5a2fa0573078f74">XAXIVDMA_FRMDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>Buffer Descriptor offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a35bcc8fe726844dd9b5853a59942c2c">XAXIVDMA_BD_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#50d92d856caea1263681129e5b12341e">XAXIVDMA_BD_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#0df124319b51687edfe2bd31d621c0c9">XAXIVDMA_BD_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#40f59b4eed6db6a5b5d05cb17ed8f96e">XAXIVDMA_BD_HSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad5d69f45903db7bb0b5fddb064f8cc7">XAXIVDMA_BD_STRIDE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a68b5a32ca736820dbb3a722d02c58a6">XAXIVDMA_BD_NUM_WORDS</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#51d490eb1f67e65027dc8bbf8a2bb1f2">XAXIVDMA_BD_HW_NUM_BYTES</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#9149c6fce02fe9d5e7604645e28c2af3">XAXIVDMA_BD_BYTES_TO_CLEAR</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#c50e4439870ab5d30af26ae487e9639b">XAXIVDMA_MISMATCH_ERROR</a>&nbsp;&nbsp;&nbsp;0x80000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#7d2ed7bf036a02a16c9adfc8582e58ab">XAxiVdma_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XAxiVdma_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#097b2836e8abc69d116a85c4168dec33">XAxiVdma_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XAxiVdma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="9149c6fce02fe9d5e7604645e28c2af3"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_BYTES_TO_CLEAR" ref="9149c6fce02fe9d5e7604645e28c2af3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_BYTES_TO_CLEAR&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Skip next ptr when clearing     </td>
  </tr>
</table>
<a class="anchor" name="40f59b4eed6db6a5b5d05cb17ed8f96e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_HSIZE_OFFSET" ref="40f59b4eed6db6a5b5d05cb17ed8f96e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_HSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Horizontal size     </td>
  </tr>
</table>
<a class="anchor" name="51d490eb1f67e65027dc8bbf8a2bb1f2"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_HW_NUM_BYTES" ref="51d490eb1f67e65027dc8bbf8a2bb1f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_HW_NUM_BYTES&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of bytes hw used     </td>
  </tr>
</table>
<a class="anchor" name="885b94b02754d588f71a02f261864eab"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_MINIMUM_ALIGNMENT" ref="885b94b02754d588f71a02f261864eab" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_MINIMUM_ALIGNMENT&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minimum byte alignment requirement for descriptors     </td>
  </tr>
</table>
<a class="anchor" name="fa8947479a34cacd675b36740cf6a424"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD" ref="fa8947479a34cacd675b36740cf6a424" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minimum word alignment requirement for descriptors     </td>
  </tr>
</table>
<a class="anchor" name="a35bcc8fe726844dd9b5853a59942c2c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_NDESC_OFFSET" ref="a35bcc8fe726844dd9b5853a59942c2c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Next descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="a68b5a32ca736820dbb3a722d02c58a6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_NUM_WORDS" ref="a68b5a32ca736820dbb3a722d02c58a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_NUM_WORDS&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of words for one BD     </td>
  </tr>
</table>
<a class="anchor" name="50d92d856caea1263681129e5b12341e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_START_ADDR_OFFSET" ref="50d92d856caea1263681129e5b12341e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Start address     </td>
  </tr>
</table>
<a class="anchor" name="ad5d69f45903db7bb0b5fddb064f8cc7"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_STRIDE_OFFSET" ref="ad5d69f45903db7bb0b5fddb064f8cc7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_STRIDE_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stride size     </td>
  </tr>
</table>
<a class="anchor" name="0df124319b51687edfe2bd31d621c0c9"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_VSIZE_OFFSET" ref="0df124319b51687edfe2bd31d621c0c9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BD_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vertical size     </td>
  </tr>
</table>
<a class="anchor" name="384fb7c5f1733bf722544adf2e8e1e47"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BUFTHRES_OFFSET" ref="384fb7c5f1733bf722544adf2e8e1e47" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_BUFTHRES_OFFSET&nbsp;&nbsp;&nbsp;0x0000001C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Line Buffer Thres     </td>
  </tr>
</table>
<a class="anchor" name="016268efa31222ac4270c5061b708a6c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CDESC_CURBD_MASK" ref="016268efa31222ac4270c5061b708a6c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CDESC_CURBD_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFE0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BD now working on     </td>
  </tr>
</table>
<a class="anchor" name="8c2f04a4b91134ee8dcc5cd80ba1dc05"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CDESC_OFFSET" ref="8c2f04a4b91134ee8dcc5cd80ba1dc05" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Current descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="61d69cce7eadae895cde8c61032da441"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_FRMCNT_EN_MASK" ref="61d69cce7eadae895cde8c61032da441" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_FRMCNT_EN_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame count enable     </td>
  </tr>
</table>
<a class="anchor" name="d4c225bb5a6d07d4ef695ee57f3cf4a4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_FSYNC_SRC_MASK" ref="d4c225bb5a6d07d4ef695ee57f3cf4a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_FSYNC_SRC_MASK&nbsp;&nbsp;&nbsp;0x00000060          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fsync Source Select     </td>
  </tr>
</table>
<a class="anchor" name="de81c00d1d8145e14f884581572ead9a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_GENLCK_RPT_MASK" ref="de81c00d1d8145e14f884581572ead9a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_GENLCK_RPT_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
GenLock Repeat     </td>
  </tr>
</table>
<a class="anchor" name="63f84f684d15d0385322c9296cc4f98d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_GENLCK_SRC_MASK" ref="63f84f684d15d0385322c9296cc4f98d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_GENLCK_SRC_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Genlock Source Select     </td>
  </tr>
</table>
<a class="anchor" name="983534603390b32183b81860daa23e1f"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_OFFSET" ref="983534603390b32183b81860daa23e1f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Channel control     </td>
  </tr>
</table>
<a class="anchor" name="a91c3bd614d2a7b2e39b83f698ba5d50"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RD_PTR_MASK" ref="a91c3bd614d2a7b2e39b83f698ba5d50" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_RD_PTR_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read pointer number     </td>
  </tr>
</table>
<a class="anchor" name="c0906b98892cbf076f1256d9fab0e17d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RD_PTR_SHIFT" ref="c0906b98892cbf076f1256d9fab0e17d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_RD_PTR_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Shift for read pointer number     </td>
  </tr>
</table>
<a class="anchor" name="46cb27a4b8b950263829ca1c896b93e4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RESET_MASK" ref="46cb27a4b8b950263829ca1c896b93e4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset channel     </td>
  </tr>
</table>
<a class="anchor" name="3adff81fe86662c8413a7279e0e2376e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RUNSTOP_MASK" ref="3adff81fe86662c8413a7279e0e2376e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_RUNSTOP_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Start/stop DMA channel     </td>
  </tr>
</table>
<a class="anchor" name="2f9f1c82b1933da46702db24aa23b4a1"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_SYNC_EN_MASK" ref="2f9f1c82b1933da46702db24aa23b4a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_SYNC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Gen-lock enable     </td>
  </tr>
</table>
<a class="anchor" name="72af85d0d731f134cb553c0d00af3789"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_TAIL_EN_MASK" ref="72af85d0d731f134cb553c0d00af3789" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_CR_TAIL_EN_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tail ptr enable or Park     </td>
  </tr>
</table>
<a class="anchor" name="f04a3741c0e03c9b8684b5372d73fde4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_DELAY_MASK" ref="f04a3741c0e03c9b8684b5372d73fde4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay timeout counter     </td>
  </tr>
</table>
<a class="anchor" name="25cd1e9d392109fdd1e8e83dd95df810"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRM_MAX" ref="25cd1e9d392109fdd1e8e83dd95df810" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRM_MAX&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
At most 16 frames     </td>
  </tr>
</table>
<a class="anchor" name="a921a3bafe6220cd9e7e2061beaa39ac"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMCNT_MASK" ref="a921a3bafe6220cd9e7e2061beaa39ac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRMCNT_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame counter     </td>
  </tr>
</table>
<a class="anchor" name="ab6ca6f92b9cd73a4bb22404d5a3b525"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_MASK" ref="ab6ca6f92b9cd73a4bb22404d5a3b525" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRMDLY_MASK&nbsp;&nbsp;&nbsp;0x0F000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame delay     </td>
  </tr>
</table>
<a class="anchor" name="ab9258f360f36b795484f5b646ab96bf"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_MAX" ref="ab9258f360f36b795484f5b646ab96bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRMDLY_MAX&nbsp;&nbsp;&nbsp;0xF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Maximum frame delay     </td>
  </tr>
</table>
<a class="anchor" name="190b80051d23e776c5a2fa0573078f74"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_SHIFT" ref="190b80051d23e776c5a2fa0573078f74" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRMDLY_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Shift for frame delay     </td>
  </tr>
</table>
<a class="anchor" name="ff0c8a899da85629266b78feb365903c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMSTORE_OFFSET" ref="ff0c8a899da85629266b78feb365903c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_FRMSTORE_OFFSET&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame Store     </td>
  </tr>
</table>
<a class="anchor" name="6ed9beb67888a6fb3b5e63d831d4e9c0"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HI_FRMBUF_OFFSET" ref="6ed9beb67888a6fb3b5e63d831d4e9c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_HI_FRMBUF_OFFSET&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
32 FrameBuf Sel     </td>
  </tr>
</table>
<a class="anchor" name="d90b5f6e4d9503ea5c513f33015786ae"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HSIZE_MASK" ref="d90b5f6e4d9503ea5c513f33015786ae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_HSIZE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Horizontal size     </td>
  </tr>
</table>
<a class="anchor" name="5933d5ef2f0e17f949b92b385e1bb845"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HSIZE_OFFSET" ref="5933d5ef2f0e17f949b92b385e1bb845" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_HSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Horizontal size     </td>
  </tr>
</table>
<a class="anchor" name="3c5000508c602c667230d3bae8aee82c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_ALL_MASK" ref="3c5000508c602c667230d3bae8aee82c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_IXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00007000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All interrupts     </td>
  </tr>
</table>
<a class="anchor" name="4856437868bd119f75cb8a546ac1ba6a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_COMPLETION_MASK" ref="4856437868bd119f75cb8a546ac1ba6a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_IXR_COMPLETION_MASK&nbsp;&nbsp;&nbsp;0x00003000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Completion interrupts     </td>
  </tr>
</table>
<a class="anchor" name="a723dac0a1ef1cfe23e8597e0640ac30"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_DELAYCNT_MASK" ref="a723dac0a1ef1cfe23e8597e0640ac30" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_IXR_DELAYCNT_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delay interrupt     </td>
  </tr>
</table>
<a class="anchor" name="8943f694e8804fe21a8e257d9dc16074"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_ERROR_MASK" ref="8943f694e8804fe21a8e257d9dc16074" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_IXR_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error interrupt     </td>
  </tr>
</table>
<a class="anchor" name="57a2bc3b12d72ba93775ea9e94632ab1"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_FRMCNT_MASK" ref="57a2bc3b12d72ba93775ea9e94632ab1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_IXR_FRMCNT_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame count intr     </td>
  </tr>
</table>
<a class="anchor" name="0ee6409117f0d6392e542a0759dade35"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_FRAMESTORE" ref="0ee6409117f0d6392e542a0759dade35" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_MAX_FRAMESTORE&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Maximum number of the frame store Maximum # of the frame store     </td>
  </tr>
</table>
<a class="anchor" name="c50e4439870ab5d30af26ae487e9639b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MISMATCH_ERROR" ref="c50e4439870ab5d30af26ae487e9639b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_MISMATCH_ERROR&nbsp;&nbsp;&nbsp;0x80000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Frame/Line Mismatch Error This is a typical DMA Internal Error, which on detection doesnt require a reset (as opposed to other errors). So a MSB bit is set to identify it, from other DMA Internal Errors.     </td>
  </tr>
</table>
<a class="anchor" name="1da014e8062bf2b708bfa410bd235e2c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MM2S_ADDR_OFFSET" ref="1da014e8062bf2b708bfa410bd235e2c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_MM2S_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000050          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MM2S channel Addr     </td>
  </tr>
</table>
<a class="anchor" name="38903a61919a67ac9544c21566e655a6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_OFFSET" ref="38903a61919a67ac9544c21566e655a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_PARKPTR_OFFSET&nbsp;&nbsp;&nbsp;0x00000028          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Park Pointer Register     </td>
  </tr>
</table>
<a class="anchor" name="049e3a29ea5066d7ee7a63ec53e4b855"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_READREF_MASK" ref="049e3a29ea5066d7ee7a63ec53e4b855" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_PARKPTR_READREF_MASK&nbsp;&nbsp;&nbsp;0x0000001F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read frame to park on     </td>
  </tr>
</table>
<a class="anchor" name="c355ad1b487c7a627f74cf47cbbf9a09"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_READSTR_MASK" ref="c355ad1b487c7a627f74cf47cbbf9a09" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_PARKPTR_READSTR_MASK&nbsp;&nbsp;&nbsp;0x001F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Current read frame     </td>
  </tr>
</table>
<a class="anchor" name="bcdf9d33847e14633fe43cbf96e296be"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_WRTREF_MASK" ref="bcdf9d33847e14633fe43cbf96e296be" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_PARKPTR_WRTREF_MASK&nbsp;&nbsp;&nbsp;0x00001F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write frame to park on     </td>
  </tr>
</table>
<a class="anchor" name="595b6250ec11edd73dc6ff75d73863aa"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_WRTSTR_MASK" ref="595b6250ec11edd73dc6ff75d73863aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_PARKPTR_WRTSTR_MASK&nbsp;&nbsp;&nbsp;0x1F000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Current write frame     </td>
  </tr>
</table>
<a class="anchor" name="7d2ed7bf036a02a16c9adfc8582e58ab"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_ReadReg" ref="7d2ed7bf036a02a16c9adfc8582e58ab" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiVdma_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XAxiVdma_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxivdma__hw_8h.html#7d2ed7bf036a02a16c9adfc8582e58ab">XAxiVdma_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="93fc980c34e1a70cb9a8244e574a6d2a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_REGINDEX_MASK" ref="93fc980c34e1a70cb9a8244e574a6d2a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_REGINDEX_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register Index     </td>
  </tr>
</table>
<a class="anchor" name="7f58bba2242f8dbe1fb5c93a2f2ae0f2"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_RX_OFFSET" ref="7f58bba2242f8dbe1fb5c93a2f2ae0f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_RX_OFFSET&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RX channel registers base     </td>
  </tr>
</table>
<a class="anchor" name="b7749c60c438cd7d9da77bd628ad677a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_ADDR_OFFSET" ref="b7749c60c438cd7d9da77bd628ad677a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x000000A0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM channel Addr     </td>
  </tr>
</table>
<a class="anchor" name="5559ef306629840d63fc21fe88e75d3b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET" ref="5559ef306629840d63fc21fe88e75d3b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x0000003C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S2MM Err IRQ Mask     </td>
  </tr>
</table>
<a class="anchor" name="374d54dc827342314626f06d718280e4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK" ref="374d54dc827342314626f06d718280e4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Masks all S2MM IRQ Errors     </td>
  </tr>
</table>
<a class="anchor" name="6e3a6bbc6fde3e2823ca86eb95c20163"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK" ref="6e3a6bbc6fde3e2823ca86eb95c20163" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Masks S2MM IRQ FSize Less/SOF Early Error     </td>
  </tr>
</table>
<a class="anchor" name="42471acd4acdb8131e527efc95c32f65"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK" ref="42471acd4acdb8131e527efc95c32f65" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Masks S2MM IRQ FSize More/SOF Late Error     </td>
  </tr>
</table>
<a class="anchor" name="cac839fb8e655a5c01ac04e9613ab8cc"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK" ref="cac839fb8e655a5c01ac04e9613ab8cc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Masks S2MM IRQ LSize Less/EOL Early Error     </td>
  </tr>
</table>
<a class="anchor" name="f23fc408fcb16f08f23f198677242143"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK" ref="f23fc408fcb16f08f23f198677242143" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Masks S2MM IRQ LSize More/EOL Late Error     </td>
  </tr>
</table>
<a class="anchor" name="963ee9cda76002ebbbcc26a46b3a595c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_ALL_MASK" ref="963ee9cda76002ebbbcc26a46b3a595c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000FF0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
All errors     </td>
  </tr>
</table>
<a class="anchor" name="e777be35eda46e983ce8e7f163badd73"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_DECODE_MASK" ref="e777be35eda46e983ce8e7f163badd73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_DECODE_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover decode err     </td>
  </tr>
</table>
<a class="anchor" name="95e2799f49f00747549f57feb4adc367"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_FSZ_LESS_MASK" ref="95e2799f49f00747549f57feb4adc367" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_FSZ_LESS_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FSize Less Mismatch err     </td>
  </tr>
</table>
<a class="anchor" name="21626acc793f3c1d8e0b4e8d6df6245c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_FSZ_MORE_MASK" ref="21626acc793f3c1d8e0b4e8d6df6245c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_FSZ_MORE_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FSize More Mismatch err     </td>
  </tr>
</table>
<a class="anchor" name="788a9774901d9d78c066bd53bc667dcd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_INTERNAL_MASK" ref="788a9774901d9d78c066bd53bc667dcd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_INTERNAL_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover internal err     </td>
  </tr>
</table>
<a class="anchor" name="3766948e9bedc58f395e56453999363a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_LSZ_LESS_MASK" ref="3766948e9bedc58f395e56453999363a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_LSZ_LESS_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LSize Less Mismatch err     </td>
  </tr>
</table>
<a class="anchor" name="2c1e17d9d4a5b5c52d06f45d20858e2d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SG_DEC_MASK" ref="2c1e17d9d4a5b5c52d06f45d20858e2d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_SG_DEC_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG decode err     </td>
  </tr>
</table>
<a class="anchor" name="dbfc5fa9e8b267e3dc8cd98d3ad3e9cc"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SG_SLV_MASK" ref="dbfc5fa9e8b267e3dc8cd98d3ad3e9cc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_SG_SLV_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SG slave err     </td>
  </tr>
</table>
<a class="anchor" name="cab9179aca2b270914d60ca2a6d7fcfb"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SLAVE_MASK" ref="cab9179aca2b270914d60ca2a6d7fcfb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_ERR_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Datamover slave err     </td>
  </tr>
</table>
<a class="anchor" name="84e3ed150fb495470d628f18958168b7"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_HALTED_MASK" ref="84e3ed150fb495470d628f18958168b7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_HALTED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA channel halted     </td>
  </tr>
</table>
<a class="anchor" name="562d2297e155c01dff0bc45bead22c1d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_IDLE_MASK" ref="562d2297e155c01dff0bc45bead22c1d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA channel idle     </td>
  </tr>
</table>
<a class="anchor" name="dfb6e6e358d19409aa0b328cc629c912"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_OFFSET" ref="dfb6e6e358d19409aa0b328cc629c912" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_SR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status     </td>
  </tr>
</table>
<a class="anchor" name="ad28d8a652268976108608a2696a8c06"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_START_ADDR_LEN" ref="ad28d8a652268976108608a2696a8c06" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_START_ADDR_LEN&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Each entry is 4 bytes     </td>
  </tr>
</table>
<a class="anchor" name="a2eeab8e936d47efb7c15ac738412653"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_START_ADDR_OFFSET" ref="a2eeab8e936d47efb7c15ac738412653" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Start of address     </td>
  </tr>
</table>
<a class="anchor" name="103bb8d7f3f97ab3d0609e2901188ca3"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_STRD_FRMDLY_OFFSET" ref="103bb8d7f3f97ab3d0609e2901188ca3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_STRD_FRMDLY_OFFSET&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Horizontal size     </td>
  </tr>
</table>
<a class="anchor" name="4bdbed0c0f61d9f870db7e0f49b01b25"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_STRIDE_MASK" ref="4bdbed0c0f61d9f870db7e0f49b01b25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_STRIDE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stride size     </td>
  </tr>
</table>
<a class="anchor" name="f21ff9776e6cb4a4a9107adf3a378328"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TDESC_CURBD_MASK" ref="f21ff9776e6cb4a4a9107adf3a378328" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_TDESC_CURBD_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFE0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BD to stop on     </td>
  </tr>
</table>
<a class="anchor" name="a68316bb299e35559c0400fdd12baa4c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TDESC_OFFSET" ref="a68316bb299e35559c0400fdd12baa4c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_TDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tail descriptor pointer     </td>
  </tr>
</table>
<a class="anchor" name="3b65406a42b6b77ec08f43d48a71dfcd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TX_OFFSET" ref="3b65406a42b6b77ec08f43d48a71dfcd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_TX_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TX channel registers base     </td>
  </tr>
</table>
<a class="anchor" name="077fe8aab9eda591d2c3be845ebbb55a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MAJOR_MASK" ref="077fe8aab9eda591d2c3be845ebbb55a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VERSION_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xF0000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Major version     </td>
  </tr>
</table>
<a class="anchor" name="67e00bbfbb82e1decbed73692b28db05"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MINOR_MASK" ref="67e00bbfbb82e1decbed73692b28db05" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VERSION_MINOR_MASK&nbsp;&nbsp;&nbsp;0x0FF00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minor version     </td>
  </tr>
</table>
<a class="anchor" name="ec901cc4d9dacb6fea652f456450167b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_OFFSET" ref="ec901cc4d9dacb6fea652f456450167b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VERSION_OFFSET&nbsp;&nbsp;&nbsp;0x0000002C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Version register     </td>
  </tr>
</table>
<a class="anchor" name="583a0b7bede6aad3a62ce8fb15771e7e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_REV_MASK" ref="583a0b7bede6aad3a62ce8fb15771e7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VERSION_REV_MASK&nbsp;&nbsp;&nbsp;0x000F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Revision letter     </td>
  </tr>
</table>
<a class="anchor" name="8e4e680a0aeb1f9d6775ae02689bff34"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VSIZE_MASK" ref="8e4e680a0aeb1f9d6775ae02689bff34" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VSIZE_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vertical size     </td>
  </tr>
</table>
<a class="anchor" name="ee71091e41be047134e7c31fb76fe605"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VSIZE_OFFSET" ref="ee71091e41be047134e7c31fb76fe605" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAXIVDMA_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Vertical size     </td>
  </tr>
</table>
<a class="anchor" name="097b2836e8abc69d116a85c4168dec33"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_WriteReg" ref="097b2836e8abc69d116a85c4168dec33" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XAxiVdma_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XAxiVdma_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xaxivdma__hw_8h.html#097b2836e8abc69d116a85c4168dec33">XAxiVdma_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
