// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.0.43.3
// Netlist written on Thu Nov 30 21:26:49 2023
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 2 "z:/es4-final/vga test/impl_1/vhdl/bottom_check.vhd"
// file 3 "z:/es4-final/vga test/impl_1/vhdl/clock.vhd"
// file 4 "z:/es4-final/vga test/impl_1/vhdl/master.vhd"
// file 5 "z:/es4-final/vga test/impl_1/vhdl/pattern_gen.vhd"
// file 6 "z:/es4-final/vga test/impl_1/vhdl/vga.vhd"
// file 7 "z:/es4-final/vga test/pll_component/rtl/pll_component.v"
// file 8 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 28 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 29 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 30 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 31 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 32 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 33 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 34 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 35 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 36 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 37 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 38 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 39 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 40 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module master
//

module master (input osc, output [5:0]rgb, output hsync, output vsync, 
            output clk_test, output valid_test);
    
    (* is_clock=1, lineinfo="@4(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@4(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@4(49[9],49[20])" *) wire outglobal_o;
    
    wire rgb_c_5, rgb_c_4, rgb_c_1, rgb_c_0, hsync_c, vsync_c, valid_test_c;
    (* lineinfo="@4(52[9],52[12])" *) wire [9:0]row;
    (* lineinfo="@4(53[9],53[12])" *) wire [9:0]col;
    
    wire GND_net;
    (* lineinfo="@5(55[9],55[20])" *) wire [3:0]piece_loc_y;
    
    wire n1855, piece_loc_y_2__N_52, piece_loc_y_3__N_51, rgb_c_5_N_57, 
        n2078, n1277, n1851, n183, VCC_net, n177, n189, n82, 
        rgb_c_5_N_55, n1985, n897, piece_loc_y_1__N_53, n1957, n8, 
        n1963;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@4(67[11],67[14])" *) vga my_vga (col[9], Open_0, col[7], 
            Open_1, Open_2, Open_3, Open_4, Open_5, Open_6, Open_7, 
            outglobal_o, row[5], row[9], row[8], rgb_c_5_N_55, row[6], 
            GND_net, row[4], row[7], n82, col[8], n897, col[6], 
            col[5], col[4], col[1], n1277, hsync_c, vsync_c, valid_test_c, 
            n8, n1985);
    (* lut_function="(A+(B+(C)))" *) LUT4 i1486_3_lut (.A(row[5]), .B(row[7]), 
            .C(row[6]), .Z(n1985));
    defparam i1486_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1573_4_lut (.A(col[4]), 
            .B(piece_loc_y[1]), .C(col[6]), .D(n183), .Z(n2078));
    defparam i1573_4_lut.INIT = "0x1000";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i225_4_lut (.A(n2078), 
            .B(n177), .C(col[5]), .D(col[6]), .Z(n189));
    defparam i225_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i1464_3_lut (.A(piece_loc_y[1]), 
            .B(piece_loc_y[2]), .C(row[5]), .Z(n1963));
    defparam i1464_3_lut.INIT = "0xdede";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1458_3_lut (.A(row[4]), 
            .B(row[9]), .C(piece_loc_y[0]), .Z(n1957));
    defparam i1458_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i4_4_lut (.A(n1963), .B(n189), 
            .C(n82), .D(piece_loc_y[3]), .Z(n1855));
    defparam i4_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i4_4_lut_adj_29 (.A(col[7]), 
            .B(n1855), .C(n1985), .D(n1957), .Z(rgb_c_5_N_57));
    defparam i4_4_lut_adj_29.INIT = "0x0004";
    (* lut_function="(!(A (B ((D)+!C)+!B (C (D)))+!A !(B)))", lineinfo="@5(126[3],130[10])" *) LUT4 i28_4_lut (.A(piece_loc_y[0]), 
            .B(piece_loc_y[1]), .C(piece_loc_y[3]), .D(piece_loc_y[2]), 
            .Z(piece_loc_y_1__N_53));
    defparam i28_4_lut.INIT = "0x46e6";
    (* lut_function="(!(A ((C+!(D))+!B)+!A !(B (C+!(D))+!B (C (D)+!C !(D)))))" *) LUT4 i224_4_lut (.A(piece_loc_y[1]), 
            .B(col[4]), .C(row[4]), .D(piece_loc_y[0]), .Z(n177));
    defparam i224_4_lut.INIT = "0x5845";
    (* lineinfo="@4(65[19],65[30])" *) pattern_gen my_pattern_gen (col[4], 
            row[4], col[5], n897, {piece_loc_y}, col[6], col[7], 
            valid_test_c, rgb_c_4, rgb_c_5_N_55, rgb_c_5_N_57, rgb_c_5, 
            col[9], col[8], row[6], row[5], row[7], n1277, n1851, 
            rgb_c_0, row[9], row[8], rgb_c_1, piece_loc_y_1__N_53, 
            n183, piece_loc_y_2__N_52, piece_loc_y_3__N_51, col[1], 
            n8, GND_net);
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut (.A(row[5]), 
            .B(row[6]), .C(row[7]), .D(col[6]), .Z(n1851));
    defparam i1_2_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(A (B (C))+!A (((D)+!C)+!B)))", lineinfo="@5(126[3],130[10])" *) LUT4 i581_4_lut (.A(piece_loc_y[2]), 
            .B(piece_loc_y[1]), .C(piece_loc_y[0]), .D(piece_loc_y[3]), 
            .Z(piece_loc_y_2__N_52));
    defparam i581_4_lut.INIT = "0x2a6a";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))", lineinfo="@5(126[3],130[10])" *) LUT4 i580_4_lut (.A(piece_loc_y[3]), 
            .B(piece_loc_y[2]), .C(piece_loc_y[1]), .D(piece_loc_y[0]), 
            .Z(piece_loc_y_3__N_51));
    defparam i580_4_lut.INIT = "0x6aaa";
    (* lineinfo="@4(7[3],7[6])" *) IB osc_pad (.I(osc), .O(osc_c));
    (* lineinfo="@4(12[3],12[13])" *) OB valid_test_pad (.I(valid_test_c), 
            .O(valid_test));
    (* lineinfo="@4(11[3],11[11])" *) OB clk_test_pad (.I(clk_test_c), .O(clk_test));
    (* lineinfo="@4(10[3],10[8])" *) OB vsync_pad (.I(vsync_c), .O(vsync));
    (* lineinfo="@4(9[3],9[8])" *) OB hsync_pad (.I(hsync_c), .O(hsync));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[0]  (.I(rgb_c_0), .O(rgb[0]));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[1]  (.I(rgb_c_1), .O(rgb[1]));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[2]  (.I(rgb_c_0), .O(rgb[2]));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[3]  (.I(rgb_c_5), .O(rgb[3]));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[4]  (.I(rgb_c_4), .O(rgb[4]));
    (* lineinfo="@4(8[3],8[6])" *) OB \rgb_pad[5]  (.I(rgb_c_5), .O(rgb[5]));
    (* lineinfo="@4(57[11],57[24])" *) pll_component my_pll (GND_net, osc_c, 
            clk_test_c, outglobal_o);
    VHI i1880 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (output \col[9] , output \col[8] , output \col[7] , output \col[6] , 
            output \col[5] , output \col[4] , output \col[3] , output \col[2] , 
            output \col[1] , output \col[0] , input outglobal_o, output \row[5] , 
            output \row[9] , output \row[8] , output rgb_c_5_N_55, output \row[6] , 
            input GND_net, output \row[4] , output \row[7] , output n82, 
            output \col[8]_2 , input n897, output \col[6]_2 , output \col[5]_2 , 
            output \col[4]_2 , output \col[1]_2 , output n1277, output hsync_c, 
            output vsync_c, output valid_test_c, input n8, input n1985);
    
    (* is_clock=1, lineinfo="@4(49[9],49[20])" *) wire outglobal_o;
    
    wire n1983, n1873, col_0__N_50;
    wire [9:0]row_9__N_1;
    (* lineinfo="@4(52[9],52[12])" *) wire [9:0]row;
    
    wire row_0__N_30;
    wire [9:0]col_9__N_31;
    (* lineinfo="@4(53[9],53[12])" *) wire [9:0]col;
    
    wire n1527, n2526, n1529, n8_c, n1571, n2553, vsync_c_N_67, 
        vsync_c_N_68, n1533, n2595, n1569, n2550, n1525, n2520, 
        vsync_c_N_69, hsync_c_N_66, n1567, n2547, n1565, n2544, 
        n1563, n2541, n2535, VCC_net, n2517, n1531, n2538, n84, 
        valid_test_c_N_71, valid_test_c_N_70, n80, n8_adj_81, n2529, 
        n7;
    
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@6(25[7],25[21])" *) LUT4 i1646_4_lut (.A(n1983), 
            .B(n1873), .C(\col[9] ), .D(\col[7] ), .Z(col_0__N_50));
    defparam i1646_4_lut.INIT = "0x0020";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_8 (.D(row_9__N_1[1]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[1]));
    defparam row_9__I_8.REGSET = "RESET";
    defparam row_9__I_8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_6 (.D(row_9__N_1[3]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[3]));
    defparam row_9__I_6.REGSET = "RESET";
    defparam row_9__I_6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_4 (.D(row_9__N_1[5]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[5] ));
    defparam row_9__I_4.REGSET = "RESET";
    defparam row_9__I_4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_18 (.D(col_9__N_31[0]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[0]));
    defparam col_9__I_18.REGSET = "RESET";
    defparam col_9__I_18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_3 (.D(row_9__N_1[6]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[6] ));
    defparam row_9__I_3.REGSET = "RESET";
    defparam row_9__I_3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i895_2_lut (.A(\row[9] ), .B(\row[8] ), 
            .Z(rgb_c_5_N_55));
    defparam i895_2_lut.INIT = "0xeeee";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_1 (.D(row_9__N_1[8]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[8] ));
    defparam row_9__I_1.REGSET = "RESET";
    defparam row_9__I_1.SRMODE = "CE_OVER_LSR";
    FA2 row_temp_96_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(row[3]), 
        .D0(n1527), .CI0(n1527), .A1(GND_net), .B1(GND_net), .C1(\row[4] ), 
        .D1(n2526), .CI1(n2526), .CO0(n2526), .CO1(n1529), .S0(row_9__N_1[3]), 
        .S1(row_9__N_1[4]));
    defparam row_temp_96_add_4_5.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_5.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_0_2 (.D(col_9__N_31[9]), 
            .SP(VCC_net), .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[9] ));
    defparam col_9__I_0_2.REGSET = "RESET";
    defparam col_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_2 (.D(row_9__N_1[7]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[7] ));
    defparam row_9__I_2.REGSET = "RESET";
    defparam row_9__I_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(\row[6] ), .B(\row[7] ), 
            .C(n82), .Z(n8_c));
    defparam i3_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_10 (.D(col_9__N_31[8]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[8]_2 ));
    defparam col_9__I_10.REGSET = "RESET";
    defparam col_9__I_10.SRMODE = "CE_OVER_LSR";
    FA2 col_temp_95_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\col[9] ), 
        .D0(n1571), .CI0(n1571), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2553), .CI1(n2553), .CO0(n2553), .S0(col_9__N_31[9]));
    defparam col_temp_95_add_4_11.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i2_3_lut_4_lut (.A(\row[7] ), 
            .B(\row[6] ), .C(\row[5] ), .D(\row[8] ), .Z(vsync_c_N_67));
    defparam i2_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i110_3_lut_4_lut (.A(\row[4] ), 
            .B(row[3]), .C(row[2]), .D(row[1]), .Z(vsync_c_N_68));
    defparam i110_3_lut_4_lut.INIT = "0xeeea";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_11 (.D(col_9__N_31[7]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[7] ));
    defparam col_9__I_11.REGSET = "RESET";
    defparam col_9__I_11.SRMODE = "CE_OVER_LSR";
    FA2 row_temp_96_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\row[9] ), 
        .D0(n1533), .CI0(n1533), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2595), .CI1(n2595), .CO0(n2595), .S0(row_9__N_1[9]));
    defparam row_temp_96_add_4_11.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_11.INIT1 = "0xc33c";
    FA2 col_temp_95_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\col[7] ), 
        .D0(n1569), .CI0(n1569), .A1(GND_net), .B1(GND_net), .C1(\col[8]_2 ), 
        .D1(n2550), .CI1(n2550), .CO0(n2550), .CO1(n1571), .S0(col_9__N_31[7]), 
        .S1(col_9__N_31[8]));
    defparam col_temp_95_add_4_9.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_9.INIT1 = "0xc33c";
    FA2 row_temp_96_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(row[1]), 
        .D0(n1525), .CI0(n1525), .A1(GND_net), .B1(GND_net), .C1(row[2]), 
        .D1(n2520), .CI1(n2520), .CO0(n2520), .CO1(n1527), .S0(row_9__N_1[1]), 
        .S1(row_9__N_1[2]));
    defparam row_temp_96_add_4_3.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B (D)))" *) LUT4 i1474_3_lut_4_lut (.A(n897), 
            .B(row[2]), .C(row[3]), .D(\row[4] ), .Z(vsync_c_N_69));
    defparam i1474_3_lut_4_lut.INIT = "0xaa80";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i28_3_lut_3_lut (.A(\col[6]_2 ), 
            .B(\col[5]_2 ), .C(\col[4]_2 ), .Z(hsync_c_N_66));
    defparam i28_3_lut_3_lut.INIT = "0x7e7e";
    FA2 col_temp_95_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\col[5]_2 ), 
        .D0(n1567), .CI0(n1567), .A1(GND_net), .B1(GND_net), .C1(\col[6]_2 ), 
        .D1(n2547), .CI1(n2547), .CO0(n2547), .CO1(n1569), .S0(col_9__N_31[5]), 
        .S1(col_9__N_31[6]));
    defparam col_temp_95_add_4_7.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_7.INIT1 = "0xc33c";
    FA2 col_temp_95_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(col[3]), 
        .D0(n1565), .CI0(n1565), .A1(GND_net), .B1(GND_net), .C1(\col[4]_2 ), 
        .D1(n2544), .CI1(n2544), .CO0(n2544), .CO1(n1567), .S0(col_9__N_31[3]), 
        .S1(col_9__N_31[4]));
    defparam col_temp_95_add_4_5.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_5.INIT1 = "0xc33c";
    FA2 col_temp_95_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(\col[1]_2 ), 
        .D0(n1563), .CI0(n1563), .A1(GND_net), .B1(GND_net), .C1(col[2]), 
        .D1(n2541), .CI1(n2541), .CO0(n2541), .CO1(n1565), .S0(col_9__N_31[1]), 
        .S1(col_9__N_31[2]));
    defparam col_temp_95_add_4_3.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_3.INIT1 = "0xc33c";
    FA2 col_temp_95_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(col[0]), .D1(n2535), .CI1(n2535), 
        .CO0(n2535), .CO1(n1563), .S1(col_9__N_31[0]));
    defparam col_temp_95_add_4_1.INIT0 = "0xc33c";
    defparam col_temp_95_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C+(D))))" *) LUT4 i911_4_lut_4_lut (.A(\row[9] ), 
            .B(\row[8] ), .C(n8_c), .D(\row[5] ), .Z(n1277));
    defparam i911_4_lut_4_lut.INIT = "0xeeea";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_12 (.D(col_9__N_31[6]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[6]_2 ));
    defparam col_9__I_12.REGSET = "RESET";
    defparam col_9__I_12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_13 (.D(col_9__N_31[5]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[5]_2 ));
    defparam col_9__I_13.REGSET = "RESET";
    defparam col_9__I_13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_14 (.D(col_9__N_31[4]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[4]_2 ));
    defparam col_9__I_14.REGSET = "RESET";
    defparam col_9__I_14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_15 (.D(col_9__N_31[3]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[3]));
    defparam col_9__I_15.REGSET = "RESET";
    defparam col_9__I_15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_16 (.D(col_9__N_31[2]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(col[2]));
    defparam col_9__I_16.REGSET = "RESET";
    defparam col_9__I_16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_9__I_17 (.D(col_9__N_31[1]), .SP(VCC_net), 
            .CK(outglobal_o), .SR(col_0__N_50), .Q(\col[1]_2 ));
    defparam col_9__I_17.REGSET = "RESET";
    defparam col_9__I_17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_0_2 (.D(row_9__N_1[9]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[9] ));
    defparam row_9__I_0_2.REGSET = "RESET";
    defparam row_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_5 (.D(row_9__N_1[4]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(\row[4] ));
    defparam row_9__I_5.REGSET = "RESET";
    defparam row_9__I_5.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 col_9__I_0 (.A(\col[9] ), 
            .B(\col[8]_2 ), .C(hsync_c_N_66), .D(\col[7] ), .Z(hsync_c));
    defparam col_9__I_0.INIT = "0xdfff";
    FA2 row_temp_96_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(row[0]), .D1(n2517), .CI1(n2517), 
        .CO0(n2517), .CO1(n1525), .S1(row_9__N_1[0]));
    defparam row_temp_96_add_4_1.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_1.INIT1 = "0xc33c";
    FA2 row_temp_96_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\row[7] ), 
        .D0(n1531), .CI0(n1531), .A1(GND_net), .B1(GND_net), .C1(\row[8] ), 
        .D1(n2538), .CI1(n2538), .CO0(n2538), .CO1(n1533), .S0(row_9__N_1[7]), 
        .S1(row_9__N_1[8]));
    defparam row_temp_96_add_4_9.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_9.INIT1 = "0xc33c";
    (* lut_function="((B+((D)+!C))+!A)", lineinfo="@6(45[20],45[53])" *) LUT4 vsync_c_I_0 (.A(vsync_c_N_67), 
            .B(\row[9] ), .C(vsync_c_N_68), .D(vsync_c_N_69), .Z(vsync_c));
    defparam vsync_c_I_0.INIT = "0xffdf";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(row[2]), .B(row[1]), 
            .Z(n84));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(52[9],52[12])" *) LUT4 i3_4_lut (.A(\row[4] ), 
            .B(row[3]), .C(n84), .D(row[0]), .Z(n82));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_26 (.A(n82), .B(vsync_c_N_67), 
            .Z(valid_test_c_N_71));
    defparam i1_2_lut_adj_26.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i945_4_lut (.A(\col[5]_2 ), 
            .B(\col[8]_2 ), .C(\col[7] ), .D(n1873), .Z(valid_test_c_N_70));
    defparam i945_4_lut.INIT = "0xfcec";
    (* lut_function="(!(A+(B (C+(D))+!B (C))))" *) LUT4 row_9__I_0 (.A(\row[9] ), 
            .B(valid_test_c_N_70), .C(valid_test_c_N_71), .D(\col[9] ), 
            .Z(valid_test_c));
    defparam row_9__I_0.INIT = "0x0105";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_9 (.D(row_9__N_1[0]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[0]));
    defparam row_9__I_9.REGSET = "RESET";
    defparam row_9__I_9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(25[7],25[21])" *) LUT4 i1_4_lut (.A(col[0]), 
            .B(col[3]), .C(n8), .D(col[2]), .Z(n1873));
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_27 (.A(row[2]), .B(row[3]), 
            .Z(n80));
    defparam i1_2_lut_adj_27.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i2_4_lut (.A(\row[4] ), .B(\row[8] ), 
            .C(n1985), .D(row[1]), .Z(n8_adj_81));
    defparam i2_4_lut.INIT = "0x0001";
    FA2 row_temp_96_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\row[5] ), 
        .D0(n1529), .CI0(n1529), .A1(GND_net), .B1(GND_net), .C1(\row[6] ), 
        .D1(n2529), .CI1(n2529), .CO0(n2529), .CO1(n1531), .S0(row_9__N_1[5]), 
        .S1(row_9__N_1[6]));
    defparam row_temp_96_add_4_7.INIT0 = "0xc33c";
    defparam row_temp_96_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_28 (.A(col_0__N_50), .B(\row[9] ), 
            .Z(n7));
    defparam i1_2_lut_adj_28.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n80), .B(n7), 
            .C(row[0]), .D(n8_adj_81), .Z(row_0__N_30));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1484_2_lut (.A(\col[5]_2 ), .B(\col[8]_2 ), 
            .Z(n1983));
    defparam i1484_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1 *) FD1P3XZ row_9__I_7 (.D(row_9__N_1[2]), .SP(col_0__N_50), 
            .CK(outglobal_o), .SR(row_0__N_30), .Q(row[2]));
    defparam row_9__I_7.REGSET = "RESET";
    defparam row_9__I_7.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input \col[4] , input \row[4] , input \col[5] , output n897, 
            output [3:0]piece_loc_y, input \col[6] , input \col[7] , input valid_test_c, 
            output rgb_c_4, input rgb_c_5_N_55, input rgb_c_5_N_57, output rgb_c_5, 
            input \col[9] , input \col[8] , input \row[6] , input \row[5] , 
            input \row[7] , input n1277, input n1851, output rgb_c_0, 
            input \row[9] , input \row[8] , output rgb_c_1, input piece_loc_y_1__N_53, 
            output n183, input piece_loc_y_2__N_52, input piece_loc_y_3__N_51, 
            input \col[1] , output n8, input GND_net);
    
    (* is_clock=1, lineinfo="@5(64[9],64[19])" *) wire game_clock;
    
    wire n1967;
    wire [9:0]n263;
    
    wire n6, n1868, n691, n2085;
    wire [3:0]n213;
    
    wire n39, n7, collision, rgb_c_4_N_58, rgb_c_0_N_64, rgb_c_0_N_65, 
        rgb_c_5_N_56, n876, n4, n1335, n6_adj_73, n9, n2429, n218, 
        n14, n4_adj_74, n6_adj_75, n12, n8_c, n1331, n12_adj_76, 
        n8_adj_77, n11, n1871, n42, n53, n4_adj_78, n48, n45, 
        rgb_c_0_N_63, piece_loc_y_0__N_54, VCC_net, GND_net_2;
    
    (* lut_function="((B)+!A)", lineinfo="@5(115[90],115[115])" *) LUT4 i1468_2_lut (.A(\col[4] ), 
            .B(\row[4] ), .Z(n1967));
    defparam i1468_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(115[90],115[115])" *) LUT4 Mux_32_i6_4_lut (.A(n1967), 
            .B(n263[3]), .C(\col[5] ), .D(n897), .Z(n6));
    defparam Mux_32_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@5(115[90],115[115])" *) LUT4 i1576_4_lut (.A(n1967), 
            .B(n1868), .C(\col[5] ), .D(n691), .Z(n2085));
    defparam i1576_4_lut.INIT = "0x0800";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i160_2_lut_3_lut (.A(piece_loc_y[1]), 
            .B(piece_loc_y[0]), .C(piece_loc_y[2]), .Z(n213[2]));
    defparam i160_2_lut_3_lut.INIT = "0x1e1e";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(115[90],115[115])" *) LUT4 Mux_32_i7_3_lut (.A(n39), 
            .B(n6), .C(\col[6] ), .Z(n7));
    defparam Mux_32_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i167_3_lut_4_lut (.A(piece_loc_y[1]), 
            .B(piece_loc_y[0]), .C(piece_loc_y[2]), .D(piece_loc_y[3]), 
            .Z(n213[3]));
    defparam i167_3_lut_4_lut.INIT = "0x1fe0";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))" *) LUT4 i933_4_lut (.A(collision), 
            .B(n7), .C(n2085), .D(\col[7] ), .Z(rgb_c_4_N_58));
    defparam i933_4_lut.INIT = "0xfaee";
    (* lut_function="(A (B (C+!(D)))+!A (B (C)))", lineinfo="@5(123[9],123[48])" *) LUT4 rgb_c_4_I_0 (.A(rgb_c_4_N_58), 
            .B(valid_test_c), .C(rgb_c_0_N_64), .D(rgb_c_0_N_65), .Z(rgb_c_4));
    defparam rgb_c_4_I_0.INIT = "0xc0c8";
    (* lut_function="(!(A (B+!(C (D)))+!A (B+!(D))))", lineinfo="@5(123[9],123[48])" *) LUT4 rgb_c_5_I_0 (.A(rgb_c_5_N_55), 
            .B(rgb_c_5_N_56), .C(rgb_c_5_N_57), .D(valid_test_c), .Z(rgb_c_5));
    defparam rgb_c_5_I_0.INIT = "0x3100";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\col[6] ), .B(\col[5] ), 
            .Z(n876));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(\col[9] ), 
            .B(n4), .C(\col[8] ), .D(\col[7] ), .Z(rgb_c_5_N_56));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(!(A ((C)+!B)+!A !(B+!(C))))", lineinfo="@5(104[13],104[57])" *) LUT4 LessThan_13_i6_3_lut (.A(n1335), 
            .B(n213[2]), .C(\row[6] ), .Z(n6_adj_73));
    defparam LessThan_13_i6_3_lut.INIT = "0x4d4d";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i2_2_lut (.A(\row[5] ), .B(piece_loc_y[1]), 
            .Z(n9));
    defparam i2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_rep_51_2_lut (.A(\row[4] ), 
            .B(piece_loc_y[0]), .Z(n2429));
    defparam i1_rep_51_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@5(104[13],104[57])" *) LUT4 LessThan_13_i8_3_lut (.A(n6_adj_73), 
            .B(n213[3]), .C(\row[7] ), .Z(n218));
    defparam LessThan_13_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (C)+!A !(B (D)+!B !(D)))", lineinfo="@5(108[10],112[17])" *) LUT4 Mux_22_i14_4_lut (.A(\col[4] ), 
            .B(n2429), .C(\col[5] ), .D(n876), .Z(n14));
    defparam Mux_22_i14_4_lut.INIT = "0xb1e4";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@5(103[10],103[50])" *) LUT4 LessThan_11_i6_3_lut (.A(n4_adj_74), 
            .B(\row[6] ), .C(piece_loc_y[2]), .Z(n6_adj_75));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i5_4_lut (.A(n9), 
            .B(\row[4] ), .C(piece_loc_y[0]), .D(n876), .Z(n12));
    defparam i5_4_lut.INIT = "0x65a6";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(n6_adj_75), 
            .B(n4), .C(\row[7] ), .D(piece_loc_y[3]), .Z(n8_c));
    defparam i1_4_lut.INIT = "0x80c8";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i5_4_lut_adj_19 (.A(n1331), 
            .B(n14), .C(n1277), .D(n218), .Z(n12_adj_76));
    defparam i5_4_lut_adj_19.INIT = "0x0400";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@5(103[10],103[50])" *) LUT4 LessThan_11_i4_4_lut (.A(\row[4] ), 
            .B(\row[5] ), .C(piece_loc_y[1]), .D(piece_loc_y[0]), .Z(n4_adj_74));
    defparam LessThan_11_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !((C (D)+!C !(D))+!B))" *) LUT4 i4_4_lut (.A(n876), 
            .B(n8_c), .C(n12), .D(n8_adj_77), .Z(n11));
    defparam i4_4_lut.INIT = "0x8448";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@5(101[31],112[17])" *) LUT4 i1_4_lut_adj_20 (.A(rgb_c_5_N_56), 
            .B(\col[7] ), .C(n11), .D(n12_adj_76), .Z(rgb_c_0_N_64));
    defparam i1_4_lut_adj_20.INIT = "0x1000";
    (* lut_function="(A (B (C)))", lineinfo="@5(115[90],115[115])" *) LUT4 i2_2_lut_3_lut (.A(\row[5] ), 
            .B(\row[7] ), .C(\row[6] ), .Z(n897));
    defparam i2_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i919_2_lut_3_lut (.A(\row[7] ), 
            .B(\row[5] ), .C(\row[6] ), .Z(n263[3]));
    defparam i919_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)+!B !((D)+!C))+!A (B (D)+!B (C (D))))", lineinfo="@5(104[13],104[57])" *) LUT4 LessThan_13_i4_4_lut (.A(piece_loc_y[1]), 
            .B(\row[4] ), .C(\row[5] ), .D(piece_loc_y[0]), .Z(n1335));
    defparam LessThan_13_i4_4_lut.INIT = "0xd4a0";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@5(114[8],115[143])" *) LUT4 i77_4_lut (.A(n1871), 
            .B(n897), .C(\col[4] ), .D(\row[4] ), .Z(n39));
    defparam i77_4_lut.INIT = "0xca0a";
    (* lut_function="(!((B)+!A))", lineinfo="@5(115[90],115[115])" *) LUT4 i1_2_lut_adj_21 (.A(\row[7] ), 
            .B(\col[6] ), .Z(n1868));
    defparam i1_2_lut_adj_21.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@5(115[63],115[88])" *) LUT4 i893_2_lut (.A(\row[5] ), 
            .B(\row[6] ), .Z(n691));
    defparam i893_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@5(114[8],115[143])" *) LUT4 i74_4_lut (.A(\col[4] ), 
            .B(n263[3]), .C(\col[5] ), .D(n897), .Z(n42));
    defparam i74_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@5(114[8],115[143])" *) LUT4 i75_4_lut (.A(n897), 
            .B(n1851), .C(\col[7] ), .D(\col[4] ), .Z(n53));
    defparam i75_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))", lineinfo="@5(114[8],115[143])" *) LUT4 i1_2_lut_adj_22 (.A(\col[7] ), 
            .B(n1851), .Z(n4_adj_78));
    defparam i1_2_lut_adj_22.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@5(114[8],115[143])" *) LUT4 i76_3_lut (.A(n39), 
            .B(n42), .C(\col[6] ), .Z(n48));
    defparam i76_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))", lineinfo="@5(114[8],115[143])" *) LUT4 i1_4_lut_adj_23 (.A(\col[4] ), 
            .B(\row[4] ), .C(n4_adj_78), .D(n53), .Z(n45));
    defparam i1_4_lut_adj_23.INIT = "0xdc50";
    (* lut_function="(!(A (B+!(D))+!A !(B (C)+!B (C+(D)))))", lineinfo="@5(114[8],115[143])" *) LUT4 i1_4_lut_adj_24 (.A(\col[5] ), 
            .B(\col[7] ), .C(n45), .D(n48), .Z(rgb_c_0_N_63));
    defparam i1_4_lut_adj_24.INIT = "0x7350";
    (* lut_function="(A (B (C+!(D)))+!A (B (C)))", lineinfo="@5(123[9],123[48])" *) LUT4 rgb_c_0_I_0 (.A(rgb_c_0_N_63), 
            .B(valid_test_c), .C(rgb_c_0_N_64), .D(rgb_c_0_N_65), .Z(rgb_c_0));
    defparam rgb_c_0_I_0.INIT = "0xc0c8";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i1_2_lut_3_lut (.A(\col[6] ), 
            .B(\col[5] ), .C(\col[7] ), .Z(n8_adj_77));
    defparam i1_2_lut_3_lut.INIT = "0x1e1e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1482_2_lut_3_lut (.A(rgb_c_5_N_56), 
            .B(\row[9] ), .C(\row[8] ), .Z(rgb_c_0_N_65));
    defparam i1482_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B)+!A !((C+(D))+!B))", lineinfo="@5(123[9],123[48])" *) LUT4 rgb_c_1_I_0_4_lut (.A(rgb_c_0_N_64), 
            .B(valid_test_c), .C(rgb_c_5_N_56), .D(rgb_c_5_N_55), .Z(rgb_c_1));
    defparam rgb_c_1_I_0_4_lut.INIT = "0x888c";
    (* lut_function="(A (B))" *) LUT4 i964_2_lut (.A(\col[5] ), .B(\col[6] ), 
            .Z(n1331));
    defparam i964_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@4(65[19],65[30])" *) LUT4 i187_2_lut (.A(\col[6] ), 
            .B(\col[5] ), .Z(n4));
    defparam i187_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@5(126[3],130[10])" *) FD1P3XZ piece_loc_y_2__I_0_2 (.D(piece_loc_y_2__N_52), 
            .SP(VCC_net), .CK(game_clock), .SR(GND_net_2), .Q(piece_loc_y[2]));
    defparam piece_loc_y_2__I_0_2.REGSET = "RESET";
    defparam piece_loc_y_2__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_4_lut_4_lut_4_lut (.A(piece_loc_y[0]), 
            .B(\row[4] ), .Z(n183));
    defparam i1_4_lut_4_lut_4_lut.INIT = "0x9999";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@5(126[3],130[10])" *) FD1P3XZ piece_loc_y_3__I_0 (.D(piece_loc_y_3__N_51), 
            .SP(VCC_net), .CK(game_clock), .SR(GND_net_2), .Q(piece_loc_y[3]));
    defparam piece_loc_y_3__I_0.REGSET = "RESET";
    defparam piece_loc_y_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@5(126[3],130[10])" *) FD1P3XZ piece_loc_y_0__I_0 (.D(piece_loc_y_0__N_54), 
            .SP(VCC_net), .CK(game_clock), .SR(GND_net_2), .Q(piece_loc_y[0]));
    defparam piece_loc_y_0__I_0.REGSET = "RESET";
    defparam piece_loc_y_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@5(114[8],115[143])" *) LUT4 i1_2_lut_adj_25 (.A(\row[7] ), 
            .B(\row[6] ), .Z(n1871));
    defparam i1_2_lut_adj_25.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(\col[1] ), .B(\col[6] ), 
            .C(\col[4] ), .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A (B (C))))", lineinfo="@5(126[3],130[10])" *) LUT4 i1585_2_lut_4_lut (.A(piece_loc_y[0]), 
            .B(piece_loc_y[2]), .C(piece_loc_y[3]), .D(piece_loc_y[1]), 
            .Z(piece_loc_y_0__N_54));
    defparam i1585_2_lut_4_lut.INIT = "0x3595";
    (* lineinfo="@5(76[20],76[25])" *) clock piece_drop_clock (GND_net, game_clock);
    (* lineinfo="@5(74[19],74[31])" *) bottom_check my_bottom_check ({piece_loc_y}, 
            collision);
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=19, LSE_RCOL=30, LSE_LLINE=65, LSE_RLINE=65, lineinfo="@5(126[3],130[10])" *) FD1P3XZ piece_loc_y_1__I_0 (.D(piece_loc_y_1__N_53), 
            .SP(VCC_net), .CK(game_clock), .SR(GND_net_2), .Q(piece_loc_y[1]));
    defparam piece_loc_y_1__I_0.REGSET = "RESET";
    defparam piece_loc_y_1__I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module clock
//

module clock (input GND_net, output game_clock);
    
    (* is_clock=1, lineinfo="@3(13[8],13[11])" *) wire clk;
    (* is_clock=1, lineinfo="@5(64[9],64[19])" *) wire game_clock;
    
    wire n1536, n2556, n25, n24, n1538;
    wire [25:0]game_clock_N_72;
    
    wire n1552, n2580, n9, n8, n1554, n1550, n2577, n11, n10, 
        VCC_net, n26, n2532, n1548, n2574, n13, n12, n1546, 
        n2571, n15, n14, n1544, n2568, n17, n16, n1560, n2592, 
        n2, n3, n4, n5, n6, n7, n18, n19, n20, n21, n22, 
        n23, n1558, n2589, n1542, n2565, n1540, n2562, n2559, 
        n1556, n2586, n2583, GND_net_2;
    
    FA2 counter_97_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n25), .D0(n1536), 
        .CI0(n1536), .A1(GND_net), .B1(GND_net), .C1(n24), .D1(n2556), 
        .CI1(n2556), .CO0(n2556), .CO1(n1538), .S0(game_clock_N_72[1]), 
        .S1(game_clock_N_72[2]));
    defparam counter_97_add_4_3.INIT0 = "0xc33c";
    defparam counter_97_add_4_3.INIT1 = "0xc33c";
    FA2 counter_97_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(n9), .D0(n1552), 
        .CI0(n1552), .A1(GND_net), .B1(GND_net), .C1(n8), .D1(n2580), 
        .CI1(n2580), .CO0(n2580), .CO1(n1554), .S0(game_clock_N_72[17]), 
        .S1(game_clock_N_72[18]));
    defparam counter_97_add_4_19.INIT0 = "0xc33c";
    defparam counter_97_add_4_19.INIT1 = "0xc33c";
    FA2 counter_97_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(n11), .D0(n1550), 
        .CI0(n1550), .A1(GND_net), .B1(GND_net), .C1(n10), .D1(n2577), 
        .CI1(n2577), .CO0(n2577), .CO1(n1552), .S0(game_clock_N_72[15]), 
        .S1(game_clock_N_72[16]));
    defparam counter_97_add_4_17.INIT0 = "0xc33c";
    defparam counter_97_add_4_17.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i1 (.D(game_clock_N_72[0]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n26));
    defparam counter_97__i1.REGSET = "RESET";
    defparam counter_97__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ game_clock_I_0 (.D(game_clock_N_72[25]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(game_clock));
    defparam game_clock_I_0.REGSET = "RESET";
    defparam game_clock_I_0.SRMODE = "CE_OVER_LSR";
    FA2 counter_97_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n26), .D1(n2532), .CI1(n2532), 
        .CO0(n2532), .CO1(n1536), .S1(game_clock_N_72[0]));
    defparam counter_97_add_4_1.INIT0 = "0xc33c";
    defparam counter_97_add_4_1.INIT1 = "0xc33c";
    FA2 counter_97_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(n13), .D0(n1548), 
        .CI0(n1548), .A1(GND_net), .B1(GND_net), .C1(n12), .D1(n2574), 
        .CI1(n2574), .CO0(n2574), .CO1(n1550), .S0(game_clock_N_72[13]), 
        .S1(game_clock_N_72[14]));
    defparam counter_97_add_4_15.INIT0 = "0xc33c";
    defparam counter_97_add_4_15.INIT1 = "0xc33c";
    FA2 counter_97_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(n15), .D0(n1546), 
        .CI0(n1546), .A1(GND_net), .B1(GND_net), .C1(n14), .D1(n2571), 
        .CI1(n2571), .CO0(n2571), .CO1(n1548), .S0(game_clock_N_72[11]), 
        .S1(game_clock_N_72[12]));
    defparam counter_97_add_4_13.INIT0 = "0xc33c";
    defparam counter_97_add_4_13.INIT1 = "0xc33c";
    FA2 counter_97_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(n17), .D0(n1544), 
        .CI0(n1544), .A1(GND_net), .B1(GND_net), .C1(n16), .D1(n2568), 
        .CI1(n2568), .CO0(n2568), .CO1(n1546), .S0(game_clock_N_72[9]), 
        .S1(game_clock_N_72[10]));
    defparam counter_97_add_4_11.INIT0 = "0xc33c";
    defparam counter_97_add_4_11.INIT1 = "0xc33c";
    FA2 counter_97_add_4_27 (.A0(GND_net), .B0(GND_net), .C0(game_clock), 
        .D0(n1560), .CI0(n1560), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2592), .CI1(n2592), .CO0(n2592), .S0(game_clock_N_72[25]));
    defparam counter_97_add_4_27.INIT0 = "0xc33c";
    defparam counter_97_add_4_27.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i25 (.D(game_clock_N_72[24]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n2));
    defparam counter_97__i25.REGSET = "RESET";
    defparam counter_97__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i24 (.D(game_clock_N_72[23]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n3));
    defparam counter_97__i24.REGSET = "RESET";
    defparam counter_97__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i23 (.D(game_clock_N_72[22]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n4));
    defparam counter_97__i23.REGSET = "RESET";
    defparam counter_97__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i22 (.D(game_clock_N_72[21]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n5));
    defparam counter_97__i22.REGSET = "RESET";
    defparam counter_97__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i21 (.D(game_clock_N_72[20]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n6));
    defparam counter_97__i21.REGSET = "RESET";
    defparam counter_97__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i20 (.D(game_clock_N_72[19]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n7));
    defparam counter_97__i20.REGSET = "RESET";
    defparam counter_97__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i19 (.D(game_clock_N_72[18]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n8));
    defparam counter_97__i19.REGSET = "RESET";
    defparam counter_97__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i18 (.D(game_clock_N_72[17]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n9));
    defparam counter_97__i18.REGSET = "RESET";
    defparam counter_97__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i17 (.D(game_clock_N_72[16]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n10));
    defparam counter_97__i17.REGSET = "RESET";
    defparam counter_97__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i16 (.D(game_clock_N_72[15]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n11));
    defparam counter_97__i16.REGSET = "RESET";
    defparam counter_97__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i15 (.D(game_clock_N_72[14]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n12));
    defparam counter_97__i15.REGSET = "RESET";
    defparam counter_97__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i14 (.D(game_clock_N_72[13]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n13));
    defparam counter_97__i14.REGSET = "RESET";
    defparam counter_97__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i13 (.D(game_clock_N_72[12]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n14));
    defparam counter_97__i13.REGSET = "RESET";
    defparam counter_97__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i12 (.D(game_clock_N_72[11]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n15));
    defparam counter_97__i12.REGSET = "RESET";
    defparam counter_97__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i11 (.D(game_clock_N_72[10]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n16));
    defparam counter_97__i11.REGSET = "RESET";
    defparam counter_97__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i10 (.D(game_clock_N_72[9]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n17));
    defparam counter_97__i10.REGSET = "RESET";
    defparam counter_97__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i9 (.D(game_clock_N_72[8]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n18));
    defparam counter_97__i9.REGSET = "RESET";
    defparam counter_97__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i8 (.D(game_clock_N_72[7]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n19));
    defparam counter_97__i8.REGSET = "RESET";
    defparam counter_97__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i7 (.D(game_clock_N_72[6]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n20));
    defparam counter_97__i7.REGSET = "RESET";
    defparam counter_97__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i6 (.D(game_clock_N_72[5]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n21));
    defparam counter_97__i6.REGSET = "RESET";
    defparam counter_97__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i5 (.D(game_clock_N_72[4]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n22));
    defparam counter_97__i5.REGSET = "RESET";
    defparam counter_97__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i4 (.D(game_clock_N_72[3]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n23));
    defparam counter_97__i4.REGSET = "RESET";
    defparam counter_97__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i3 (.D(game_clock_N_72[2]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n24));
    defparam counter_97__i3.REGSET = "RESET";
    defparam counter_97__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_97__i2 (.D(game_clock_N_72[1]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net_2), .Q(n25));
    defparam counter_97__i2.REGSET = "RESET";
    defparam counter_97__i2.SRMODE = "CE_OVER_LSR";
    FA2 counter_97_add_4_25 (.A0(GND_net), .B0(GND_net), .C0(n3), .D0(n1558), 
        .CI0(n1558), .A1(GND_net), .B1(GND_net), .C1(n2), .D1(n2589), 
        .CI1(n2589), .CO0(n2589), .CO1(n1560), .S0(game_clock_N_72[23]), 
        .S1(game_clock_N_72[24]));
    defparam counter_97_add_4_25.INIT0 = "0xc33c";
    defparam counter_97_add_4_25.INIT1 = "0xc33c";
    FA2 counter_97_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(n19), .D0(n1542), 
        .CI0(n1542), .A1(GND_net), .B1(GND_net), .C1(n18), .D1(n2565), 
        .CI1(n2565), .CO0(n2565), .CO1(n1544), .S0(game_clock_N_72[7]), 
        .S1(game_clock_N_72[8]));
    defparam counter_97_add_4_9.INIT0 = "0xc33c";
    defparam counter_97_add_4_9.INIT1 = "0xc33c";
    FA2 counter_97_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n21), .D0(n1540), 
        .CI0(n1540), .A1(GND_net), .B1(GND_net), .C1(n20), .D1(n2562), 
        .CI1(n2562), .CO0(n2562), .CO1(n1542), .S0(game_clock_N_72[5]), 
        .S1(game_clock_N_72[6]));
    defparam counter_97_add_4_7.INIT0 = "0xc33c";
    defparam counter_97_add_4_7.INIT1 = "0xc33c";
    FA2 counter_97_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n23), .D0(n1538), 
        .CI0(n1538), .A1(GND_net), .B1(GND_net), .C1(n22), .D1(n2559), 
        .CI1(n2559), .CO0(n2559), .CO1(n1540), .S0(game_clock_N_72[3]), 
        .S1(game_clock_N_72[4]));
    defparam counter_97_add_4_5.INIT0 = "0xc33c";
    defparam counter_97_add_4_5.INIT1 = "0xc33c";
    FA2 counter_97_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(n5), .D0(n1556), 
        .CI0(n1556), .A1(GND_net), .B1(GND_net), .C1(n4), .D1(n2586), 
        .CI1(n2586), .CO0(n2586), .CO1(n1558), .S0(game_clock_N_72[21]), 
        .S1(game_clock_N_72[22]));
    defparam counter_97_add_4_23.INIT0 = "0xc33c";
    defparam counter_97_add_4_23.INIT1 = "0xc33c";
    FA2 counter_97_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(n7), .D0(n1554), 
        .CI0(n1554), .A1(GND_net), .B1(GND_net), .C1(n6), .D1(n2583), 
        .CI1(n2583), .CO0(n2583), .CO1(n1556), .S0(game_clock_N_72[19]), 
        .S1(game_clock_N_72[20]));
    defparam counter_97_add_4_21.INIT0 = "0xc33c";
    defparam counter_97_add_4_21.INIT1 = "0xc33c";
    VLO i2 (.Z(GND_net_2));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=92, LSE_LCOL=20, LSE_RCOL=25, LSE_LLINE=76, LSE_RLINE=76, lineinfo="@5(76[20],76[25])" *) HSOSC_CORE osc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_2), .TRIM8(GND_net_2), .TRIM7(GND_net_2), 
            .TRIM6(GND_net_2), .TRIM5(GND_net_2), .TRIM4(GND_net_2), .TRIM3(GND_net_2), 
            .TRIM2(GND_net_2), .TRIM1(GND_net_2), .TRIM0(GND_net_2), .CLKHF(clk));
    defparam osc.CLKHF_DIV = "0b00";
    defparam osc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module bottom_check
//

module bottom_check (input [3:0]piece_loc_y, output collision);
    
    
    (* lut_function="(!(A ((C (D))+!B)+!A !(B (C (D)))))", lineinfo="@2(68[15],68[43])" *) LUT4 piece_loc_y_2__I_0 (.A(piece_loc_y[2]), 
            .B(piece_loc_y[3]), .C(piece_loc_y[1]), .D(piece_loc_y[0]), 
            .Z(collision));
    defparam piece_loc_y_2__I_0.INIT = "0x4888";
    
endmodule

//
// Verilog Description of module pll_component
//

module pll_component (input GND_net, input osc_c, output clk_test_c, output outglobal_o);
    
    (* is_clock=1, lineinfo="@4(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@4(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@4(49[9],49[20])" *) wire outglobal_o;
    
    (* lineinfo="@7(35[41],48[26])" *) \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            osc_c, clk_test_c, outglobal_o);
    
endmodule

//
// Verilog Description of module \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \pll_component_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input osc_c, output clk_test_c, output outglobal_o);
    
    (* is_clock=1, lineinfo="@4(7[3],7[6])" *) wire osc_c;
    (* is_clock=1, lineinfo="@4(11[3],11[11])" *) wire clk_test_c;
    (* is_clock=1, lineinfo="@4(49[9],49[20])" *) wire outglobal_o;
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=89, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@7(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(osc_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(clk_test_c), 
            .OUTGLOBAL(outglobal_o));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule
