; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr !dbg !6 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %10 = shl i32 %9, 4, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %12 = lshr i32 %11, 2, !dbg !11
  %13 = and i32 %12, 15, !dbg !11
  %14 = and i32 %11, 15, !dbg !11
  %15 = or disjoint i32 %13, %10, !dbg !12
  %16 = or disjoint i32 %10, %14, !dbg !12
  %17 = icmp slt i32 %15, %5, !dbg !13
  %.fr = freeze i1 %17
  %18 = icmp slt i32 %16, %5, !dbg !13
  %19 = shl i32 %11, 1, !dbg !14
  %20 = and i32 %19, 6, !dbg !14
  %21 = shl i32 %15, 12, !dbg !15
  %22 = or disjoint i32 %21, %20
  br i1 %.fr, label %.split.us, label %.split

.split.us:                                        ; preds = %8, %.split.us
  %23 = phi float [ %41, %.split.us ], [ 0.000000e+00, %8 ]
  %24 = phi float [ %42, %.split.us ], [ 0.000000e+00, %8 ]
  %25 = phi i32 [ %45, %.split.us ], [ 0, %8 ]
  %26 = or i32 %22, %25, !dbg !16
  %27 = sext i32 %26 to i64, !dbg !17
  %28 = getelementptr half, ptr addrspace(1) %2, i64 %27, !dbg !17
  %29 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %28, i1 true) #5, !dbg !18
  %30 = bitcast i32 %29 to <2 x half>, !dbg !18
  %31 = getelementptr half, ptr addrspace(1) %0, i64 %27, !dbg !19
  %32 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %31, i1 true) #5, !dbg !20
  %33 = bitcast i32 %32 to <2 x half>, !dbg !20
  %34 = fpext <2 x half> %30 to <2 x float>, !dbg !21
  %35 = fpext <2 x half> %33 to <2 x float>, !dbg !22
  %36 = fadd <2 x float> %34, %35, !dbg !23
  %37 = fmul <2 x float> %36, %36, !dbg !24
  %38 = extractelement <2 x float> %37, i64 0, !dbg !24
  %39 = fmul <2 x float> %36, %36, !dbg !24
  %40 = extractelement <2 x float> %39, i64 1, !dbg !24
  %41 = fadd float %23, %38, !dbg !25
  %42 = fadd float %24, %40, !dbg !25
  %43 = fptrunc <2 x float> %36 to <2 x half>, !dbg !26
  %44 = bitcast <2 x half> %43 to i32, !dbg !26
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %44, ptr addrspace(1) %31, i1 true) #5, !dbg !26
  %45 = add nuw nsw i32 %25, 8, !dbg !27
  %46 = icmp samesign ult i32 %25, 4088, !dbg !27
  br i1 %46, label %.split.us, label %.split11.us.loopexit, !dbg !27

.split:                                           ; preds = %8, %.split
  %47 = phi i32 [ %58, %.split ], [ 0, %8 ]
  %48 = or i32 %22, %47, !dbg !16
  %49 = sext i32 %48 to i64, !dbg !17
  %50 = getelementptr half, ptr addrspace(1) %2, i64 %49, !dbg !17
  %51 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %50, i1 false) #5, !dbg !18
  %52 = bitcast i32 %51 to <2 x half>, !dbg !18
  %53 = getelementptr half, ptr addrspace(1) %0, i64 %49, !dbg !19
  %54 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %53, i1 false) #5, !dbg !20
  %55 = bitcast i32 %54 to <2 x half>, !dbg !20
  %56 = fadd <2 x half> %52, %55, !dbg !26
  %57 = bitcast <2 x half> %56 to i32, !dbg !26
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %57, ptr addrspace(1) %53, i1 false) #5, !dbg !26
  %58 = add nuw nsw i32 %47, 8, !dbg !27
  %59 = icmp samesign ult i32 %47, 4088, !dbg !27
  br i1 %59, label %.split, label %.split11.us, !dbg !27

.split11.us.loopexit:                             ; preds = %.split.us
  %60 = fadd float %41, %42, !dbg !28
  br label %.split11.us, !dbg !28

.split11.us:                                      ; preds = %.split, %.split11.us.loopexit
  %61 = phi float [ %60, %.split11.us.loopexit ], [ 0.000000e+00, %.split ], !dbg !28
  %62 = bitcast float %61 to i32, !dbg !33
  %63 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %62, i32 2, i32 31), !dbg !33
  %64 = bitcast i32 %63 to float, !dbg !33
  %65 = fadd float %61, %64, !dbg !28
  %66 = bitcast float %65 to i32, !dbg !33
  %67 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 1, i32 31), !dbg !33
  %68 = bitcast i32 %67 to float, !dbg !33
  %69 = fadd float %65, %68, !dbg !28
  %70 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %13, !dbg !34
  %71 = bitcast float %69 to <1 x i32>, !dbg !34
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %70, <1 x i32> %71, i1 true) #5, !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %72 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %14, !dbg !34
  %73 = load float, ptr addrspace(3) %72, align 4, !dbg !34
  %74 = tail call float @llvm.nvvm.div.full(float %73, float 4.096000e+03), !dbg !35
  %75 = tail call float @llvm.nvvm.div.full(float %69, float 4.096000e+03), !dbg !35
  %76 = fadd float %74, 0x3EE4F8B580000000, !dbg !36
  %77 = fadd float %75, 0x3EE4F8B580000000, !dbg !36
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !34
  %.not.i = icmp eq i32 %78, 0, !dbg !34
  br i1 %.not.i, label %81, label %79, !dbg !34

79:                                               ; preds = %.split11.us
  %80 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %76), !dbg !34
  br label %__nv_rsqrtf.exit, !dbg !34

81:                                               ; preds = %.split11.us
  %82 = tail call float @llvm.nvvm.rsqrt.approx.f(float %76), !dbg !34
  br label %__nv_rsqrtf.exit, !dbg !34

__nv_rsqrtf.exit:                                 ; preds = %79, %81
  %.0.i = phi float [ %80, %79 ], [ %82, %81 ], !dbg !34
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !34
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !34
  %.not.i7 = icmp eq i32 %84, 0, !dbg !34
  br i1 %.not.i7, label %87, label %85, !dbg !34

85:                                               ; preds = %__nv_rsqrtf.exit
  %86 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %77), !dbg !34
  br label %__nv_rsqrtf.exit9, !dbg !34

87:                                               ; preds = %__nv_rsqrtf.exit
  %88 = tail call float @llvm.nvvm.rsqrt.approx.f(float %77), !dbg !34
  br label %__nv_rsqrtf.exit9, !dbg !34

__nv_rsqrtf.exit9:                                ; preds = %85, %87
  %.0.i8 = phi float [ %86, %85 ], [ %88, %87 ], !dbg !34
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %89 = sext i32 %16 to i64, !dbg !38
  %90 = getelementptr float, ptr addrspace(1) %1, i64 %89, !dbg !38
  %91 = and i32 %11, 48, !dbg !39
  %92 = icmp eq i32 %91, 0, !dbg !39
  %93 = bitcast float %.0.i to i32, !dbg !39
  %94 = and i1 %92, %18, !dbg !39
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %93, ptr addrspace(1) %90, i1 %94) #5, !dbg !39
  %95 = zext nneg i32 %20 to i64, !dbg !40
  %96 = insertelement <2 x float> poison, float %.0.i8, i64 0, !dbg !41
  %97 = shufflevector <2 x float> %96, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !41
  br label %98, !dbg !40

98:                                               ; preds = %__nv_rsqrtf.exit9, %98
  %indvars.iv = phi i64 [ 0, %__nv_rsqrtf.exit9 ], [ %indvars.iv.next, %98 ]
  %99 = or disjoint i64 %indvars.iv, %95, !dbg !42
  %100 = getelementptr half, ptr addrspace(1) %3, i64 %99, !dbg !43
  %101 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %100, i1 true) #5, !dbg !44
  %102 = bitcast i32 %101 to <2 x half>, !dbg !44
  %103 = trunc nuw nsw i64 %indvars.iv to i32
  %.reass = or i32 %22, %103
  %104 = sext i32 %.reass to i64, !dbg !45
  %105 = getelementptr half, ptr addrspace(1) %0, i64 %104, !dbg !45
  %106 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %105, i1 %.fr) #5, !dbg !46
  %107 = bitcast i32 %106 to <2 x half>, !dbg !46
  %108 = getelementptr half, ptr addrspace(1) %4, i64 %104, !dbg !47
  %109 = fpext <2 x half> %102 to <2 x float>, !dbg !48
  %110 = fpext <2 x half> %107 to <2 x float>, !dbg !49
  %111 = fmul <2 x float> %97, %110, !dbg !41
  %112 = fmul <2 x float> %111, %109, !dbg !50
  %113 = fptrunc <2 x float> %112 to <2 x half>, !dbg !51
  %114 = bitcast <2 x half> %113 to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %114, ptr addrspace(1) %108, i1 %.fr) #5, !dbg !51
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 8, !dbg !40
  %115 = icmp samesign ult i64 %indvars.iv, 4088, !dbg !40
  br i1 %115, label %98, label %116, !dbg !40

116:                                              ; preds = %98
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c5c3dyzot3z75ffv2rgpknn5id3oqk635hti77j23bckhoi55elb.py", directory: "./local_cache/5c")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 35, column: 41, scope: !6)
!17 = !DILocation(line: 35, column: 34, scope: !6)
!18 = !DILocation(line: 35, column: 51, scope: !6)
!19 = !DILocation(line: 36, column: 38, scope: !6)
!20 = !DILocation(line: 36, column: 55, scope: !6)
!21 = !DILocation(line: 35, column: 113, scope: !6)
!22 = !DILocation(line: 36, column: 117, scope: !6)
!23 = !DILocation(line: 37, column: 22, scope: !6)
!24 = !DILocation(line: 39, column: 22, scope: !6)
!25 = !DILocation(line: 41, column: 23, scope: !6)
!26 = !DILocation(line: 43, column: 55, scope: !6)
!27 = !DILocation(line: 29, column: 40, scope: !6)
!28 = !DILocation(line: 256, column: 15, scope: !29, inlinedAt: !32)
!29 = distinct !DILexicalBlockFile(scope: !31, file: !30, discriminator: 0)
!30 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!31 = distinct !DILexicalBlockFile(scope: !6, file: !30, discriminator: 0)
!32 = !DILocation(line: 44, column: 25, scope: !6)
!33 = !DILocation(line: 286, column: 36, scope: !31, inlinedAt: !32)
!34 = !DILocation(line: 49, column: 28, scope: !6)
!35 = !DILocation(line: 46, column: 19, scope: !6)
!36 = !DILocation(line: 48, column: 19, scope: !6)
!37 = !DILocation(line: 50, column: 4, scope: !6)
!38 = !DILocation(line: 51, column: 28, scope: !6)
!39 = !DILocation(line: 51, column: 40, scope: !6)
!40 = !DILocation(line: 52, column: 40, scope: !6)
!41 = !DILocation(line: 61, column: 24, scope: !6)
!42 = !DILocation(line: 53, column: 31, scope: !6)
!43 = !DILocation(line: 58, column: 35, scope: !6)
!44 = !DILocation(line: 58, column: 42, scope: !6)
!45 = !DILocation(line: 59, column: 39, scope: !6)
!46 = !DILocation(line: 59, column: 56, scope: !6)
!47 = !DILocation(line: 64, column: 29, scope: !6)
!48 = !DILocation(line: 58, column: 95, scope: !6)
!49 = !DILocation(line: 59, column: 118, scope: !6)
!50 = !DILocation(line: 63, column: 24, scope: !6)
!51 = !DILocation(line: 64, column: 53, scope: !6)
!52 = !DILocation(line: 52, column: 4, scope: !6)
