(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param65 = (~((~^(~^(8'h9f))) * (((8'ha7) << (8'ha0)) ? ((8'ha1) - (8'hab)) : (~&(8'hab))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h69):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire64;
  wire signed [(3'h7):(1'h0)] wire63;
  wire [(2'h3):(1'h0)] wire62;
  wire [(4'hb):(1'h0)] wire61;
  wire [(3'h7):(1'h0)] wire60;
  wire [(4'h9):(1'h0)] wire58;
  wire [(4'hb):(1'h0)] wire57;
  wire signed [(3'h5):(1'h0)] wire55;
  wire signed [(4'hb):(1'h0)] wire54;
  wire [(4'hb):(1'h0)] wire53;
  wire [(3'h7):(1'h0)] wire52;
  wire signed [(4'h8):(1'h0)] wire50;
  reg [(2'h3):(1'h0)] reg56 = (1'h0);
  assign y = {wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire58,
                 wire57,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire50,
                 reg56,
                 (1'h0)};
  module4 #() modinst51 (.wire5(wire3), .wire7(wire2), .clk(clk), .y(wire50), .wire8(wire1), .wire6(wire0));
  assign wire52 = wire50[(1'h0):(1'h0)];
  assign wire53 = $unsigned($unsigned($unsigned({wire0})));
  assign wire54 = ($unsigned(wire53) ? wire0 : $unsigned((&wire52)));
  assign wire55 = $signed(($signed({wire1}) - (wire50[(2'h3):(1'h0)] <= (+wire52))));
  always
    @(posedge clk) begin
      reg56 <= $unsigned($signed($signed($unsigned(wire53))));
    end
  assign wire57 = $signed(reg56);
  module11 #() modinst59 (wire58, clk, wire54, wire0, wire53, wire57);
  assign wire60 = (8'ha4);
  assign wire61 = $unsigned($unsigned(($signed(wire57) ^~ (wire55 ?
                      wire53 : wire53))));
  assign wire62 = wire3;
  assign wire63 = ($unsigned($signed((wire1 + (8'ha7)))) < (~&(+{wire61})));
  assign wire64 = $unsigned($unsigned((8'ha8)));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4  (y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h53):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire8;
  input wire signed [(4'ha):(1'h0)] wire7;
  input wire [(3'h6):(1'h0)] wire6;
  input wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire48;
  wire signed [(4'ha):(1'h0)] wire47;
  wire signed [(4'ha):(1'h0)] wire46;
  wire signed [(4'hb):(1'h0)] wire45;
  wire signed [(4'hb):(1'h0)] wire43;
  wire [(4'hb):(1'h0)] wire30;
  wire signed [(4'h8):(1'h0)] wire28;
  wire [(4'h9):(1'h0)] wire10;
  wire signed [(4'ha):(1'h0)] wire9;
  assign y = {wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 wire30,
                 wire28,
                 wire10,
                 wire9,
                 (1'h0)};
  assign wire9 = $unsigned(wire8[(1'h0):(1'h0)]);
  assign wire10 = (~&(((wire5 ? wire9 : wire5) ?
                          (wire8 ? wire6 : wire8) : (~&wire7)) ?
                      (^~$unsigned(wire9)) : $unsigned((wire7 ?
                          wire7 : wire9))));
  module11 #() modinst29 (.wire13(wire10), .wire12(wire7), .wire15(wire9), .y(wire28), .wire14(wire5), .clk(clk));
  assign wire30 = $signed($signed($signed($signed(wire10))));
  module31 #() modinst44 (.y(wire43), .wire32(wire30), .wire33(wire7), .wire35(wire10), .wire34(wire28), .clk(clk));
  assign wire45 = wire6;
  assign wire46 = $signed(wire10[(4'h9):(2'h2)]);
  assign wire47 = (wire28[(2'h2):(1'h0)] ?
                      ((wire43[(4'h8):(1'h1)] == wire30[(3'h6):(3'h5)]) ?
                          ($signed(wire45) ?
                              $signed(wire7) : (wire6 <= wire10)) : ($unsigned(wire6) ?
                              (~^wire45) : (wire30 ?
                                  wire10 : wire10))) : {$signed($signed(wire43))});
  module11 #() modinst49 (.y(wire48), .wire13(wire43), .wire15(wire45), .wire14(wire9), .wire12(wire47), .clk(clk));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module31  (y, clk, wire35, wire34, wire33, wire32);
  output wire [(32'h32):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire35;
  input wire signed [(3'h7):(1'h0)] wire34;
  input wire signed [(2'h2):(1'h0)] wire33;
  input wire signed [(4'hb):(1'h0)] wire32;
  wire signed [(4'ha):(1'h0)] wire42;
  wire [(3'h4):(1'h0)] wire41;
  wire [(4'h9):(1'h0)] wire40;
  wire signed [(4'h8):(1'h0)] wire39;
  wire [(4'h8):(1'h0)] wire36;
  reg signed [(3'h4):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  assign y = {wire42, wire41, wire40, wire39, wire36, reg38, reg37, (1'h0)};
  assign wire36 = (8'h9f);
  always
    @(posedge clk) begin
      reg37 <= (((^$unsigned(wire33)) + (&wire35[(1'h1):(1'h0)])) || ((8'ha5) ?
          wire36[(3'h6):(3'h4)] : (wire32 ?
              (wire33 && wire35) : (wire34 ? wire33 : (8'hb0)))));
      reg38 <= ((~^wire32) && (wire36 << wire33));
    end
  assign wire39 = wire35;
  assign wire40 = {($unsigned((8'ha0)) ?
                          ((wire35 ? wire33 : wire33) ?
                              {wire32} : (~&wire35)) : $signed(wire34[(2'h2):(1'h0)]))};
  assign wire41 = reg37;
  assign wire42 = (($signed((wire36 == wire32)) + (8'h9e)) ^ $unsigned(wire39[(3'h6):(3'h6)]));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11  (y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h50):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire15;
  input wire signed [(4'ha):(1'h0)] wire14;
  input wire [(4'h9):(1'h0)] wire13;
  input wire signed [(3'h5):(1'h0)] wire12;
  wire [(3'h7):(1'h0)] wire27;
  wire [(4'hb):(1'h0)] wire26;
  wire signed [(4'h8):(1'h0)] wire25;
  wire signed [(4'h9):(1'h0)] wire24;
  wire [(3'h6):(1'h0)] wire23;
  wire [(3'h6):(1'h0)] wire22;
  wire signed [(2'h3):(1'h0)] wire21;
  wire signed [(3'h6):(1'h0)] wire20;
  wire signed [(3'h4):(1'h0)] wire19;
  wire [(3'h5):(1'h0)] wire18;
  wire [(4'h8):(1'h0)] wire17;
  wire signed [(3'h6):(1'h0)] wire16;
  assign y = {wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 (1'h0)};
  assign wire16 = {wire15[(1'h0):(1'h0)]};
  assign wire17 = wire15[(1'h0):(1'h0)];
  assign wire18 = (~&$unsigned($unsigned(wire13[(2'h2):(1'h0)])));
  assign wire19 = $unsigned((((wire13 ? wire14 : wire12) ?
                          (wire15 > wire15) : {wire17}) ?
                      ($unsigned(wire12) * $signed(wire17)) : wire17[(1'h0):(1'h0)]));
  assign wire20 = ((+$signed(((8'hae) | wire12))) >= (|wire16));
  assign wire21 = ((^~wire15) <<< wire19[(2'h2):(1'h1)]);
  assign wire22 = (($signed($unsigned(wire16)) ?
                          wire21[(2'h2):(1'h1)] : $signed($signed((8'hab)))) ?
                      wire18 : (-$signed(wire18[(1'h1):(1'h0)])));
  assign wire23 = wire21;
  assign wire24 = $unsigned(((wire21 >>> (|(8'ha3))) >> $signed($signed((8'ha7)))));
  assign wire25 = $signed((wire22 >>> $unsigned((&(8'haf)))));
  assign wire26 = (wire24 ?
                      wire17 : ((+wire12) ?
                          $unsigned($unsigned(wire21)) : (-wire22)));
  assign wire27 = (wire17 ?
                      (((&wire14) - wire14) & $unsigned(wire14[(4'h9):(4'h9)])) : $signed(wire24[(2'h3):(2'h3)]));
endmodule