
kernel.o:	file format elf64-littleriscv

Disassembly of section .text:

0000000000000000 <.text>:
       0: 01 00        	nop

0000000000000002 <core>:
       2: 01 11        	addi	sp, sp, -32
       4: 22 ec        	sd	s0, 24(sp)
       6: 26 e8        	sd	s1, 16(sp)
       8: f3 27 20 c2  	csrr	a5, vlenb
       c: 8e 07        	slli	a5, a5, 3
       e: 33 01 f1 40  	sub	sp, sp, a5
      12: f3 27 20 c0  	rdinstret	a5
      16: 37 08 00 00  	lui	a6, 0
      1a: 8d 4f        	li	t6, 3
      1c: 23 30 f8 00  	sd	a5, 0(a6)
      20: 63 40 f7 01  	blt	a4, t6, 0x20 <core+0x1e>
      24: 9b 07 f7 ff  	addiw	a5, a4, -1
      28: 9b 84 f6 ff  	addiw	s1, a3, -1
      2c: 82 17        	slli	a5, a5, 32
      2e: 93 d8 07 02  	srli	a7, a5, 32
      32: 82 14        	slli	s1, s1, 32
      34: 93 d2 04 02  	srli	t0, s1, 32
      38: 05 43        	li	t1, 1
      3a: d7 77 b0 0d  	vsetvli	a5, zero, e64, m8, ta, ma
      3e: 57 a4 08 52  	vid.v	v8
      42: 57 30 81 72  	vmsleu.vi	v0, v8, 2
      46: 1c 08        	addi	a5, sp, 16
      48: 27 84 87 e2  	vs8r.v	v8, (a5)
      4c: 57 e8 8f 96  	vmul.vx	v16, v8, t6
      50: fd 53        	li	t2, -1
      52: 57 70 00 0c  	vsetvli	zero, zero, e8, m1, ta, ma
      56: 57 3c 00 5e  	vmv.v.i	v24, 0
      5a: 01 a0        	j	0x5a <core+0x58>

000000000000005c <.LBB0_2>:
      5c: 05 03        	addi	t1, t1, 1
      5e: 63 00 13 01  	beq	t1, a7, 0x5e <.LBB0_2+0x2>

0000000000000062 <.LBB0_3>:
      62: 63 c0 f6 01  	blt	a3, t6, 0x62 <.LBB0_3>
      66: 33 0e e3 02  	mul	t3, t1, a4
      6a: 57 70 b0 0d  	vsetvli	zero, zero, e64, m8, ta, ma
      6e: 1c 08        	addi	a5, sp, 16
      70: 07 84 87 e2  	vl8r.v	v8, (a5)
      74: 57 44 83 0e  	vrsub.vx	v8, v8, t1
      78: 57 c4 83 0a  	vsub.vx	v8, v8, t2
      7c: 57 64 87 96  	vmul.vx	v8, v8, a4
      80: 85 4e        	li	t4, 1
      82: 09 4f        	li	t5, 2

0000000000000084 <.LBB0_5>:
      84: 81 47        	li	a5, 0
      86: 81 44        	li	s1, 0
      88: 7a 84        	mv	s0, t5

000000000000008a <.LBB0_6>:
      8a: 57 70 00 08  	vsetvli	zero, zero, e8, m1, tu, ma
      8e: d7 3c 80 9f  	vmv1r.v	v25, v24
      92: d7 ec 04 42  	vmv.s.x	v25, s1
      96: b3 04 f6 00  	add	s1, a2, a5
      9a: 57 70 00 0c  	vsetvli	zero, zero, e8, m1, ta, ma
      9e: 07 fd 04 05  	vluxei64.v	v26, (s1), v16, v0.t
      a2: b3 04 85 00  	add	s1, a0, s0
      a6: 87 fd 84 04  	vluxei64.v	v27, (s1), v8, v0.t
      aa: d7 2d 9d a7  	vmadd.vv	v27, v26, v25
      ae: d7 8c 9d 5d  	vmerge.vvm	v25, v25, v27, v0
      b2: 57 6d 00 42  	vmv.s.x	v26, zero
      b6: d7 2c 9d 03  	vredsum.vs	v25, v25, v26
      ba: d7 24 90 43  	vmv.x.s	s1, v25
      be: 85 07        	addi	a5, a5, 1
      c0: 7d 14        	addi	s0, s0, -1
      c2: 63 90 f7 01  	bne	a5, t6, 0xc2 <.LBB0_6+0x38>
      c6: b3 87 ce 01  	add	a5, t4, t3
      ca: ae 97        	add	a5, a5, a1
      cc: 23 80 97 00  	sb	s1, 0(a5)
      d0: 85 0e        	addi	t4, t4, 1
      d2: 05 0f        	addi	t5, t5, 1
      d4: 63 90 5e 00  	bne	t4, t0, 0xd4 <.LBB0_6+0x4a>
      d8: 01 a0        	j	0xd8 <.LBB0_6+0x4e>

00000000000000da <.LBB0_8>:
      da: 73 26 20 c0  	rdinstret	a2
      de: 83 35 08 00  	ld	a1, 0(a6)
      e2: b7 06 00 00  	lui	a3, 0
      e6: 37 05 00 00  	lui	a0, 0
      ea: 13 05 05 00  	mv	a0, a0
      ee: 23 b0 c6 00  	sd	a2, 0(a3)
      f2: f3 26 20 c2  	csrr	a3, vlenb
      f6: 8e 06        	slli	a3, a3, 3
      f8: 36 91        	add	sp, sp, a3
      fa: 62 64        	ld	s0, 24(sp)
      fc: c2 64        	ld	s1, 16(sp)
      fe: 05 61        	addi	sp, sp, 32
     100: 17 03 00 00  	auipc	t1, 0
     104: 67 00 03 00  	jr	t1
