# pipelined-arm-verilog
Modular pipelined ARM CPU in Verilog â€” includes Fetch, Decode, Execute, Memory, and WriteBack stages with testbenches.
