$date
	Sat Nov 19 20:21:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_capa2 $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " col $end
$var reg 1 # pls_signal_indication $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#5
0!
#10
1#
1!
1"
#15
0!
#20
1!
#25
0!
#30
0#
1!
0"
#35
0!
#40
1!
#45
0!
#50
1!
#55
0!
#60
1#
1!
1"
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
