xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado2019.2/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ROM_16bit_1368.v,verilog,xil_defaultlib,../../../../../../Rtl_no_l2/Peripherals/ACC/IP/ROM_16bit_1368_1/sim/ROM_16bit_1368.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
