;redcode
;assert 1
	SPL 0, #132
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	ADD <-10, 9
	SUB @1, 2
	SUB <12, @10
	SLT @0, @2
	SLT @0, @2
	SPL 152, #200
	SPL 152, #200
	SPL 152, #200
	SUB #152, @200
	SUB #152, @200
	SUB #152, @200
	SUB #270, <0
	SUB #270, <0
	SUB @0, @6
	SPL 12, #-10
	SUB @-125, @100
	SPL -15, @-120
	SUB @-125, @100
	MOV -7, <-20
	CMP @0, @72
	MOV -7, <-20
	SUB #152, @200
	SUB #152, @200
	SUB #152, @200
	SUB #152, @200
	SPL @72, #70
	JMP 12, <10
	SLT 100, -100
	SLT 521, -2
	JMP 12, <10
	ADD #270, <1
	JMP -1, @-20
	SUB -7, <-7
	SUB -700, -601
	SUB @-125, @100
	SUB -1, <-1
	CMP 210, 0
	CMP 210, 0
	DJN -1, @-20
	JMN @12, #200
	SUB @127, 106
	SPL -700, -601
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-20
