// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_3_proc227_HH_
#define _Loop_3_proc227_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Loop_3_proc227 : public sc_module {
    // Port declarations 189
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<14> > edge_index_mat_s_0_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_0_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_0_V_V_read;
    sc_out< sc_lv<7> > edge_index_0_0_V_address0;
    sc_out< sc_logic > edge_index_0_0_V_ce0;
    sc_out< sc_logic > edge_index_0_0_V_we0;
    sc_out< sc_lv<14> > edge_index_0_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_1_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_1_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_1_V_V_read;
    sc_out< sc_lv<7> > edge_index_0_1_V_address0;
    sc_out< sc_logic > edge_index_0_1_V_ce0;
    sc_out< sc_logic > edge_index_0_1_V_we0;
    sc_out< sc_lv<14> > edge_index_0_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_2_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_2_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_2_V_V_read;
    sc_out< sc_lv<7> > edge_index_1_0_V_address0;
    sc_out< sc_logic > edge_index_1_0_V_ce0;
    sc_out< sc_logic > edge_index_1_0_V_we0;
    sc_out< sc_lv<14> > edge_index_1_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_3_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_3_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_3_V_V_read;
    sc_out< sc_lv<7> > edge_index_1_1_V_address0;
    sc_out< sc_logic > edge_index_1_1_V_ce0;
    sc_out< sc_logic > edge_index_1_1_V_we0;
    sc_out< sc_lv<14> > edge_index_1_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_4_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_4_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_4_V_V_read;
    sc_out< sc_lv<7> > edge_index_2_0_V_address0;
    sc_out< sc_logic > edge_index_2_0_V_ce0;
    sc_out< sc_logic > edge_index_2_0_V_we0;
    sc_out< sc_lv<14> > edge_index_2_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_5_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_5_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_5_V_V_read;
    sc_out< sc_lv<7> > edge_index_2_1_V_address0;
    sc_out< sc_logic > edge_index_2_1_V_ce0;
    sc_out< sc_logic > edge_index_2_1_V_we0;
    sc_out< sc_lv<14> > edge_index_2_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_6_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_6_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_6_V_V_read;
    sc_out< sc_lv<7> > edge_index_3_0_V_address0;
    sc_out< sc_logic > edge_index_3_0_V_ce0;
    sc_out< sc_logic > edge_index_3_0_V_we0;
    sc_out< sc_lv<14> > edge_index_3_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_7_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_7_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_7_V_V_read;
    sc_out< sc_lv<7> > edge_index_3_1_V_address0;
    sc_out< sc_logic > edge_index_3_1_V_ce0;
    sc_out< sc_logic > edge_index_3_1_V_we0;
    sc_out< sc_lv<14> > edge_index_3_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_8_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_8_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_8_V_V_read;
    sc_out< sc_lv<7> > edge_index_4_0_V_address0;
    sc_out< sc_logic > edge_index_4_0_V_ce0;
    sc_out< sc_logic > edge_index_4_0_V_we0;
    sc_out< sc_lv<14> > edge_index_4_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_9_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_9_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_9_V_V_read;
    sc_out< sc_lv<7> > edge_index_4_1_V_address0;
    sc_out< sc_logic > edge_index_4_1_V_ce0;
    sc_out< sc_logic > edge_index_4_1_V_we0;
    sc_out< sc_lv<14> > edge_index_4_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_10_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_10_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_10_V_V_read;
    sc_out< sc_lv<7> > edge_index_5_0_V_address0;
    sc_out< sc_logic > edge_index_5_0_V_ce0;
    sc_out< sc_logic > edge_index_5_0_V_we0;
    sc_out< sc_lv<14> > edge_index_5_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_11_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_11_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_11_V_V_read;
    sc_out< sc_lv<7> > edge_index_5_1_V_address0;
    sc_out< sc_logic > edge_index_5_1_V_ce0;
    sc_out< sc_logic > edge_index_5_1_V_we0;
    sc_out< sc_lv<14> > edge_index_5_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_12_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_12_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_12_V_V_read;
    sc_out< sc_lv<7> > edge_index_6_0_V_address0;
    sc_out< sc_logic > edge_index_6_0_V_ce0;
    sc_out< sc_logic > edge_index_6_0_V_we0;
    sc_out< sc_lv<14> > edge_index_6_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_13_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_13_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_13_V_V_read;
    sc_out< sc_lv<7> > edge_index_6_1_V_address0;
    sc_out< sc_logic > edge_index_6_1_V_ce0;
    sc_out< sc_logic > edge_index_6_1_V_we0;
    sc_out< sc_lv<14> > edge_index_6_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_14_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_14_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_14_V_V_read;
    sc_out< sc_lv<7> > edge_index_7_0_V_address0;
    sc_out< sc_logic > edge_index_7_0_V_ce0;
    sc_out< sc_logic > edge_index_7_0_V_we0;
    sc_out< sc_lv<14> > edge_index_7_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_15_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_15_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_15_V_V_read;
    sc_out< sc_lv<7> > edge_index_7_1_V_address0;
    sc_out< sc_logic > edge_index_7_1_V_ce0;
    sc_out< sc_logic > edge_index_7_1_V_we0;
    sc_out< sc_lv<14> > edge_index_7_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_16_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_16_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_16_V_V_read;
    sc_out< sc_lv<7> > edge_index_8_0_V_address0;
    sc_out< sc_logic > edge_index_8_0_V_ce0;
    sc_out< sc_logic > edge_index_8_0_V_we0;
    sc_out< sc_lv<14> > edge_index_8_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_17_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_17_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_17_V_V_read;
    sc_out< sc_lv<7> > edge_index_8_1_V_address0;
    sc_out< sc_logic > edge_index_8_1_V_ce0;
    sc_out< sc_logic > edge_index_8_1_V_we0;
    sc_out< sc_lv<14> > edge_index_8_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_18_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_18_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_18_V_V_read;
    sc_out< sc_lv<7> > edge_index_9_0_V_address0;
    sc_out< sc_logic > edge_index_9_0_V_ce0;
    sc_out< sc_logic > edge_index_9_0_V_we0;
    sc_out< sc_lv<14> > edge_index_9_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_19_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_19_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_19_V_V_read;
    sc_out< sc_lv<7> > edge_index_9_1_V_address0;
    sc_out< sc_logic > edge_index_9_1_V_ce0;
    sc_out< sc_logic > edge_index_9_1_V_we0;
    sc_out< sc_lv<14> > edge_index_9_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_20_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_20_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_20_V_V_read;
    sc_out< sc_lv<7> > edge_index_10_0_V_address0;
    sc_out< sc_logic > edge_index_10_0_V_ce0;
    sc_out< sc_logic > edge_index_10_0_V_we0;
    sc_out< sc_lv<14> > edge_index_10_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_21_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_21_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_21_V_V_read;
    sc_out< sc_lv<7> > edge_index_10_1_V_address0;
    sc_out< sc_logic > edge_index_10_1_V_ce0;
    sc_out< sc_logic > edge_index_10_1_V_we0;
    sc_out< sc_lv<14> > edge_index_10_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_22_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_22_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_22_V_V_read;
    sc_out< sc_lv<7> > edge_index_11_0_V_address0;
    sc_out< sc_logic > edge_index_11_0_V_ce0;
    sc_out< sc_logic > edge_index_11_0_V_we0;
    sc_out< sc_lv<14> > edge_index_11_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_23_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_23_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_23_V_V_read;
    sc_out< sc_lv<7> > edge_index_11_1_V_address0;
    sc_out< sc_logic > edge_index_11_1_V_ce0;
    sc_out< sc_logic > edge_index_11_1_V_we0;
    sc_out< sc_lv<14> > edge_index_11_1_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_24_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_24_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_24_V_V_read;
    sc_out< sc_lv<7> > edge_index_12_0_V_address0;
    sc_out< sc_logic > edge_index_12_0_V_ce0;
    sc_out< sc_logic > edge_index_12_0_V_we0;
    sc_out< sc_lv<14> > edge_index_12_0_V_d0;
    sc_in< sc_lv<14> > edge_index_mat_s_25_V_V_dout;
    sc_in< sc_logic > edge_index_mat_s_25_V_V_empty_n;
    sc_out< sc_logic > edge_index_mat_s_25_V_V_read;
    sc_out< sc_lv<7> > edge_index_12_1_V_address0;
    sc_out< sc_logic > edge_index_12_1_V_ce0;
    sc_out< sc_logic > edge_index_12_1_V_we0;
    sc_out< sc_lv<14> > edge_index_12_1_V_d0;


    // Module declarations
    Loop_3_proc227(sc_module_name name);
    SC_HAS_PROCESS(Loop_3_proc227);

    ~Loop_3_proc227();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > edge_index_mat_s_0_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln153_reg_716;
    sc_signal< sc_logic > edge_index_mat_s_1_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_2_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_3_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_4_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_5_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_6_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_7_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_8_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_9_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_10_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_11_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_12_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_13_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_14_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_15_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_16_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_17_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_18_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_19_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_20_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_21_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_22_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_23_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_24_V_V_blk_n;
    sc_signal< sc_logic > edge_index_mat_s_25_V_V_blk_n;
    sc_signal< sc_lv<7> > i19_0_reg_662;
    sc_signal< sc_lv<1> > icmp_ln153_fu_674_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > i_fu_680_p2;
    sc_signal< sc_lv<7> > i_reg_720;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<7> > ap_phi_mux_i19_0_phi_fu_666_p4;
    sc_signal< sc_lv<64> > zext_ln321_fu_686_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i19_0_phi_fu_666_p4();
    void thread_ap_ready();
    void thread_edge_index_0_0_V_address0();
    void thread_edge_index_0_0_V_ce0();
    void thread_edge_index_0_0_V_d0();
    void thread_edge_index_0_0_V_we0();
    void thread_edge_index_0_1_V_address0();
    void thread_edge_index_0_1_V_ce0();
    void thread_edge_index_0_1_V_d0();
    void thread_edge_index_0_1_V_we0();
    void thread_edge_index_10_0_V_address0();
    void thread_edge_index_10_0_V_ce0();
    void thread_edge_index_10_0_V_d0();
    void thread_edge_index_10_0_V_we0();
    void thread_edge_index_10_1_V_address0();
    void thread_edge_index_10_1_V_ce0();
    void thread_edge_index_10_1_V_d0();
    void thread_edge_index_10_1_V_we0();
    void thread_edge_index_11_0_V_address0();
    void thread_edge_index_11_0_V_ce0();
    void thread_edge_index_11_0_V_d0();
    void thread_edge_index_11_0_V_we0();
    void thread_edge_index_11_1_V_address0();
    void thread_edge_index_11_1_V_ce0();
    void thread_edge_index_11_1_V_d0();
    void thread_edge_index_11_1_V_we0();
    void thread_edge_index_12_0_V_address0();
    void thread_edge_index_12_0_V_ce0();
    void thread_edge_index_12_0_V_d0();
    void thread_edge_index_12_0_V_we0();
    void thread_edge_index_12_1_V_address0();
    void thread_edge_index_12_1_V_ce0();
    void thread_edge_index_12_1_V_d0();
    void thread_edge_index_12_1_V_we0();
    void thread_edge_index_1_0_V_address0();
    void thread_edge_index_1_0_V_ce0();
    void thread_edge_index_1_0_V_d0();
    void thread_edge_index_1_0_V_we0();
    void thread_edge_index_1_1_V_address0();
    void thread_edge_index_1_1_V_ce0();
    void thread_edge_index_1_1_V_d0();
    void thread_edge_index_1_1_V_we0();
    void thread_edge_index_2_0_V_address0();
    void thread_edge_index_2_0_V_ce0();
    void thread_edge_index_2_0_V_d0();
    void thread_edge_index_2_0_V_we0();
    void thread_edge_index_2_1_V_address0();
    void thread_edge_index_2_1_V_ce0();
    void thread_edge_index_2_1_V_d0();
    void thread_edge_index_2_1_V_we0();
    void thread_edge_index_3_0_V_address0();
    void thread_edge_index_3_0_V_ce0();
    void thread_edge_index_3_0_V_d0();
    void thread_edge_index_3_0_V_we0();
    void thread_edge_index_3_1_V_address0();
    void thread_edge_index_3_1_V_ce0();
    void thread_edge_index_3_1_V_d0();
    void thread_edge_index_3_1_V_we0();
    void thread_edge_index_4_0_V_address0();
    void thread_edge_index_4_0_V_ce0();
    void thread_edge_index_4_0_V_d0();
    void thread_edge_index_4_0_V_we0();
    void thread_edge_index_4_1_V_address0();
    void thread_edge_index_4_1_V_ce0();
    void thread_edge_index_4_1_V_d0();
    void thread_edge_index_4_1_V_we0();
    void thread_edge_index_5_0_V_address0();
    void thread_edge_index_5_0_V_ce0();
    void thread_edge_index_5_0_V_d0();
    void thread_edge_index_5_0_V_we0();
    void thread_edge_index_5_1_V_address0();
    void thread_edge_index_5_1_V_ce0();
    void thread_edge_index_5_1_V_d0();
    void thread_edge_index_5_1_V_we0();
    void thread_edge_index_6_0_V_address0();
    void thread_edge_index_6_0_V_ce0();
    void thread_edge_index_6_0_V_d0();
    void thread_edge_index_6_0_V_we0();
    void thread_edge_index_6_1_V_address0();
    void thread_edge_index_6_1_V_ce0();
    void thread_edge_index_6_1_V_d0();
    void thread_edge_index_6_1_V_we0();
    void thread_edge_index_7_0_V_address0();
    void thread_edge_index_7_0_V_ce0();
    void thread_edge_index_7_0_V_d0();
    void thread_edge_index_7_0_V_we0();
    void thread_edge_index_7_1_V_address0();
    void thread_edge_index_7_1_V_ce0();
    void thread_edge_index_7_1_V_d0();
    void thread_edge_index_7_1_V_we0();
    void thread_edge_index_8_0_V_address0();
    void thread_edge_index_8_0_V_ce0();
    void thread_edge_index_8_0_V_d0();
    void thread_edge_index_8_0_V_we0();
    void thread_edge_index_8_1_V_address0();
    void thread_edge_index_8_1_V_ce0();
    void thread_edge_index_8_1_V_d0();
    void thread_edge_index_8_1_V_we0();
    void thread_edge_index_9_0_V_address0();
    void thread_edge_index_9_0_V_ce0();
    void thread_edge_index_9_0_V_d0();
    void thread_edge_index_9_0_V_we0();
    void thread_edge_index_9_1_V_address0();
    void thread_edge_index_9_1_V_ce0();
    void thread_edge_index_9_1_V_d0();
    void thread_edge_index_9_1_V_we0();
    void thread_edge_index_mat_s_0_V_V_blk_n();
    void thread_edge_index_mat_s_0_V_V_read();
    void thread_edge_index_mat_s_10_V_V_blk_n();
    void thread_edge_index_mat_s_10_V_V_read();
    void thread_edge_index_mat_s_11_V_V_blk_n();
    void thread_edge_index_mat_s_11_V_V_read();
    void thread_edge_index_mat_s_12_V_V_blk_n();
    void thread_edge_index_mat_s_12_V_V_read();
    void thread_edge_index_mat_s_13_V_V_blk_n();
    void thread_edge_index_mat_s_13_V_V_read();
    void thread_edge_index_mat_s_14_V_V_blk_n();
    void thread_edge_index_mat_s_14_V_V_read();
    void thread_edge_index_mat_s_15_V_V_blk_n();
    void thread_edge_index_mat_s_15_V_V_read();
    void thread_edge_index_mat_s_16_V_V_blk_n();
    void thread_edge_index_mat_s_16_V_V_read();
    void thread_edge_index_mat_s_17_V_V_blk_n();
    void thread_edge_index_mat_s_17_V_V_read();
    void thread_edge_index_mat_s_18_V_V_blk_n();
    void thread_edge_index_mat_s_18_V_V_read();
    void thread_edge_index_mat_s_19_V_V_blk_n();
    void thread_edge_index_mat_s_19_V_V_read();
    void thread_edge_index_mat_s_1_V_V_blk_n();
    void thread_edge_index_mat_s_1_V_V_read();
    void thread_edge_index_mat_s_20_V_V_blk_n();
    void thread_edge_index_mat_s_20_V_V_read();
    void thread_edge_index_mat_s_21_V_V_blk_n();
    void thread_edge_index_mat_s_21_V_V_read();
    void thread_edge_index_mat_s_22_V_V_blk_n();
    void thread_edge_index_mat_s_22_V_V_read();
    void thread_edge_index_mat_s_23_V_V_blk_n();
    void thread_edge_index_mat_s_23_V_V_read();
    void thread_edge_index_mat_s_24_V_V_blk_n();
    void thread_edge_index_mat_s_24_V_V_read();
    void thread_edge_index_mat_s_25_V_V_blk_n();
    void thread_edge_index_mat_s_25_V_V_read();
    void thread_edge_index_mat_s_2_V_V_blk_n();
    void thread_edge_index_mat_s_2_V_V_read();
    void thread_edge_index_mat_s_3_V_V_blk_n();
    void thread_edge_index_mat_s_3_V_V_read();
    void thread_edge_index_mat_s_4_V_V_blk_n();
    void thread_edge_index_mat_s_4_V_V_read();
    void thread_edge_index_mat_s_5_V_V_blk_n();
    void thread_edge_index_mat_s_5_V_V_read();
    void thread_edge_index_mat_s_6_V_V_blk_n();
    void thread_edge_index_mat_s_6_V_V_read();
    void thread_edge_index_mat_s_7_V_V_blk_n();
    void thread_edge_index_mat_s_7_V_V_read();
    void thread_edge_index_mat_s_8_V_V_blk_n();
    void thread_edge_index_mat_s_8_V_V_read();
    void thread_edge_index_mat_s_9_V_V_blk_n();
    void thread_edge_index_mat_s_9_V_V_read();
    void thread_i_fu_680_p2();
    void thread_icmp_ln153_fu_674_p2();
    void thread_zext_ln321_fu_686_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
