Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Sat Nov  1 21:37:50 2014
| Host         : Mars running 64-bit unknown
| Command      : report_control_sets -verbose -file base_system_wrapper_control_sets_placed.rpt
| Design       : base_system_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    98 |
| Minimum Number of register sites lost to control set restrictions |   300 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             207 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             270 |           99 |
| Yes          | No                    | No                     |             472 |          126 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             487 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                   Enable Signal                                                                   |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                     |                1 |              1 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                1 |              1 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                       |                1 |              1 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O6                                                                       |                1 |              1 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                          | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              1 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel        |                                                                                                                                              |                1 |              2 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                            |                                                                                                                                              |                1 |              2 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/WRITE_FIFO_CTRL_I/O1                                                                                            | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                              | base_system_i/axi_led/U0/bus2ip_reset                                                                                                        |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/BITCNT/n_0_q_int[0]_i_1__0                                                                        | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                        | base_system_i/axi_led/U0/bus2ip_reset                                                                                                        |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                       | base_system_i/axi_led/U0/bus2ip_reset                                                                                                        |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                      | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                     | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      |                                                                                                                                              |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                     | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                        | base_system_i/axi_btn/U0/bus2ip_reset                                                                                                        |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                          |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_btn/U0/gpio_core_1/Read_Reg_Rst                                                                                            |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                          |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2 |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_led/U0/gpio_core_1/Read_Reg_Rst                                                                                            |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]  |                                                                                                                                              |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]   |                                                                                                                                              |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     |                                                                                                                                              |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2 |                2 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                |                1 |              4 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                             | base_system_i/axi_btn/U0/bus2ip_reset                                                                                                        |                1 |              5 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                   | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |              5 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/rst_ps7_100M/U0/EXT_LPF/lpf_int                                                                                                |                4 |              5 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/rst_ps7_100M/U0/SEQ/seq_cnt_en                                                                                                      | base_system_i/rst_ps7_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                            |                1 |              6 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                              |                2 |              6 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                5 |              6 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                         | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                4 |              7 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                2 |              7 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |              7 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                       | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/state0                                                                                       |                4 |              7 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                               | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                1 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                       | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                4 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                     | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                2 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/READ_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                               |                                                                                                                                              |                1 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                     | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                5 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/n_0_data_int[7]_i_1                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                2 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/WRITE_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                              |                                                                                                                                              |                1 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/DYN_MASTER_I/n_0_rdByteCntr[0]_i_1                                                                              | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                |                3 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]             |                4 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O10                                                                                          | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                3 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O11                                                                                          | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                3 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O12                                                                                          | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                3 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/O13                                                                                          | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                3 |              8 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/n_0_FSM_onehot_scl_state[9]_i_2                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                8 |              9 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                            | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                3 |              9 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_led/U0/bus2ip_reset                                                                                                        |                5 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/n_0_q_int[0]_i_1                                                                        | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |                3 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                6 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                2 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                4 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |                3 |             10 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                              |                6 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12     |                                                                                                                                              |                3 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13     |                                                                                                                                              |                3 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]  |                                                                                                                                              |                5 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                8 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                              |                5 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                    | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                     |                6 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]  |                                                                                                                                              |                4 |             12 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                              |                4 |             13 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                              |                3 |             14 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                              |                3 |             14 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                       | base_system_i/axi_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                6 |             16 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3      |                                                                                                                                              |                3 |             20 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                              | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                     |                7 |             22 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | base_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               11 |             25 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_btn/U0/bus2ip_reset                                                                                                        |                9 |             30 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                               | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                |               32 |             32 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |               10 |             32 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_0                                                                      | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                9 |             33 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/axi_timer/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_1                                                                      | base_system_i/axi_timer/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                               |                9 |             33 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                              |                9 |             34 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                              |                7 |             35 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                              |               12 |             35 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                         |               14 |             43 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/axi_spi3ws/U0/X_IIC/REG_INTERFACE_I/O21[0]                                                                                     |               16 |             43 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                              |                8 |             47 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                              |               10 |             47 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]  |                                                                                                                                              |               13 |             48 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                              |               12 |             48 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                              |               14 |             48 |
|  base_system_i/ps7/inst/FCLK_CLK0 | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                              |               13 |             48 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   | base_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               19 |             70 |
|  base_system_i/ps7/inst/FCLK_CLK0 |                                                                                                                                                   |                                                                                                                                              |               79 |            208 |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


