-------------------------------------------------------------------------------
(c) ChipVerify
-------------------------------------------------------------------------------
                                 README
-------------------------------------------------------------------------------

In this session, we'll see how ComponentB can distribute data to other 
components (Sub1, Sub2, and Sub3) via it's analysis port.


                                 .--------.     .--------.    .--------.
                                 |  Sub1  |     |  Sub2  |    |  Sub3  |
                                 '--------'     '--------'    '--------'
                                     |_______________|_____________|
                                                     |
      .------------------.                  .------------------.
      |   ComponentA     |Port -----> Export|    ComponentB    |
      '------------------'                  '------------------'

-------------------------------------------------------------------------------

questasim flow
1) compile
vlog -f ./file.list
2) run
vsim -c -do "run -all; exit" work.tb_top


