#define PLUSARG_USAGE_OPTIONS "EMULATOR VERILOG PLUSARGS\n\
       +max_core_cycles=INT\n\
                           Kill the emulation after INT rdtime cycles. Off if 0.\n\
                             (default=0)\n\
\n\
       +uart_tx=INT\n\
                           Enable/disable the TX to speed up simulation\n\
                             (default=1)\n\
\n\
       +jtag_rbb_enable=INT\n\
                           Enable SimJTAG for JTAG Connections. Simulation will pause until connection is made.\n\
                             (default=0)\n\
"
static const char * verilog_plusargs [] = {\
                                            "max_core_cycles",\
                                            "uart_tx",\
                                            "jtag_rbb_enable",\
                                            0};
