
                               Synplify Pro (R) 

                Version S-2021.09M-SP1 for win64 - Jun 14, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
Hostname:    GFLAP319
Date:        Tue Sep 20 16:15:45 2022
Version:     S-2021.09M-SP1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Timer_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srr"
Running: synthesis in foreground

Running Timer_syn|synthesis

Running Flow: compile (Compile) on Timer_syn|synthesis
# Tue Sep 20 16:15:45 2022

Running Flow: compile_flow (Compile Process) on Timer_syn|synthesis
# Tue Sep 20 16:15:45 2022

Running: compiler (Compile Input) on Timer_syn|synthesis
# Tue Sep 20 16:15:45 2022
Copied C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synwork\Timer_comp.srs to C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srs

compiler completed
# Tue Sep 20 16:15:48 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on Timer_syn|synthesis
# Tue Sep 20 16:15:48 2022

multi_srs_gen completed
# Tue Sep 20 16:15:48 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synwork\Timer_mult.srs to C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srs
Complete: Compile Process on Timer_syn|synthesis

Running: premap (Premap) on Timer_syn|synthesis
# Tue Sep 20 16:15:48 2022

premap completed with warnings
# Tue Sep 20 16:15:49 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Timer_syn|synthesis

Running Flow: map (Map) on Timer_syn|synthesis
# Tue Sep 20 16:15:49 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Timer_syn|synthesis
# Tue Sep 20 16:15:49 2022
Copied C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\synwork\Timer_m.srm to C:\Users\robin.yuan\OneDrive - General Fusion Inc\Desktop\First_FPGA_TEST\synthesis\Timer.srm

fpga_mapper completed with warnings
# Tue Sep 20 16:15:51 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on Timer_syn|synthesis
Complete: Logic Synthesis on Timer_syn|synthesis
TCL script complete: "Timer_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
