// Seed: 23809436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output tri id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  uwire id_8 = -1;
  assign id_6 = -1;
  wire [1 'b0 : -1] id_9 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    inout supply1 id_4
);
  wor id_6 = 1;
  logic [-1 : (  -1  &  1  )] id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
