% load "parameters.rb"

`timescale 1 ns / 1 ps

module test_axi_top;
`include "parameters.vh"

  /*AUTOREGINPUT*/
  reg clk;
  reg xrst;

  /*AUTOWIRE*/

  assign s_axi_lite_aclk    = clk;
  assign m_axi_lite_aclk    = clk;
  assign s_axi_aclk         = clk;
  assign m_axi_aclk         = clk;
  assign s_axi_stream_aclk  = clk;
  assign m_axi_stream_aclk  = clk;

  assign s_axi_lite_aresetn   = xrst;
  assign m_axi_lite_aresetn   = xrst;
  assign s_axi_aresetn        = xrst;
  assign m_axi_aresetn        = xrst;
  assign s_axi_stream_aresetn = xrst;
  assign m_axi_stream_aresetn = xrst;

  //clock
  always begin
    clk = 0;
    #(STEP/2);
    clk = 1;
    #(STEP/2);
  end

  //flow
  initial begin

    $finish();
  end

  axi_top dut0(/*AUTOINST*/);

  //display
  always begin
    #(STEP/2-1);
    $display(
      "%d: ", $time/STEP,
      "| ",
    );
    #(STEP/2+1);
  end

endmodule

// Local Variables:
// verilog-library-directories:("." "..")
// End:
