#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf96e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cf9360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1d21250 .functor NOT 1, L_0x1d4c210, C4<0>, C4<0>, C4<0>;
L_0x1d4bff0 .functor XOR 2, L_0x1d4beb0, L_0x1d4bf50, C4<00>, C4<00>;
L_0x1d4c100 .functor XOR 2, L_0x1d4bff0, L_0x1d4c060, C4<00>, C4<00>;
v0x1d48a80_0 .net "Y1_dut", 0 0, L_0x1d4add0;  1 drivers
v0x1d48b40_0 .net "Y1_ref", 0 0, L_0x1cfda50;  1 drivers
v0x1d48be0_0 .net "Y3_dut", 0 0, L_0x1d4bc10;  1 drivers
v0x1d48cb0_0 .net "Y3_ref", 0 0, L_0x1d4a110;  1 drivers
v0x1d48d80_0 .net *"_ivl_10", 1 0, L_0x1d4c060;  1 drivers
v0x1d48e70_0 .net *"_ivl_12", 1 0, L_0x1d4c100;  1 drivers
v0x1d48f10_0 .net *"_ivl_2", 1 0, L_0x1d4be10;  1 drivers
v0x1d48fd0_0 .net *"_ivl_4", 1 0, L_0x1d4beb0;  1 drivers
v0x1d490b0_0 .net *"_ivl_6", 1 0, L_0x1d4bf50;  1 drivers
v0x1d49190_0 .net *"_ivl_8", 1 0, L_0x1d4bff0;  1 drivers
v0x1d49270_0 .var "clk", 0 0;
v0x1d49310_0 .var/2u "stats1", 223 0;
v0x1d493d0_0 .var/2u "strobe", 0 0;
v0x1d49490_0 .net "tb_match", 0 0, L_0x1d4c210;  1 drivers
v0x1d49560_0 .net "tb_mismatch", 0 0, L_0x1d21250;  1 drivers
v0x1d49600_0 .net "w", 0 0, v0x1d46a80_0;  1 drivers
v0x1d496a0_0 .net "y", 5 0, v0x1d46b20_0;  1 drivers
L_0x1d4be10 .concat [ 1 1 0 0], L_0x1d4a110, L_0x1cfda50;
L_0x1d4beb0 .concat [ 1 1 0 0], L_0x1d4a110, L_0x1cfda50;
L_0x1d4bf50 .concat [ 1 1 0 0], L_0x1d4bc10, L_0x1d4add0;
L_0x1d4c060 .concat [ 1 1 0 0], L_0x1d4a110, L_0x1cfda50;
L_0x1d4c210 .cmp/eeq 2, L_0x1d4be10, L_0x1d4c100;
S_0x1d121c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1cf9360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1cfda50 .functor AND 1, L_0x1d498c0, v0x1d46a80_0, C4<1>, C4<1>;
L_0x1d12e90 .functor OR 1, L_0x1d49a80, L_0x1d49b20, C4<0>, C4<0>;
L_0x1d212c0 .functor OR 1, L_0x1d12e90, L_0x1d49c40, C4<0>, C4<0>;
L_0x1d49f60 .functor OR 1, L_0x1d212c0, L_0x1d49db0, C4<0>, C4<0>;
L_0x1d4a0a0 .functor NOT 1, v0x1d46a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a110 .functor AND 1, L_0x1d49f60, L_0x1d4a0a0, C4<1>, C4<1>;
v0x1d213c0_0 .net "Y1", 0 0, L_0x1cfda50;  alias, 1 drivers
v0x1d21460_0 .net "Y3", 0 0, L_0x1d4a110;  alias, 1 drivers
v0x1cfdb60_0 .net *"_ivl_1", 0 0, L_0x1d498c0;  1 drivers
v0x1cfdc30_0 .net *"_ivl_11", 0 0, L_0x1d49c40;  1 drivers
v0x1d45a90_0 .net *"_ivl_12", 0 0, L_0x1d212c0;  1 drivers
v0x1d45bc0_0 .net *"_ivl_15", 0 0, L_0x1d49db0;  1 drivers
v0x1d45ca0_0 .net *"_ivl_16", 0 0, L_0x1d49f60;  1 drivers
v0x1d45d80_0 .net *"_ivl_18", 0 0, L_0x1d4a0a0;  1 drivers
v0x1d45e60_0 .net *"_ivl_5", 0 0, L_0x1d49a80;  1 drivers
v0x1d45fd0_0 .net *"_ivl_7", 0 0, L_0x1d49b20;  1 drivers
v0x1d460b0_0 .net *"_ivl_8", 0 0, L_0x1d12e90;  1 drivers
v0x1d46190_0 .net "w", 0 0, v0x1d46a80_0;  alias, 1 drivers
v0x1d46250_0 .net "y", 5 0, v0x1d46b20_0;  alias, 1 drivers
L_0x1d498c0 .part v0x1d46b20_0, 0, 1;
L_0x1d49a80 .part v0x1d46b20_0, 1, 1;
L_0x1d49b20 .part v0x1d46b20_0, 2, 1;
L_0x1d49c40 .part v0x1d46b20_0, 4, 1;
L_0x1d49db0 .part v0x1d46b20_0, 5, 1;
S_0x1d463b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1cf9360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1d46610_0 .net "clk", 0 0, v0x1d49270_0;  1 drivers
v0x1d466f0_0 .var/2s "errored1", 31 0;
v0x1d467d0_0 .var/2s "onehot_error", 31 0;
v0x1d46890_0 .net "tb_match", 0 0, L_0x1d4c210;  alias, 1 drivers
v0x1d46950_0 .var/2s "temp", 31 0;
v0x1d46a80_0 .var "w", 0 0;
v0x1d46b20_0 .var "y", 5 0;
E_0x1d0c710/0 .event negedge, v0x1d46610_0;
E_0x1d0c710/1 .event posedge, v0x1d46610_0;
E_0x1d0c710 .event/or E_0x1d0c710/0, E_0x1d0c710/1;
S_0x1d46c20 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1cf9360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1d4a350 .functor NOT 1, v0x1d46a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a3c0 .functor AND 1, L_0x1d4a2b0, L_0x1d4a350, C4<1>, C4<1>;
L_0x1d4a570 .functor AND 1, L_0x1d4a4d0, v0x1d46a80_0, C4<1>, C4<1>;
L_0x1d4a630 .functor OR 1, L_0x1d4a3c0, L_0x1d4a570, C4<0>, C4<0>;
L_0x1d4a810 .functor NOT 1, v0x1d46a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a990 .functor AND 1, L_0x1d4a770, L_0x1d4a810, C4<1>, C4<1>;
L_0x1d4aae0 .functor OR 1, L_0x1d4a630, L_0x1d4a990, C4<0>, C4<0>;
L_0x1d4acc0 .functor AND 1, L_0x1d4abf0, v0x1d46a80_0, C4<1>, C4<1>;
L_0x1d4add0 .functor OR 1, L_0x1d4aae0, L_0x1d4acc0, C4<0>, C4<0>;
L_0x1d4afd0 .functor NOT 1, v0x1d46a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d4b0a0 .functor AND 1, L_0x1d4af30, L_0x1d4afd0, C4<1>, C4<1>;
L_0x1d4b240 .functor AND 1, L_0x1d4b160, v0x1d46a80_0, C4<1>, C4<1>;
L_0x1d4b370 .functor OR 1, L_0x1d4b0a0, L_0x1d4b240, C4<0>, C4<0>;
L_0x1d4b520 .functor NOT 1, v0x1d46a80_0, C4<0>, C4<0>, C4<0>;
L_0x1d4b300 .functor AND 1, L_0x1d4b480, L_0x1d4b520, C4<1>, C4<1>;
L_0x1d4b6b0 .functor OR 1, L_0x1d4b370, L_0x1d4b300, C4<0>, C4<0>;
L_0x1d4bb50 .functor AND 1, L_0x1d4b850, v0x1d46a80_0, C4<1>, C4<1>;
L_0x1d4bc10 .functor OR 1, L_0x1d4b6b0, L_0x1d4bb50, C4<0>, C4<0>;
v0x1d46ec0_0 .net "Y1", 0 0, L_0x1d4add0;  alias, 1 drivers
v0x1d46f80_0 .net "Y3", 0 0, L_0x1d4bc10;  alias, 1 drivers
v0x1d47040_0 .net *"_ivl_1", 0 0, L_0x1d4a2b0;  1 drivers
v0x1d47130_0 .net *"_ivl_10", 0 0, L_0x1d4a630;  1 drivers
v0x1d47210_0 .net *"_ivl_13", 0 0, L_0x1d4a770;  1 drivers
v0x1d47340_0 .net *"_ivl_14", 0 0, L_0x1d4a810;  1 drivers
v0x1d47420_0 .net *"_ivl_16", 0 0, L_0x1d4a990;  1 drivers
v0x1d47500_0 .net *"_ivl_18", 0 0, L_0x1d4aae0;  1 drivers
v0x1d475e0_0 .net *"_ivl_2", 0 0, L_0x1d4a350;  1 drivers
v0x1d47750_0 .net *"_ivl_21", 0 0, L_0x1d4abf0;  1 drivers
v0x1d47830_0 .net *"_ivl_22", 0 0, L_0x1d4acc0;  1 drivers
v0x1d47910_0 .net *"_ivl_27", 0 0, L_0x1d4af30;  1 drivers
v0x1d479f0_0 .net *"_ivl_28", 0 0, L_0x1d4afd0;  1 drivers
v0x1d47ad0_0 .net *"_ivl_30", 0 0, L_0x1d4b0a0;  1 drivers
v0x1d47bb0_0 .net *"_ivl_33", 0 0, L_0x1d4b160;  1 drivers
v0x1d47c90_0 .net *"_ivl_34", 0 0, L_0x1d4b240;  1 drivers
v0x1d47d70_0 .net *"_ivl_36", 0 0, L_0x1d4b370;  1 drivers
v0x1d47e50_0 .net *"_ivl_39", 0 0, L_0x1d4b480;  1 drivers
v0x1d47f30_0 .net *"_ivl_4", 0 0, L_0x1d4a3c0;  1 drivers
v0x1d48010_0 .net *"_ivl_40", 0 0, L_0x1d4b520;  1 drivers
v0x1d480f0_0 .net *"_ivl_42", 0 0, L_0x1d4b300;  1 drivers
v0x1d481d0_0 .net *"_ivl_44", 0 0, L_0x1d4b6b0;  1 drivers
v0x1d482b0_0 .net *"_ivl_47", 0 0, L_0x1d4b850;  1 drivers
v0x1d48390_0 .net *"_ivl_48", 0 0, L_0x1d4bb50;  1 drivers
v0x1d48470_0 .net *"_ivl_7", 0 0, L_0x1d4a4d0;  1 drivers
v0x1d48550_0 .net *"_ivl_8", 0 0, L_0x1d4a570;  1 drivers
v0x1d48630_0 .net "w", 0 0, v0x1d46a80_0;  alias, 1 drivers
v0x1d486d0_0 .net "y", 5 0, v0x1d46b20_0;  alias, 1 drivers
L_0x1d4a2b0 .part v0x1d46b20_0, 0, 1;
L_0x1d4a4d0 .part v0x1d46b20_0, 1, 1;
L_0x1d4a770 .part v0x1d46b20_0, 3, 1;
L_0x1d4abf0 .part v0x1d46b20_0, 5, 1;
L_0x1d4af30 .part v0x1d46b20_0, 1, 1;
L_0x1d4b160 .part v0x1d46b20_0, 2, 1;
L_0x1d4b480 .part v0x1d46b20_0, 3, 1;
L_0x1d4b850 .part v0x1d46b20_0, 5, 1;
S_0x1d48860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1cf9360;
 .timescale -12 -12;
E_0x1d0c260 .event anyedge, v0x1d493d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d493d0_0;
    %nor/r;
    %assign/vec4 v0x1d493d0_0, 0;
    %wait E_0x1d0c260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d463b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d466f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d467d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1d463b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d0c710;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d46b20_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d46a80_0, 0;
    %load/vec4 v0x1d46890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d467d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d467d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d466f0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d0c710;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1d46950_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1d46950_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1d46950_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1d46950_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1d46950_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1d46950_0;
    %pad/s 6;
    %assign/vec4 v0x1d46b20_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d46a80_0, 0;
    %load/vec4 v0x1d46890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d466f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d466f0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1d467d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1d466f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1d467d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1d466f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1cf9360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d49270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d493d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cf9360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d49270_0;
    %inv;
    %store/vec4 v0x1d49270_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1cf9360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d46610_0, v0x1d49560_0, v0x1d496a0_0, v0x1d49600_0, v0x1d48b40_0, v0x1d48a80_0, v0x1d48cb0_0, v0x1d48be0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cf9360;
T_6 ;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1cf9360;
T_7 ;
    %wait E_0x1d0c710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d49310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
    %load/vec4 v0x1d49490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d49310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d48b40_0;
    %load/vec4 v0x1d48b40_0;
    %load/vec4 v0x1d48a80_0;
    %xor;
    %load/vec4 v0x1d48b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1d48cb0_0;
    %load/vec4 v0x1d48cb0_0;
    %load/vec4 v0x1d48be0_0;
    %xor;
    %load/vec4 v0x1d48cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1d49310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d49310_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response6/top_module.sv";
