{"sha": "e52876717c40ad1cc617dd78eb899ea0e063e1e3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTUyODc2NzE3YzQwYWQxY2M2MTdkZDc4ZWI4OTllYTBlMDYzZTFlMw==", "commit": {"author": {"name": "Yuri Rumyantsev", "email": "ysrumyan@gmail.com", "date": "2013-11-22T16:33:40Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2013-11-22T16:33:40Z"}, "message": "Enable AES, PCLMUL and RDRND for Silvermont\n\ngcc/\n\n2013-11-22  Yuri Rumyantsev  <ysrumyan@gmail.com>\n\n\t* config/i386/i386.c(processor_alias_table): Enable PTA_AES,\n\tPTA_PCLMUL and PTA_RDRND for Silvermont.\n\t* config/i386/driver-i386.c (host_detect_local_cpu): Set up cpu\n\tfor Silvermont.\n\n\t* doc/invoke.texi: Mention AES, PCLMUL and RDRND for Silvermont.\n\nlibgcc/\n\n2013-11-22  Yuri Rumyantsev  <ysrumyan@gmail.com>\n\n\t * config/i386/cpuinfo.c (get_intel_cpu): Add Silvermont cases.\n\nFrom-SVN: r205275", "tree": {"sha": "a760f4ed61688178cf3708e4f222c9c72af4176c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a760f4ed61688178cf3708e4f222c9c72af4176c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e52876717c40ad1cc617dd78eb899ea0e063e1e3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e52876717c40ad1cc617dd78eb899ea0e063e1e3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e52876717c40ad1cc617dd78eb899ea0e063e1e3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e52876717c40ad1cc617dd78eb899ea0e063e1e3/comments", "author": {"login": "ysrumyan", "id": 44425612, "node_id": "MDQ6VXNlcjQ0NDI1NjEy", "avatar_url": "https://avatars.githubusercontent.com/u/44425612?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ysrumyan", "html_url": "https://github.com/ysrumyan", "followers_url": "https://api.github.com/users/ysrumyan/followers", "following_url": "https://api.github.com/users/ysrumyan/following{/other_user}", "gists_url": "https://api.github.com/users/ysrumyan/gists{/gist_id}", "starred_url": "https://api.github.com/users/ysrumyan/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ysrumyan/subscriptions", "organizations_url": "https://api.github.com/users/ysrumyan/orgs", "repos_url": "https://api.github.com/users/ysrumyan/repos", "events_url": "https://api.github.com/users/ysrumyan/events{/privacy}", "received_events_url": "https://api.github.com/users/ysrumyan/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "861c1d8ed51db66c8e7e1d562bc94a79eb0d52cd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/861c1d8ed51db66c8e7e1d562bc94a79eb0d52cd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/861c1d8ed51db66c8e7e1d562bc94a79eb0d52cd"}], "stats": {"total": 29, "additions": 26, "deletions": 3}, "files": [{"sha": "8150db9a598ed44d55a92ba1394b1663da5621e1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -1,3 +1,12 @@\n+2013-11-22  Yuri Rumyantsev  <ysrumyan@gmail.com>\n+\n+\t* config/i386/i386.c(processor_alias_table): Enable PTA_AES,\n+\tPTA_PCLMUL and PTA_RDRND for Silvermont.\n+\t* config/i386/driver-i386.c (host_detect_local_cpu): Set up cpu\n+\tfor Silvermont.\n+\n+\t* doc/invoke.texi: Mention AES, PCLMUL and RDRND for Silvermont.\n+\n 2013-11-22 Andrew MacLeod  <amacleod@redhat.com>\n \n \t* hooks.h (hook_uint_mode_0): Add Prototype."}, {"sha": "0b8af3f4ffd3cbbd4f0296bd871ebc74cb376f84", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -646,6 +646,11 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n \t  /* Atom.  */\n \t  cpu = \"atom\";\n \t  break;\n+\tcase 0x37:\n+\tcase 0x4d:\n+\t  /* Silvermont.  */\n+\t  cpu = \"slm\";\n+\t  break;\n \tcase 0x0f:\n \t  /* Merom.  */\n \tcase 0x17:"}, {"sha": "3c516f4359bff737dd67d5ab8dd94b6de6b0b2f6", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -3147,8 +3147,8 @@ ix86_option_override_internal (bool main_args_p,\n \t| PTA_SSSE3 | PTA_CX16 | PTA_MOVBE | PTA_FXSR},\n       {\"slm\", PROCESSOR_SLM, CPU_SLM,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_SSSE3\n-\t| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_MOVBE\n-\t| PTA_FXSR},\n+\t| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_AES\n+\t| PTA_PCLMUL | PTA_RDRND | PTA_MOVBE | PTA_FXSR},\n       {\"geode\", PROCESSOR_GEODE, CPU_GEODE,\n \tPTA_MMX | PTA_3DNOW | PTA_3DNOW_A | PTA_PREFETCH_SSE | PTA_PRFCHW},\n       {\"k6\", PROCESSOR_K6, CPU_K6, PTA_MMX},"}, {"sha": "7048b0bc16b28d0c6b852729d318f63638f6fbd6", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -14535,7 +14535,7 @@ instruction set support.\n \n @item slm\n Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,\n-SSE4.1, SSE4.2 and POPCNT instruction set support.\n+SSE4.1, SSE4.2, POPCNT, AES, PCLMUL and RDRND instruction set support.\n \n @item k6\n AMD K6 CPU with MMX instruction set support."}, {"sha": "a3521da0935b36f7e7eb41d2ccea589747d14443", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -1,3 +1,7 @@\n+2013-11-22  Yuri Rumyantsev  <ysrumyan@gmail.com>\n+\n+\t * config/i386/cpuinfo.c (get_intel_cpu): Add Silvermont cases.\n+\n 2013-11-18  Jan Hubicka  <jh@suse.cz>\n \n \t* libgcov-driver.c (run_accounted): Make global level static."}, {"sha": "1a891e0c52f19a26a14317515e871cf513eea505", "filename": "libgcc/config/i386/cpuinfo.c", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52876717c40ad1cc617dd78eb899ea0e063e1e3/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52876717c40ad1cc617dd78eb899ea0e063e1e3/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c?ref=e52876717c40ad1cc617dd78eb899ea0e063e1e3", "patch": "@@ -170,6 +170,11 @@ get_intel_cpu (unsigned int family, unsigned int model, unsigned int brand_id)\n \t      /* Atom.  */\n \t      __cpu_model.__cpu_type = INTEL_ATOM;\n \t      break;\n+\t    case 0x37:\n+\t    case 0x4d:\n+\t      /* Silvermont.  */\n+\t      __cpu_model.__cpu_type = INTEL_SLM;\n+\t      break;\n \t    case 0x1a:\n \t    case 0x1e:\n \t    case 0x1f:"}]}