{add_element cpu -kind component -pointer 1 -associated_unit models:CPUTYPE -class CPUTYPE -include ../models/cpu.h} {add_element axi -kind component -pointer 1 -associated_unit models:AXIBus -class AXIBus_pvt -include ../models/AXIBus_model.h} {add_element mem -kind component -pointer 1 -associated_unit models:RAM -class RAM_pvt -include ../models/RAM_model.h} {add_element apb -kind component -pointer 1 -associated_unit models:APBBus -class APBBus_pvt -include ../models/APBBus_model.h} {add_element bridge -kind component -pointer 1 -associated_unit models:AXIAPB -class AXIAPB_pvt -include ../models/AXIAPB_model.h} {add_element mci -kind component -pointer 1 -associated_unit models:PL180 -class PL180_pvt -include ../models/PL180_model.h} {add_element eth -kind component -pointer 1 -associated_unit models:LAN9118 -class LAN9118_pvt -include ../models/LAN9118_model.h} {add_element serial0 -kind component -pointer 1 -associated_unit schematics:UARTSubSystem -class UARTSubSystem -include UARTSubSystem.h} {add_element serial1 -kind component -pointer 1 -associated_unit schematics:UARTSubSystem -class UARTSubSystem -include UARTSubSystem.h} {add_element sm -kind component -pointer 1 -associated_unit models:supermodel -class supermodel_pvt -include ../models/supermodel_model.h} { add_bind cpu->master0 axi->cpu } { add_bind axi->peripherals bridge->slave } { add_bind serial0->UARTINTR cpu->irq_5 } { add_bind bridge->master apb->bridge } { add_bind apb->mci mci->host } { add_bind mci->irq0 cpu->irq_9 } { add_bind mci->irq1 cpu->irq_10 } { add_bind axi->ethernet eth->host } { add_bind eth->irq cpu->irq_15 } { add_bind serial1->UARTINTR cpu->irq_6 } { add_bind apb->uart1 serial1->AMBA_APB } { add_bind axi->sm sm->slave } { add_bind sm->irq cpu->irq_11 } { add_bind axi->memory mem->slave } { add_bind apb->uart0 serial0->AMBA_APB }