module compuerta_and_4b (
    input  logic [3:0] a,
    input  logic [3:0] b,
    output logic [3:0] result
);
  // Completar: AND bit a bit entre a y b.
  assign result = a & b; //& opera bit a bit sobre un bus.
  
endmodule
