// Seed: 284715645
module module_0 (
    output supply1 id_0,
    output wor id_1
);
  id_3(
      .id_0(id_1), .id_1(id_4 - 1), .id_2(id_1), .id_3(""), .id_4(1)
  );
  assign id_0 = id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output wor id_8,
    output logic id_9
);
  uwire id_11;
  module_0(
      id_8, id_7
  );
  initial begin
    id_11 = id_1;
    id_9 <= 1;
  end
endmodule
