// $Id: $
// File name:   sync_low.sv
// Created:     1/25/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: Synchronizer with reset to logic low

module sync_low
(
	input wire 	clk, 
			n_rst, 
			async_in,
	output reg 	sync_out
)

	reg mid_out ;

	always_ff @ (posedge clk, negedge n_rst)
	begin
		if(n_rst == 1'b0)
		begin
			mid_out <= 1'b0;
		end
		else
		begin
			mid_out <= async_in;
		end
	end


	always_ff @ (posedge clk, negedge n_rst)
	begin
		if(n_rst == 1'b0)
		begin
			sync_out <= 1'b0;
		end
		else
		begin
			sync_out <= mid_out;
		end
	end

endmodule
