# do /home/raswa151/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/raswa151/courses/tsea84-labs/lab1/vunit_out/modelsim/modelsim.ini -wlf /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_pe(tb) -coverage -L vunit_lib -L lib -g/tb_pe/logic_op=False -g/tb_pe/file_name=/home/raswa151/courses/tsea84-labs/lab1/tests.txt -g/tb_pe/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/raswa151/courses/tsea84-labs/lab1/vunit_out/test_output/lib.tb_pe.all_0c4a351670bedfa749ba6063994c563f8fcce097/,tb path : /home/raswa151/courses/tsea84-labs/lab1/,use_color : true" -g/tb_pe/pipeline=0 -g/tb_pe/wordlength=12 -g/tb_pe/shift_wordlength=3 
# Start time: 10:25:59 on Sep 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.16.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pe/instantiate_pe/PE1
#         [22;96;49m40100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 27, 59. Op: add - Got 0000_0101_0110 (86).
#         [22;96;49m40100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#         [22;96;49m80100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 1, -1. Op: add - Got 0000_0000_0000 (0).
#         [22;96;49m80100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#        [22;96;49m120100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: 37, -5. Op: add - Got 0000_0010_0000 (32).
#        [22;96;49m120100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
#        [22;96;49m160100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Inputs: -48, 25. Op: add - Got 1111_1110_1001 (-23).
#        [22;96;49m160100 ps[0m - [1;37;49mcheck[0m                -    [1;32;49mPASS[0m - Overflow: '0' - Got 0.
# ** Error: (vsim-3560) STD_LOGIC_1164.READ(STD_ULOGIC) Error: Character 's' read, expected STD_ULOGIC literal.
#    Time: 200 ns  Iteration: 1  Instance: /tb_pe
# ** Fatal: (vsim-3421) Value 6 is out of range 0 to 5.
#    Time: 200 ns  Iteration: 1  Process: /tb_pe/read_inputs File: /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl
# Fatal error in Process read_inputs at /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl line 76
# 
# HDL call sequence:
# Stopped at /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl 76 Process read_inputs
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/raswa151/courses/tsea84-labs/lab1/tb_pe.vhdl 76 return [address 0x7fefe4cf39c1] Process read_inputs
# 
# 
# Surrounding code from 'see' command
#   71 :       read(chk_line(0), file_inputa);
#   72 :       read(chk_line(1), file_inputb);
#   73 :       read(chk_line(2), file_shift);
#   74 :       read(chk_line(3), file_sat);
#   75 :       read(chk_line(5), file_ref);
# ->76 :       read(chk_line(6), file_overflow);
#   77 :       data1.inputa    <= std_logic_vector(to_signed(file_inputa, wordlength));
#   78 :       data1.inputb    <= std_logic_vector(to_signed(file_inputb, wordlength));
#   79 :       data1.shift_val <= std_logic_vector(to_signed(file_shift, shift_wordlength));
#   80 :       data1.sat       <= file_sat;
# 
# End time: 10:26:00 on Sep 10,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
