# asc_sync_subblock_arrive

<!-- md-trans-meta sourceCommit=c891f0c5d5b2ac25c5683ff40810fa381d654ece translatedAt=2026-10-23T03:54:34.162050+00:00 pushedAt=2026-10-27T02:26:33.567Z nl=2 -->

## Applicable Products

<!-- npu="950" id1 -->
- Ascend 950PR&950DT products: Supported
<!-- end id1 -->
<!-- npu="A3" id2 -->
- Atlas A3 products: Supported
<!-- end id2 -->
<!-- npu="910b" id3 -->
- Atlas A2 products: Supported
<!-- end id3 -->
<!-- npu="310b" id13 -->
- Atlas 200I/500 A2 inference products: Not supported
<!-- end id13 -->
<!-- npu="310p" id14 -->
- Atlas inference products AI Core: Not supported
<!-- end id14 -->
<!-- npu="310p" id15 -->
- Atlas inference products Vector Core: Not supported
<!-- end id15 -->
<!-- npu="910" id16 -->
- Atlas training products: Not supported
<!-- end id16 -->

## Description

The header file path is `"c_api/sync/sync.h"`.

This API is paired with [asc_sync_subblock_wait](asc_sync_subblock_wait.md) to implement synchronization among all AIVs ([subblock](inter_core_sync_overview.md#fig_block_subblock_relationship)) in the same AI Core (mode 1 of the [four inter-core synchronization modes](../system_sync_overview.md#fig_sync_control_mode)). The principle of inter-core synchronization is as follows:

- After all AIVs (subblocks) in the same AI Core execute `asc_sync_subblock_arrive`, they send a notification to the scheduling module. Then the scheduling module increments the counter for `flag_id` on each AIV (subblock) by 1.
- The paired `asc_sync_subblock_wait` on each AIV (subblock) detects that the counter corresponding to `flag_id` is non-zero, releases the block, and decrements the counter by 1.

For details about how to use inter-core synchronization, see [Examples](#examples).

For the specific execution principle of this synchronization mode, see the code snippet and accompanying timing diagram in [Full-Core Synchronization of AIVs in a Single AI Core (Mode 1)](key_features.md#single_ai_core_aiv_full_sync).

## Prototype

```c
__aicore__ inline void asc_sync_subblock_arrive(pipe_t pipe,
                                                int64_t flag_id)
```

## Parameters

**Table 1** Parameters

| Parameter | Input/Output | Description |
| :---  | :--- | :--- |
| pipe | Input | Identifies the pipeline on which the preceding instruction must complete before a notification is allowed to be sent to the scheduling module.<br>The parameter type is the `pipe_t` enum. For the meaning of each enum value, see [Hardware pipeline type](../intra_core_sync/intra_core_sync_overview.md#hardware-pipeline-type). This API supports only AIV calls. For the `pipe` values supported by AIV, see [Constraints](#constraints). |
| flag_id | Input | Marker for inter-core synchronization, used to identify the same group of synchronization signals. The value range is [0, 15], and each `flag_id` has an independent 4-bit counter. |

## Return Value

None

## Pipeline Type

PIPE_S

## Constraints

- The kernel function that calls this API must not use the `__cube__` or `__vector__` [function execution space qualifier](../../../../../guide/programming_guide/language_extension/simd_builtin_keywords.md#function-execution-space-qualifiers). When either qualifier is used, the hardware does not enable the scheduling module, so inter-core synchronization cannot work properly. For the pair of APIs `asc_sync_subblock_arrive` and `asc_sync_subblock_wait`, the supported function execution space qualifiers are `__mix__(1, 1)` and `__mix__(1, 2)`.
- For the `asc_sync_subblock_arrive` API, the passed `pipe` parameter **takes effect** on different NPU architectures. For the `asc_sync_subblock_wait` API, whether the passed `pipe` parameter **takes effect depends on the NPU architecture**. For details, see the constraints of [asc_sync_subblock_wait](asc_sync_subblock_wait.md#constraints).
- This API supports only AIV calls. The `pipe` values supported by AIV are as follows: `PIPE_MTE2`, `PIPE_MTE3`, and `PIPE_V`.
- You must use `asc_sync_subblock_arrive` and `asc_sync_subblock_wait` as a pair with exactly the same `flag_id`; otherwise, undefined behavior occurs.
- Each counter can be incremented up to 15 consecutive times (at which point the counter value is 15). The counter value must not exceed 15; otherwise, an exception is triggered.
- This API does not block subsequent instructions in the `pipe` pipeline.
- The value range of `flag_id` is [0, 15]. Values outside this range are truncated to the lower 4 bits (for example, flagId=16 is truncated to 0; flagId=17 is truncated to 1).

## Examples

This example demonstrates that each AIV can start reading data only after both AIVs complete data movement.

Save the code as `example.asc` and compile and run it with the `bisheng` command, where the `--npu-arch` parameter must specify the corresponding NPU architecture based on the actual product model. For the mapping between specific products and NPU architectures, see [\_\_NPU\_ARCH\_\_](../../../../../guide/programming_guide/language_extension/simd_builtin_keywords.md#npu-arch).

<!-- npu="950" id17 -->
Taking the Ascend 950PR&950DT products (corresponding to the NPU architecture `dav-3510`) as an example, the compilation and execution command is as follows:

```bash
bisheng example.asc -o main --npu-arch=dav-3510 && ./main
```

<!-- end id17 -->

```cpp
#include <cstdint>
#include <iostream>
#include <vector>
#include "c_api/asc_simd.h"
#include "acl/acl.h"

namespace {

constexpr uint32_t ELEMENTS_PER_AIV = 8;
constexpr uint32_t TOTAL_ELEMENTS = 2 * ELEMENTS_PER_AIV;
constexpr uint32_t AIV_BYTES = ELEMENTS_PER_AIV * sizeof(float);
constexpr uint32_t TOTAL_BYTES = TOTAL_ELEMENTS * sizeof(float);
constexpr int64_t FLAG_ID = 8;

/*
 * This example shows:
 * - The kernel function is marked with __mix__(1, 2), with 2 AIVs in the same AI Core.
 * - The two AIVs each move their own data from GM to UB.
 * - Each of the two AIVs can execute asc_sync_subblock_arrive to send a notification to the scheduling module only after completing its own transfer of a group of data from UB to GM (PIPE_MTE3).
 * - asc_sync_subblock_wait blocks the operation of reading data from GM (PIPE_MTE2) in each AIV until both AIVs have executed asc_sync_subblock_arrive.
 * - After synchronization is completed, AIV0 reads and outputs the data generated by the two AIVs.
 */
__global__ __mix__(1, 2) void asc_sync_subblock_kernel(
    __gm__ float* input, __gm__ float* contributions, __gm__ float* output)
{
    asc_init();
    if ASC_IS_AIV {
        __ubuf__ float local[ELEMENTS_PER_AIV];
        __ubuf__ float snapshot[TOTAL_ELEMENTS];
        const uint32_t sub_block_num = asc_get_sub_block_num();
        const uint32_t subblock_id = asc_get_sub_block_id();
        const uint32_t total_elements = sub_block_num * ELEMENTS_PER_AIV;
        const uint32_t total_bytes = total_elements * sizeof(float);
        asc_copy_gm2ub_align(local, input + subblock_id * ELEMENTS_PER_AIV, AIV_BYTES);
        asc_sync_notify(PIPE_MTE2, PIPE_MTE3, EVENT_ID0);
        asc_sync_wait(PIPE_MTE2, PIPE_MTE3, EVENT_ID0);
        asc_copy_ub2gm_align(contributions + subblock_id * ELEMENTS_PER_AIV, local, AIV_BYTES);
        asc_sync_subblock_arrive(PIPE_MTE3, FLAG_ID);
        asc_sync_subblock_wait(PIPE_MTE2, FLAG_ID);
        if (subblock_id == 0) {
            asc_copy_gm2ub_align(snapshot, contributions, total_bytes);
            asc_sync_notify(PIPE_MTE2, PIPE_MTE3, EVENT_ID0);
            asc_sync_wait(PIPE_MTE2, PIPE_MTE3, EVENT_ID0);
            asc_copy_ub2gm_align(output, snapshot, total_bytes);
        }
    }
    asc_sync_pipe(PIPE_ALL);
}

} // namespace

int main()
{
    uint32_t numBlocks = 1;
    std::vector<float> input(TOTAL_ELEMENTS);
    std::vector<float> output(TOTAL_ELEMENTS, 0.0f);
    for (uint32_t i = 0; i < TOTAL_ELEMENTS; ++i) {
        input[i] = static_cast<float>(i / ELEMENTS_PER_AIV + 1);
    }
    float *input_device = nullptr, *contributions_device = nullptr, *output_device = nullptr;

    aclInit(nullptr);
    aclrtSetDevice(0);
    aclrtMalloc(reinterpret_cast<void**>(&input_device), TOTAL_BYTES, ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&contributions_device), TOTAL_BYTES, ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMalloc(reinterpret_cast<void**>(&output_device), TOTAL_BYTES, ACL_MEM_MALLOC_HUGE_FIRST);
    aclrtMemcpy(input_device, TOTAL_BYTES, input.data(), TOTAL_BYTES, ACL_MEMCPY_HOST_TO_DEVICE);
    asc_sync_subblock_kernel<<<numBlocks, 0>>>(input_device, contributions_device, output_device);
    aclrtSynchronizeDevice();
    aclrtMemcpy(output.data(), TOTAL_BYTES, output_device, TOTAL_BYTES, ACL_MEMCPY_DEVICE_TO_HOST);
    bool passed = true;
    for (uint32_t i = 0; i < TOTAL_ELEMENTS; ++i) {
        const float expected = static_cast<float>(i / ELEMENTS_PER_AIV + 1);
        passed = passed && (output[i] == expected);
    }
    std::cout << (passed ? "[Success] asc_sync_subblock_arrive passed."
                          : "[Failed] asc_sync_subblock_arrive failed.") << std::endl;
    aclrtFree(input_device);
    aclrtFree(contributions_device);
    aclrtFree(output_device);
    aclrtResetDevice(0);
    aclFinalize();
    return passed ? 0 : 1;
}
```
