INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_gpio_0/axi_gpio_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_gpio_0
INFO: [VRFC 10-311] analyzing module axi_gpio_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module axi_gpio_0_address_decoder
INFO: [VRFC 10-311] analyzing module axi_gpio_0_axi_gpio
INFO: [VRFC 10-311] analyzing module axi_gpio_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module axi_gpio_0_cdc_sync
INFO: [VRFC 10-311] analyzing module axi_gpio_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module axi_gpio_0_interrupt_control
INFO: [VRFC 10-311] analyzing module axi_gpio_0_slave_attachment
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_uartlite_0/axi_uartlite_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_uartlite_0
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_address_decoder
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_baudrate
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cdc_sync
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_pselect_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_slave_attachment
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_core
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_uart16550_0/axi_uart16550_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_uart16550_0
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_address_decoder
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_axi_uart16550
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_cntr_incr_decr_addn_f_0
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_dynshreg_f__parameterized0
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_ipic_if
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_rx16550
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_rx_fifo_block
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_rx_fifo_control
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_slave_attachment
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_srl_fifo_rbu_f__parameterized0
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_tx16550
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_tx_fifo_block
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_uart16550
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_xuart
INFO: [VRFC 10-311] analyzing module axi_uart16550_0_xuart_tx_load_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_iic_0
INFO: [VRFC 10-311] analyzing module axi_iic_0_SRL_FIFO
INFO: [VRFC 10-311] analyzing module axi_iic_0_SRL_FIFO_0
INFO: [VRFC 10-311] analyzing module axi_iic_0_SRL_FIFO__parameterized0
INFO: [VRFC 10-311] analyzing module axi_iic_0_address_decoder
INFO: [VRFC 10-311] analyzing module axi_iic_0_axi_iic
INFO: [VRFC 10-311] analyzing module axi_iic_0_axi_ipif_ssp1
INFO: [VRFC 10-311] analyzing module axi_iic_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module axi_iic_0_cdc_sync
INFO: [VRFC 10-311] analyzing module axi_iic_0_cdc_sync_4
INFO: [VRFC 10-311] analyzing module axi_iic_0_debounce
INFO: [VRFC 10-311] analyzing module axi_iic_0_debounce_3
INFO: [VRFC 10-311] analyzing module axi_iic_0_dynamic_master
INFO: [VRFC 10-311] analyzing module axi_iic_0_filter
INFO: [VRFC 10-311] analyzing module axi_iic_0_iic
INFO: [VRFC 10-311] analyzing module axi_iic_0_iic_control
INFO: [VRFC 10-311] analyzing module axi_iic_0_interrupt_control
INFO: [VRFC 10-311] analyzing module axi_iic_0_reg_interface
INFO: [VRFC 10-311] analyzing module axi_iic_0_shift8
INFO: [VRFC 10-311] analyzing module axi_iic_0_shift8_1
INFO: [VRFC 10-311] analyzing module axi_iic_0_slave_attachment
INFO: [VRFC 10-311] analyzing module axi_iic_0_soft_reset
INFO: [VRFC 10-311] analyzing module axi_iic_0_upcnt_n
INFO: [VRFC 10-311] analyzing module axi_iic_0_upcnt_n_2
INFO: [VRFC 10-311] analyzing module axi_iic_0_upcnt_n__parameterized0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_crossbar_0/axi_crossbar_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_0
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_crossbar_v2_1_25_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_0_axi_register_slice_v2_1_24_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/uart_bd/ip/uart_bd_axi_uartlite_0_0/uart_bd_axi_uartlite_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_baudrate
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_0_uartlite_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/uart_bd/ip/uart_bd_axi_uartlite_0_1/uart_bd_axi_uartlite_0_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_address_decoder
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_axi_uartlite
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_baudrate
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_cdc_sync
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_dynshreg_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_pselect_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_slave_attachment
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_srl_fifo_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_uartlite_core
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_uartlite_rx
INFO: [VRFC 10-311] analyzing module uart_bd_axi_uartlite_0_1_uartlite_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/adc_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/smartconect_ip/sim/smartconect_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartconect_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/axi_interconnect_ip/ip/axi_interconnect_ip_s00_mmu_0/sim/axi_interconnect_ip_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_ip_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/axi_interconnect_ip/ip/axi_interconnect_ip_s01_mmu_0/sim/axi_interconnect_ip_s01_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_ip_s01_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/axi_interconnect_ip/sim/axi_interconnect_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_ip
INFO: [VRFC 10-311] analyzing module axi_interconnect_ip_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_GFBW64
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_10NV1EQ
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1S4UKEE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/iic_bd/sim/iic_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/bd/iic_bd/hdl/iic_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iic_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.ip_user_files/bd/uart_bd/sim/uart_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/adc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_ddr_tb
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/adc_tb.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/tb_top.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/top2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2_top
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/top2_tb.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_tb
INFO: [VRFC 10-2458] undeclared symbol rst_i, assumed default net type wire [/home/adg/GitHub/verilog_test/uart_top_tb.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/adg/GitHub/verilog_test/project_1/project_1.sim/sim_1/behav/xsim/glbl.v:6]
