// Seed: 162070570
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13
);
  logic [-1 : 1] id_15;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri1 _id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri id_8,
    output tri0 id_9,
    input wor id_10,
    input wor id_11,
    output wire id_12,
    output wor id_13,
    output wand id_14
);
  logic [id_5 : -1] id_16;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_6,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_2,
      id_10,
      id_7,
      id_6
  );
endmodule
