{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 20:16:25 2014 " "Info: Processing started: Sun May 25 20:16:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ena~40 " "Warning: Node \"ena~40\" is a latch" {  } { { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "postCounter:comb_6\|DflipflopDescibe:a\|temp " "Info: Detected ripple clock \"postCounter:comb_6\|DflipflopDescibe:a\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "postCounter:comb_6\|DflipflopDescibe:a\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register accumulator:comb_4\|r\[0\] accumulator:comb_4\|r\[2\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"accumulator:comb_4\|r\[0\]\" and destination register \"accumulator:comb_4\|r\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.294 ns + Longest register register " "Info: + Longest register to register delay is 1.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns accumulator:comb_4\|r\[0\] 1 REG LCFF_X1_Y32_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns accumulator:comb_4\|SuperAdder:comb_4\|WideOr2~10 2 COMB LCCOMB_X1_Y32_N18 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LCCOMB_X1_Y32_N18; Fanout = 1; COMB Node = 'accumulator:comb_4\|SuperAdder:comb_4\|WideOr2~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { accumulator:comb_4|r[0] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/SuperAdder.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.210 ns accumulator:comb_4\|r\[2\]~561 3 COMB LCCOMB_X1_Y32_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.210 ns; Loc. = LCCOMB_X1_Y32_N22; Fanout = 1; COMB Node = 'accumulator:comb_4\|r\[2\]~561'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.294 ns accumulator:comb_4\|r\[2\] 4 REG LCFF_X1_Y32_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.294 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 3; REG Node = 'accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 39.34 % ) " "Info: Total cell delay = 0.509 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.785 ns ( 60.66 % ) " "Info: Total interconnect delay = 0.785 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { accumulator:comb_4|r[0] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.294 ns" { accumulator:comb_4|r[0] {} accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 {} accumulator:comb_4|r[2]~561 {} accumulator:comb_4|r[2] {} } { 0.000ns 0.539ns 0.246ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns accumulator:comb_4\|r\[2\] 3 REG LCFF_X1_Y32_N23 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 3; REG Node = 'accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns accumulator:comb_4\|r\[0\] 3 REG LCFF_X1_Y32_N3 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { accumulator:comb_4|r[0] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.294 ns" { accumulator:comb_4|r[0] {} accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 {} accumulator:comb_4|r[2]~561 {} accumulator:comb_4|r[2] {} } { 0.000ns 0.539ns 0.246ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { accumulator:comb_4|r[2] {} } {  } {  } "" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "accumulator:comb_4\|r\[2\] B\[1\] clk 3.525 ns register " "Info: tsu for register \"accumulator:comb_4\|r\[2\]\" (data pin = \"B\[1\]\", clock pin = \"clk\") is 3.525 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.231 ns + Longest pin register " "Info: + Longest pin to register delay is 6.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns B\[1\] 1 PIN PIN_F7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_F7; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.490 ns) + CELL(0.419 ns) 5.751 ns accumulator:comb_4\|SuperAdder:comb_4\|WideOr2~10 2 COMB LCCOMB_X1_Y32_N18 1 " "Info: 2: + IC(4.490 ns) + CELL(0.419 ns) = 5.751 ns; Loc. = LCCOMB_X1_Y32_N18; Fanout = 1; COMB Node = 'accumulator:comb_4\|SuperAdder:comb_4\|WideOr2~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { B[1] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/SuperAdder.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.147 ns accumulator:comb_4\|r\[2\]~561 3 COMB LCCOMB_X1_Y32_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 6.147 ns; Loc. = LCCOMB_X1_Y32_N22; Fanout = 1; COMB Node = 'accumulator:comb_4\|r\[2\]~561'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.231 ns accumulator:comb_4\|r\[2\] 4 REG LCFF_X1_Y32_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.231 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 3; REG Node = 'accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 23.99 % ) " "Info: Total cell delay = 1.495 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.736 ns ( 76.01 % ) " "Info: Total interconnect delay = 4.736 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { B[1] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.231 ns" { B[1] {} B[1]~combout {} accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 {} accumulator:comb_4|r[2]~561 {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 4.490ns 0.246ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns accumulator:comb_4\|r\[2\] 3 REG LCFF_X1_Y32_N23 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N23; Fanout = 3; REG Node = 'accumulator:comb_4\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { B[1] accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 accumulator:comb_4|r[2]~561 accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.231 ns" { B[1] {} B[1]~combout {} accumulator:comb_4|SuperAdder:comb_4|WideOr2~10 {} accumulator:comb_4|r[2]~561 {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 4.490ns 0.246ns 0.000ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[0\] accumulator:comb_4\|r\[0\] 6.292 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[0\]\" through register \"accumulator:comb_4\|r\[0\]\" is 6.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns accumulator:comb_4\|r\[0\] 3 REG LCFF_X1_Y32_N3 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.372 ns + Longest register pin " "Info: + Longest register to pin delay is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns accumulator:comb_4\|r\[0\] 1 REG LCFF_X1_Y32_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(2.662 ns) 3.372 ns S\[0\] 2 PIN PIN_D2 0 " "Info: 2: + IC(0.710 ns) + CELL(2.662 ns) = 3.372 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'S\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { accumulator:comb_4|r[0] S[0] } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 78.94 % ) " "Info: Total cell delay = 2.662 ns ( 78.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.710 ns ( 21.06 % ) " "Info: Total interconnect delay = 0.710 ns ( 21.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { accumulator:comb_4|r[0] S[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { accumulator:comb_4|r[0] {} S[0] {} } { 0.000ns 0.710ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { accumulator:comb_4|r[0] S[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { accumulator:comb_4|r[0] {} S[0] {} } { 0.000ns 0.710ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "accumulator:comb_4\|r\[0\] enable clk 0.069 ns register " "Info: th for register \"accumulator:comb_4\|r\[0\]\" (data pin = \"enable\", clock pin = \"clk\") is 0.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns accumulator:comb_4\|r\[0\] 3 REG LCFF_X1_Y32_N3 5 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.867 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; PIN Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "Multiplier.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/Multiplier.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.150 ns) 2.783 ns accumulator:comb_4\|r\[0\]~556 2 COMB LCCOMB_X1_Y32_N2 1 " "Info: 2: + IC(1.654 ns) + CELL(0.150 ns) = 2.783 ns; Loc. = LCCOMB_X1_Y32_N2; Fanout = 1; COMB Node = 'accumulator:comb_4\|r\[0\]~556'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { enable accumulator:comb_4|r[0]~556 } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.867 ns accumulator:comb_4\|r\[0\] 3 REG LCFF_X1_Y32_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.867 ns; Loc. = LCFF_X1_Y32_N3; Fanout = 5; REG Node = 'accumulator:comb_4\|r\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { accumulator:comb_4|r[0]~556 accumulator:comb_4|r[0] } "NODE_NAME" } } { "accumulator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex6/accumulator.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 42.31 % ) " "Info: Total cell delay = 1.213 ns ( 42.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.654 ns ( 57.69 % ) " "Info: Total interconnect delay = 1.654 ns ( 57.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { enable accumulator:comb_4|r[0]~556 accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { enable {} enable~combout {} accumulator:comb_4|r[0]~556 {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 1.654ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { enable accumulator:comb_4|r[0]~556 accumulator:comb_4|r[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { enable {} enable~combout {} accumulator:comb_4|r[0]~556 {} accumulator:comb_4|r[0] {} } { 0.000ns 0.000ns 1.654ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 20:16:26 2014 " "Info: Processing ended: Sun May 25 20:16:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
