// Seed: 2540152687
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7
);
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd51,
    parameter id_17 = 32'd73,
    parameter id_4  = 32'd11,
    parameter id_6  = 32'd65
) (
    output wire id_0,
    input supply1 _id_1,
    output wand id_2,
    output tri1 id_3,
    input wire _id_4
    , id_19, id_20,
    input tri1 id_5,
    input supply0 _id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    input wor id_11,
    input supply0 id_12,
    inout supply0 id_13,
    output wand id_14,
    input uwire id_15,
    output wand id_16
    , id_21,
    output tri0 _id_17
);
  assign id_14 = id_20;
  logic [id_4 : id_17] id_22;
  tri   [ id_1 : id_6] id_23 = id_9 - id_20;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_13,
      id_9,
      id_10,
      id_5,
      id_7,
      id_9
  );
  assign modCall_1.id_2 = 0;
  tri0 id_24 = {id_15{-1 == -1}};
endmodule
