#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  1 19:36:45 2025
# Process ID         : 51856
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16056 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycle\RISCVsinglecycle.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 30064 MB
# Total Virtual      : 46913 MB
# Available Virtual  : 12183 MB
#-----------------------------------------------------------
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/RISCV-cpu/RTL/CPUs/RISCVsinglecycle' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/mips-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/synth_1'.
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/mips-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/clk_wiz_0_synth_1' of run 'clk_wiz_0_synth_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/clk_wiz_0_synth_1'.
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/mips-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/impl_1'.
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [Project 1-1877] Auto incremental dir location 'c:/home/fpgauser/mips-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/clk_wiz_0_impl_1' of run 'clk_wiz_0_impl_1' is not writable, setting it to default location 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/RISCVsinglecycle.srcs/utils_1/imports/clk_wiz_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'RISCVsinglecycle.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1596.113 ; gain = 310.168
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  1 20:37:49 2025...
