

================================================================
== Vitis HLS Report for 'VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4'
================================================================
* Date:           Wed Jul  5 09:56:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      219|      219|  0.876 us|  0.876 us|  219|  219|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_4  |      217|      217|        74|          2|          1|    73|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2306|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|    38182|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    38182|     2456|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln82_fu_168_p2                  |         +|   0|  0|    14|           7|           1|
    |add_ln86_fu_196_p2                  |         +|   0|  0|    71|          64|          64|
    |empty_1652_fu_178_p2                |         +|   0|  0|    26|          19|          19|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state72_pp0_stage1_iter35  |       and|   0|  0|     2|           1|           1|
    |ap_block_state73_pp0_stage0_iter36  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op178_read_state73     |       and|   0|  0|     2|           1|           1|
    |icmp_ln82_fu_162_p2                 |      icmp|   0|  0|    10|           7|           7|
    |lshr_ln86_fu_238_p2                 |      lshr|   0|  0|  2171|        2048|        2048|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0|  2306|        2152|        2147|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+------+-----------+
    |                   Name                   | LUT| Input Size| Bits | Total Bits|
    +------------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                                 |  14|          3|     1|          3|
    |ap_done_int                               |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter36_empty_1651_reg_135  |   9|          2|  1024|       2048|
    |ap_sig_allocacmp_i_6                      |   9|          2|     7|         14|
    |gmem1_blk_n_AR                            |   9|          2|     1|          2|
    |gmem1_blk_n_R                             |   9|          2|     1|          2|
    |i_fu_78                                   |   9|          2|     7|         14|
    +------------------------------------------+----+-----------+------+-----------+
    |Total                                     |  86|         19|  1044|       2089|
    +------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------------+------+----+------+-----------+
    |                   Name                   |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                 |     2|   0|     2|          0|
    |ap_done_reg                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter27                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter28                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter29                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter30                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter31                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter32                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter33                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter34                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter35                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter36                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9                   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg         |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter10_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter11_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter12_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter13_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter14_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter15_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter16_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter17_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter18_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter19_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter1_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter20_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter21_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter22_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter23_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter24_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter25_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter26_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter27_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter28_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter29_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter2_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter30_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter31_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter32_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter33_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter34_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter35_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter36_empty_1651_reg_135  |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter3_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter4_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter5_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter6_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter7_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter8_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |ap_phi_reg_pp0_iter9_empty_1651_reg_135   |  1024|   0|  1024|          0|
    |gmem1_addr_read_reg_294                   |  1024|   0|  1024|          0|
    |i_6_reg_269                               |     7|   0|     7|          0|
    |i_fu_78                                   |     7|   0|     7|          0|
    |icmp_ln82_reg_274                         |     1|   0|     1|          0|
    |in_buf2_V2_addr_reg_289                   |     7|   0|     7|          0|
    |select_ln86_cast_cast_reg_259             |     2|   0|    32|         30|
    |shl_ln86_cast_cast_reg_264                |    10|   0|  2048|       2038|
    |trunc_ln1_reg_278                         |    57|   0|    57|          0|
    |i_6_reg_269                               |    64|  32|     7|          0|
    |icmp_ln82_reg_274                         |    64|  32|     1|          0|
    +------------------------------------------+------+----+------+-----------+
    |Total                                     | 38182|  64| 40130|       2068|
    +------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+------+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_82_4_proc_Pipeline_VITIS_LOOP_82_4|  return value|
|m_axi_gmem1_AWVALID   |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|    64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|    32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|     3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|     3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  1024|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   128|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WID       |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|    64|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|    32|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|     3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|     3|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|     4|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  1024|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RID       |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|     9|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|     2|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BID       |   in|     1|       m_axi|                                          gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|     1|       m_axi|                                          gmem1|       pointer|
|shl_ln86_cast         |   in|    10|     ap_none|                                  shl_ln86_cast|        scalar|
|mul_ln72              |   in|    19|     ap_none|                                       mul_ln72|        scalar|
|in_buf2_V2_address0   |  out|     7|   ap_memory|                                     in_buf2_V2|         array|
|in_buf2_V2_ce0        |  out|     1|   ap_memory|                                     in_buf2_V2|         array|
|in_buf2_V2_we0        |  out|     1|   ap_memory|                                     in_buf2_V2|         array|
|in_buf2_V2_d0         |  out|   512|   ap_memory|                                     in_buf2_V2|         array|
|in2                   |   in|    64|     ap_none|                                            in2|        scalar|
|select_ln86_cast      |   in|     2|     ap_none|                               select_ln86_cast|        scalar|
|icmp_ln86             |   in|     1|     ap_none|                                      icmp_ln86|        scalar|
+----------------------+-----+------+------------+-----------------------------------------------+--------------+

