
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Stream release 8' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -R -sverilog tb.sv SME.v +define+USECOLOR +access+r +vcs+fsdbon +fsdb+mda \
+fsdbfile+SME.fsdb -l run.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
            Version V-2023.12 -- Fri Mar  8 20:12:50 2024

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'tb.sv'
Parsing design file 'SME.v'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module testfixture
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2023.12/linux/lib -L/usr/cad/synopsys/vcs/2023.12/linux/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _392681_archive_1.so   SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2023.12/linux/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2023.12/linux/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX/pli.a \
/usr/cad/synopsys/vcs/2023.12/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
Command: /home/merg112/m11202141/IC_Contest/108_IC_Contest_Preround/verilog_version1/./simv +define+USECOLOR +access+r +fsdb+mda +fsdbfile+SME.fsdb -a run.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12; Runtime version V-2023.12;  Mar  8 20:12 2024
*Verdi* Loading libsscore_vcs202312.so
FSDB Dumper for VCS, Release Verdi_V-2023.12, Linux, 11/15/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SME.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "abcdijk lmnop q rstuv"
  -- Pattern 1  "1234"
       cycle 65, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "abcd"
       cycle 7b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "dijk"
       cycle 9a, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "pqrst"
       cycle e7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "pqr.t"
       cycle 134, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "c...k"
       cycle 154, expect(1,02) , get(1,02) >> Pass
  -- Pattern 7  "^lmno"
       cycle 183, expect(1,08) , get(1,08) >> Pass
  -- Pattern 8  "rstuv$"
       cycle 1d1, expect(1,10) , get(1,10) >> Pass
  -- Pattern 9  "^rmn"
       cycle 21d, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ijk l$"
       cycle 26b, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "v"
       cycle 2b1, expect(1,14) , get(1,14) >> Pass
  -- Pattern c  "lmnoprst"
       cycle 301, expect(0,--) , get(0,--) >> Pass
  -- Pattern d  "^ijk$"
       cycle 34e, expect(0,--) , get(0,--) >> Pass
  -- Pattern e  "^q$"
       cycle 387, expect(1,0e) , get(1,0e) >> Pass
  __________________________________________________________
  == String 2  "2x1=2 2x2=4 2x3=6"
  -- Pattern 1  "^2.2.2"
       cycle 3e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "2.2.2"
       cycle 40c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "^2.2.4$"
       cycle 440, expect(1,06) , get(1,06) >> Pass
  -- Pattern 4  "."
       cycle 44a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "^.."
       cycle 459, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "^.$"
       cycle 4a1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "2.$"
       cycle 4ef, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "2x4=7"
       cycle 530, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "3=6-3"
       cycle 571, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "1.2=2"
       cycle 5b5, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "2*2=4"
       cycle 5ea, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 3  "She sees cheese"
  -- Pattern 1  "ees."
       cycle 61e, expect(1,05) , get(1,05) >> Pass
  -- Pattern 2  "ees.$"
       cycle 65c, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "e..se"
       cycle 6a0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "e..ee$"
       cycle 6e2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "^ees*"
       cycle 71d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "hee*se"
       cycle 759, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 7  "he.s"
       cycle 772, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "*see$"
       cycle 7b9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "se*ce"
       cycle 7fa, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "But she said the butter's bitter"
  -- Pattern 1  "sa*said"
       cycle 890, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "b*tter"
       cycle 8e4, expect(1,11) , get(1,11) >> Pass
  -- Pattern 3  "b*tter$"
       cycle 95a, expect(1,11) , get(1,11) >> Pass
  -- Pattern 4  "ut*r"
       cycle 9ac, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "ut*tted"
       cycle a28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "^ut*tter"
       cycle a99, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "*tered"
       cycle b1d, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "He threw three free throws"
  -- Pattern 1  "thr*the$"
       cycle b9f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "^thro*th"
       cycle c01, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  ".ree th"
       cycle c6b, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 4  ".ree  fr"
       cycle cf7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  ".ree *re"
       cycle d56, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 6  "re. thr"
       cycle d87, expect(1,05) , get(1,05) >> Pass
  -- Pattern 7  "ee*ee fr"
       cycle dec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "ee*ee th"
       cycle e3f, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 9  "re*ee.$"
       cycle ea6, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "^...$"
       cycle f0e, expect(0,--) , get(0,--) >> Pass
  -- Pattern b  "^....$"
       cycle f5c, expect(1,0f) , get(1,0f) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =3933 , Score =100       --
----------------------------------
$finish called from file "tb.sv", line 201.
$finish at simulation time              7866000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 78660000 ps
CPU Time:      0.200 seconds;       Data structure size:   0.0Mb
Fri Mar  8 20:12:52 2024
CPU time: .149 seconds to compile + .113 seconds to elab + .148 seconds to link + .212 seconds in simulation
