//
// File created by:  irun
// Do not modify this file
//
+prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog3
+incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim
+define+SYN+prog3+FSDB_ALL
+access+r
+nc64bit
-SDF_FILE
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn/top_syn.sdf
-ACCESS
+r
-MESSAGES
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cds.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdl.var
-WORK
worklib
-HASXLMODE
