#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a53000 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a53190 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a452d0 .functor NOT 1, L_0x1aa6d50, C4<0>, C4<0>, C4<0>;
L_0x1aa6b30 .functor XOR 2, L_0x1aa69d0, L_0x1aa6a90, C4<00>, C4<00>;
L_0x1aa6c40 .functor XOR 2, L_0x1aa6b30, L_0x1aa6ba0, C4<00>, C4<00>;
v0x1aa1120_0 .net *"_ivl_10", 1 0, L_0x1aa6ba0;  1 drivers
v0x1aa1220_0 .net *"_ivl_12", 1 0, L_0x1aa6c40;  1 drivers
v0x1aa1300_0 .net *"_ivl_2", 1 0, L_0x1aa44e0;  1 drivers
v0x1aa13c0_0 .net *"_ivl_4", 1 0, L_0x1aa69d0;  1 drivers
v0x1aa14a0_0 .net *"_ivl_6", 1 0, L_0x1aa6a90;  1 drivers
v0x1aa15d0_0 .net *"_ivl_8", 1 0, L_0x1aa6b30;  1 drivers
v0x1aa16b0_0 .net "a", 0 0, v0x1a9d450_0;  1 drivers
v0x1aa1750_0 .net "b", 0 0, v0x1a9d4f0_0;  1 drivers
v0x1aa17f0_0 .net "c", 0 0, v0x1a9d590_0;  1 drivers
v0x1aa1890_0 .var "clk", 0 0;
v0x1aa1930_0 .net "d", 0 0, v0x1a9d6d0_0;  1 drivers
v0x1aa19d0_0 .net "out_pos_dut", 0 0, L_0x1aa6850;  1 drivers
v0x1aa1a70_0 .net "out_pos_ref", 0 0, L_0x1aa2fa0;  1 drivers
v0x1aa1b10_0 .net "out_sop_dut", 0 0, L_0x1aa3f00;  1 drivers
v0x1aa1bb0_0 .net "out_sop_ref", 0 0, L_0x1a77c00;  1 drivers
v0x1aa1c50_0 .var/2u "stats1", 223 0;
v0x1aa1cf0_0 .var/2u "strobe", 0 0;
v0x1aa1d90_0 .net "tb_match", 0 0, L_0x1aa6d50;  1 drivers
v0x1aa1e60_0 .net "tb_mismatch", 0 0, L_0x1a452d0;  1 drivers
v0x1aa1f00_0 .net "wavedrom_enable", 0 0, v0x1a9d9a0_0;  1 drivers
v0x1aa1fd0_0 .net "wavedrom_title", 511 0, v0x1a9da40_0;  1 drivers
L_0x1aa44e0 .concat [ 1 1 0 0], L_0x1aa2fa0, L_0x1a77c00;
L_0x1aa69d0 .concat [ 1 1 0 0], L_0x1aa2fa0, L_0x1a77c00;
L_0x1aa6a90 .concat [ 1 1 0 0], L_0x1aa6850, L_0x1aa3f00;
L_0x1aa6ba0 .concat [ 1 1 0 0], L_0x1aa2fa0, L_0x1a77c00;
L_0x1aa6d50 .cmp/eeq 2, L_0x1aa44e0, L_0x1aa6c40;
S_0x1a53320 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a53190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a456b0 .functor AND 1, v0x1a9d590_0, v0x1a9d6d0_0, C4<1>, C4<1>;
L_0x1a45a90 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1a45e70 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a460f0 .functor AND 1, L_0x1a45a90, L_0x1a45e70, C4<1>, C4<1>;
L_0x1a5dca0 .functor AND 1, L_0x1a460f0, v0x1a9d590_0, C4<1>, C4<1>;
L_0x1a77c00 .functor OR 1, L_0x1a456b0, L_0x1a5dca0, C4<0>, C4<0>;
L_0x1aa2420 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa2490 .functor OR 1, L_0x1aa2420, v0x1a9d6d0_0, C4<0>, C4<0>;
L_0x1aa25a0 .functor AND 1, v0x1a9d590_0, L_0x1aa2490, C4<1>, C4<1>;
L_0x1aa2660 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa2730 .functor OR 1, L_0x1aa2660, v0x1a9d4f0_0, C4<0>, C4<0>;
L_0x1aa27a0 .functor AND 1, L_0x1aa25a0, L_0x1aa2730, C4<1>, C4<1>;
L_0x1aa2920 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa2990 .functor OR 1, L_0x1aa2920, v0x1a9d6d0_0, C4<0>, C4<0>;
L_0x1aa28b0 .functor AND 1, v0x1a9d590_0, L_0x1aa2990, C4<1>, C4<1>;
L_0x1aa2b20 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa2c20 .functor OR 1, L_0x1aa2b20, v0x1a9d6d0_0, C4<0>, C4<0>;
L_0x1aa2ce0 .functor AND 1, L_0x1aa28b0, L_0x1aa2c20, C4<1>, C4<1>;
L_0x1aa2e90 .functor XNOR 1, L_0x1aa27a0, L_0x1aa2ce0, C4<0>, C4<0>;
v0x1a44c00_0 .net *"_ivl_0", 0 0, L_0x1a456b0;  1 drivers
v0x1a45000_0 .net *"_ivl_12", 0 0, L_0x1aa2420;  1 drivers
v0x1a453e0_0 .net *"_ivl_14", 0 0, L_0x1aa2490;  1 drivers
v0x1a457c0_0 .net *"_ivl_16", 0 0, L_0x1aa25a0;  1 drivers
v0x1a45ba0_0 .net *"_ivl_18", 0 0, L_0x1aa2660;  1 drivers
v0x1a45f80_0 .net *"_ivl_2", 0 0, L_0x1a45a90;  1 drivers
v0x1a46200_0 .net *"_ivl_20", 0 0, L_0x1aa2730;  1 drivers
v0x1a9b9c0_0 .net *"_ivl_24", 0 0, L_0x1aa2920;  1 drivers
v0x1a9baa0_0 .net *"_ivl_26", 0 0, L_0x1aa2990;  1 drivers
v0x1a9bb80_0 .net *"_ivl_28", 0 0, L_0x1aa28b0;  1 drivers
v0x1a9bc60_0 .net *"_ivl_30", 0 0, L_0x1aa2b20;  1 drivers
v0x1a9bd40_0 .net *"_ivl_32", 0 0, L_0x1aa2c20;  1 drivers
v0x1a9be20_0 .net *"_ivl_36", 0 0, L_0x1aa2e90;  1 drivers
L_0x7f5c61269018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a9bee0_0 .net *"_ivl_38", 0 0, L_0x7f5c61269018;  1 drivers
v0x1a9bfc0_0 .net *"_ivl_4", 0 0, L_0x1a45e70;  1 drivers
v0x1a9c0a0_0 .net *"_ivl_6", 0 0, L_0x1a460f0;  1 drivers
v0x1a9c180_0 .net *"_ivl_8", 0 0, L_0x1a5dca0;  1 drivers
v0x1a9c260_0 .net "a", 0 0, v0x1a9d450_0;  alias, 1 drivers
v0x1a9c320_0 .net "b", 0 0, v0x1a9d4f0_0;  alias, 1 drivers
v0x1a9c3e0_0 .net "c", 0 0, v0x1a9d590_0;  alias, 1 drivers
v0x1a9c4a0_0 .net "d", 0 0, v0x1a9d6d0_0;  alias, 1 drivers
v0x1a9c560_0 .net "out_pos", 0 0, L_0x1aa2fa0;  alias, 1 drivers
v0x1a9c620_0 .net "out_sop", 0 0, L_0x1a77c00;  alias, 1 drivers
v0x1a9c6e0_0 .net "pos0", 0 0, L_0x1aa27a0;  1 drivers
v0x1a9c7a0_0 .net "pos1", 0 0, L_0x1aa2ce0;  1 drivers
L_0x1aa2fa0 .functor MUXZ 1, L_0x7f5c61269018, L_0x1aa27a0, L_0x1aa2e90, C4<>;
S_0x1a9c920 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a53190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a9d450_0 .var "a", 0 0;
v0x1a9d4f0_0 .var "b", 0 0;
v0x1a9d590_0 .var "c", 0 0;
v0x1a9d630_0 .net "clk", 0 0, v0x1aa1890_0;  1 drivers
v0x1a9d6d0_0 .var "d", 0 0;
v0x1a9d7c0_0 .var/2u "fail", 0 0;
v0x1a9d860_0 .var/2u "fail1", 0 0;
v0x1a9d900_0 .net "tb_match", 0 0, L_0x1aa6d50;  alias, 1 drivers
v0x1a9d9a0_0 .var "wavedrom_enable", 0 0;
v0x1a9da40_0 .var "wavedrom_title", 511 0;
E_0x1a51970/0 .event negedge, v0x1a9d630_0;
E_0x1a51970/1 .event posedge, v0x1a9d630_0;
E_0x1a51970 .event/or E_0x1a51970/0, E_0x1a51970/1;
S_0x1a9cc50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a9c920;
 .timescale -12 -12;
v0x1a9ce90_0 .var/2s "i", 31 0;
E_0x1a51810 .event posedge, v0x1a9d630_0;
S_0x1a9cf90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a9c920;
 .timescale -12 -12;
v0x1a9d190_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a9d270 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a9c920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a9dc20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a53190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1aa3150 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa31e0 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa3380 .functor AND 1, L_0x1aa3150, L_0x1aa31e0, C4<1>, C4<1>;
L_0x1aa3490 .functor AND 1, L_0x1aa3380, v0x1a9d590_0, C4<1>, C4<1>;
L_0x1aa3690 .functor NOT 1, v0x1a9d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa3810 .functor AND 1, L_0x1aa3490, L_0x1aa3690, C4<1>, C4<1>;
L_0x1aa3960 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa3ae0 .functor AND 1, L_0x1aa3960, v0x1a9d4f0_0, C4<1>, C4<1>;
L_0x1aa3bf0 .functor AND 1, L_0x1aa3ae0, v0x1a9d590_0, C4<1>, C4<1>;
L_0x1aa3cb0 .functor AND 1, L_0x1aa3bf0, v0x1a9d6d0_0, C4<1>, C4<1>;
L_0x1aa3dd0 .functor OR 1, L_0x1aa3810, L_0x1aa3cb0, C4<0>, C4<0>;
L_0x1aa3e90 .functor AND 1, v0x1a9d450_0, v0x1a9d4f0_0, C4<1>, C4<1>;
L_0x1aa3f70 .functor AND 1, L_0x1aa3e90, v0x1a9d590_0, C4<1>, C4<1>;
L_0x1aa4030 .functor AND 1, L_0x1aa3f70, v0x1a9d6d0_0, C4<1>, C4<1>;
L_0x1aa3f00 .functor OR 1, L_0x1aa3dd0, L_0x1aa4030, C4<0>, C4<0>;
L_0x1aa4260 .functor OR 1, v0x1a9d450_0, v0x1a9d4f0_0, C4<0>, C4<0>;
L_0x1aa4360 .functor NOT 1, v0x1a9d590_0, C4<0>, C4<0>, C4<0>;
L_0x1aa43d0 .functor OR 1, L_0x1aa4260, L_0x1aa4360, C4<0>, C4<0>;
L_0x1aa4580 .functor NOT 1, v0x1a9d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa45f0 .functor OR 1, L_0x1aa43d0, L_0x1aa4580, C4<0>, C4<0>;
L_0x1aa47b0 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa4820 .functor OR 1, v0x1a9d450_0, L_0x1aa47b0, C4<0>, C4<0>;
L_0x1aa49a0 .functor NOT 1, v0x1a9d590_0, C4<0>, C4<0>, C4<0>;
L_0x1aa4a10 .functor OR 1, L_0x1aa4820, L_0x1aa49a0, C4<0>, C4<0>;
L_0x1aa4bf0 .functor NOT 1, v0x1a9d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa4c60 .functor OR 1, L_0x1aa4a10, L_0x1aa4bf0, C4<0>, C4<0>;
L_0x1aa4e50 .functor AND 1, L_0x1aa45f0, L_0x1aa4c60, C4<1>, C4<1>;
L_0x1aa4f60 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa50c0 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa5130 .functor OR 1, L_0x1aa4f60, L_0x1aa50c0, C4<0>, C4<0>;
L_0x1aa5340 .functor NOT 1, v0x1a9d590_0, C4<0>, C4<0>, C4<0>;
L_0x1aa53b0 .functor OR 1, L_0x1aa5130, L_0x1aa5340, C4<0>, C4<0>;
L_0x1aa55d0 .functor OR 1, L_0x1aa53b0, v0x1a9d6d0_0, C4<0>, C4<0>;
L_0x1aa5690 .functor AND 1, L_0x1aa4e50, L_0x1aa55d0, C4<1>, C4<1>;
L_0x1aa58c0 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa5930 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa5ad0 .functor OR 1, L_0x1aa58c0, L_0x1aa5930, C4<0>, C4<0>;
L_0x1aa5be0 .functor OR 1, L_0x1aa5ad0, v0x1a9d590_0, C4<0>, C4<0>;
L_0x1aa59a0 .functor NOT 1, v0x1a9d6d0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa5a10 .functor OR 1, L_0x1aa5be0, L_0x1aa59a0, C4<0>, C4<0>;
L_0x1aa5f80 .functor AND 1, L_0x1aa5690, L_0x1aa5a10, C4<1>, C4<1>;
L_0x1aa6090 .functor NOT 1, v0x1a9d450_0, C4<0>, C4<0>, C4<0>;
L_0x1aa6260 .functor NOT 1, v0x1a9d4f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aa62d0 .functor OR 1, L_0x1aa6090, L_0x1aa6260, C4<0>, C4<0>;
L_0x1aa6550 .functor OR 1, L_0x1aa62d0, v0x1a9d590_0, C4<0>, C4<0>;
L_0x1aa6610 .functor OR 1, L_0x1aa6550, v0x1a9d6d0_0, C4<0>, C4<0>;
L_0x1aa6850 .functor AND 1, L_0x1aa5f80, L_0x1aa6610, C4<1>, C4<1>;
v0x1a9dde0_0 .net *"_ivl_0", 0 0, L_0x1aa3150;  1 drivers
v0x1a9dec0_0 .net *"_ivl_10", 0 0, L_0x1aa3810;  1 drivers
v0x1a9dfa0_0 .net *"_ivl_12", 0 0, L_0x1aa3960;  1 drivers
v0x1a9e090_0 .net *"_ivl_14", 0 0, L_0x1aa3ae0;  1 drivers
v0x1a9e170_0 .net *"_ivl_16", 0 0, L_0x1aa3bf0;  1 drivers
v0x1a9e2a0_0 .net *"_ivl_18", 0 0, L_0x1aa3cb0;  1 drivers
v0x1a9e380_0 .net *"_ivl_2", 0 0, L_0x1aa31e0;  1 drivers
v0x1a9e460_0 .net *"_ivl_20", 0 0, L_0x1aa3dd0;  1 drivers
v0x1a9e540_0 .net *"_ivl_22", 0 0, L_0x1aa3e90;  1 drivers
v0x1a9e6b0_0 .net *"_ivl_24", 0 0, L_0x1aa3f70;  1 drivers
v0x1a9e790_0 .net *"_ivl_26", 0 0, L_0x1aa4030;  1 drivers
v0x1a9e870_0 .net *"_ivl_30", 0 0, L_0x1aa4260;  1 drivers
v0x1a9e950_0 .net *"_ivl_32", 0 0, L_0x1aa4360;  1 drivers
v0x1a9ea30_0 .net *"_ivl_34", 0 0, L_0x1aa43d0;  1 drivers
v0x1a9eb10_0 .net *"_ivl_36", 0 0, L_0x1aa4580;  1 drivers
v0x1a9ebf0_0 .net *"_ivl_38", 0 0, L_0x1aa45f0;  1 drivers
v0x1a9ecd0_0 .net *"_ivl_4", 0 0, L_0x1aa3380;  1 drivers
v0x1a9eec0_0 .net *"_ivl_40", 0 0, L_0x1aa47b0;  1 drivers
v0x1a9efa0_0 .net *"_ivl_42", 0 0, L_0x1aa4820;  1 drivers
v0x1a9f080_0 .net *"_ivl_44", 0 0, L_0x1aa49a0;  1 drivers
v0x1a9f160_0 .net *"_ivl_46", 0 0, L_0x1aa4a10;  1 drivers
v0x1a9f240_0 .net *"_ivl_48", 0 0, L_0x1aa4bf0;  1 drivers
v0x1a9f320_0 .net *"_ivl_50", 0 0, L_0x1aa4c60;  1 drivers
v0x1a9f400_0 .net *"_ivl_52", 0 0, L_0x1aa4e50;  1 drivers
v0x1a9f4e0_0 .net *"_ivl_54", 0 0, L_0x1aa4f60;  1 drivers
v0x1a9f5c0_0 .net *"_ivl_56", 0 0, L_0x1aa50c0;  1 drivers
v0x1a9f6a0_0 .net *"_ivl_58", 0 0, L_0x1aa5130;  1 drivers
v0x1a9f780_0 .net *"_ivl_6", 0 0, L_0x1aa3490;  1 drivers
v0x1a9f860_0 .net *"_ivl_60", 0 0, L_0x1aa5340;  1 drivers
v0x1a9f940_0 .net *"_ivl_62", 0 0, L_0x1aa53b0;  1 drivers
v0x1a9fa20_0 .net *"_ivl_64", 0 0, L_0x1aa55d0;  1 drivers
v0x1a9fb00_0 .net *"_ivl_66", 0 0, L_0x1aa5690;  1 drivers
v0x1a9fbe0_0 .net *"_ivl_68", 0 0, L_0x1aa58c0;  1 drivers
v0x1a9fed0_0 .net *"_ivl_70", 0 0, L_0x1aa5930;  1 drivers
v0x1a9ffb0_0 .net *"_ivl_72", 0 0, L_0x1aa5ad0;  1 drivers
v0x1aa0090_0 .net *"_ivl_74", 0 0, L_0x1aa5be0;  1 drivers
v0x1aa0170_0 .net *"_ivl_76", 0 0, L_0x1aa59a0;  1 drivers
v0x1aa0250_0 .net *"_ivl_78", 0 0, L_0x1aa5a10;  1 drivers
v0x1aa0330_0 .net *"_ivl_8", 0 0, L_0x1aa3690;  1 drivers
v0x1aa0410_0 .net *"_ivl_80", 0 0, L_0x1aa5f80;  1 drivers
v0x1aa04f0_0 .net *"_ivl_82", 0 0, L_0x1aa6090;  1 drivers
v0x1aa05d0_0 .net *"_ivl_84", 0 0, L_0x1aa6260;  1 drivers
v0x1aa06b0_0 .net *"_ivl_86", 0 0, L_0x1aa62d0;  1 drivers
v0x1aa0790_0 .net *"_ivl_88", 0 0, L_0x1aa6550;  1 drivers
v0x1aa0870_0 .net *"_ivl_90", 0 0, L_0x1aa6610;  1 drivers
v0x1aa0950_0 .net "a", 0 0, v0x1a9d450_0;  alias, 1 drivers
v0x1aa09f0_0 .net "b", 0 0, v0x1a9d4f0_0;  alias, 1 drivers
v0x1aa0ae0_0 .net "c", 0 0, v0x1a9d590_0;  alias, 1 drivers
v0x1aa0bd0_0 .net "d", 0 0, v0x1a9d6d0_0;  alias, 1 drivers
v0x1aa0cc0_0 .net "out_pos", 0 0, L_0x1aa6850;  alias, 1 drivers
v0x1aa0d80_0 .net "out_sop", 0 0, L_0x1aa3f00;  alias, 1 drivers
S_0x1aa0f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a53190;
 .timescale -12 -12;
E_0x1a3a9f0 .event anyedge, v0x1aa1cf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1aa1cf0_0;
    %nor/r;
    %assign/vec4 v0x1aa1cf0_0, 0;
    %wait E_0x1a3a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a9c920;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a9d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a9d860_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a9c920;
T_4 ;
    %wait E_0x1a51970;
    %load/vec4 v0x1a9d900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a9d7c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a9c920;
T_5 ;
    %wait E_0x1a51810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %wait E_0x1a51810;
    %load/vec4 v0x1a9d7c0_0;
    %store/vec4 v0x1a9d860_0, 0, 1;
    %fork t_1, S_0x1a9cc50;
    %jmp t_0;
    .scope S_0x1a9cc50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a9ce90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a9ce90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a51810;
    %load/vec4 v0x1a9ce90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a9ce90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a9ce90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a9c920;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a51970;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a9d6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a9d4f0_0, 0;
    %assign/vec4 v0x1a9d450_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a9d7c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a9d860_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a53190;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa1890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa1cf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a53190;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1aa1890_0;
    %inv;
    %store/vec4 v0x1aa1890_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a53190;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a9d630_0, v0x1aa1e60_0, v0x1aa16b0_0, v0x1aa1750_0, v0x1aa17f0_0, v0x1aa1930_0, v0x1aa1bb0_0, v0x1aa1b10_0, v0x1aa1a70_0, v0x1aa19d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a53190;
T_9 ;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a53190;
T_10 ;
    %wait E_0x1a51970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa1c50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
    %load/vec4 v0x1aa1d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aa1c50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1aa1bb0_0;
    %load/vec4 v0x1aa1bb0_0;
    %load/vec4 v0x1aa1b10_0;
    %xor;
    %load/vec4 v0x1aa1bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1aa1a70_0;
    %load/vec4 v0x1aa1a70_0;
    %load/vec4 v0x1aa19d0_0;
    %xor;
    %load/vec4 v0x1aa1a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1aa1c50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aa1c50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter2/response3/top_module.sv";
