#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 14 18:24:34 2021
# Process ID: 20139
# Current directory: /home/aamir/Desktop/project/verilog/encryption/vivado_work
# Command line: vivado
# Log file: /home/aamir/Desktop/project/verilog/encryption/vivado_work/vivado.log
# Journal file: /home/aamir/Desktop/project/verilog/encryption/vivado_work/vivado.jou
#-----------------------------------------------------------
start_gui
create_project aes_128 /home/aamir/Desktop/project/verilog/encryption/vivado_work/aes_128 -part xc7vx485tffg1157-1
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/round_function.vh
add_files -norecurse {/home/aamir/Desktop/project/verilog/encryption/rtl/aes_round.v /home/aamir/Desktop/project/verilog/encryption/rtl/aes_sbox.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
reset_property board_connections [get_projects aes_128]
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
reset_property board_connections [get_projects aes_128]
update_compile_order -fileset sources_1
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/aes_data_path.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/aamir/Desktop/project/verilog/encryption/rtl/aes_round_counter.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
refresh_design
