GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq1.vhd'
Analyzing entity 'eq1'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq1.vhd":4)
Analyzing architecture 'sop_arch'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq1.vhd":11)
Analyzing VHDL file '/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd'
Analyzing entity 'eq2'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd":4)
Analyzing architecture 'struc_arch'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd":11)
Processing 'eq2(struc_arch)'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd":4)
Processing 'eq1(sop_arch)'("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq1.vhd":4)
NOTE  (EX0101) : Current top module is "eq2"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "eq1" instantiated to "eq_bit0_unit" is swept in optimizing("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd":15)
WARN  (NL0002) : The module "eq1" instantiated to "eq_bit1_unit" is swept in optimizing("/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/src/eq2.vhd":17)
[95%] Generate netlist file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/impl/gwsynthesis/fpga_project_1.vg" completed
[100%] Generate report file "/home/sonny/Documents/GitHub/FPGA/Tang Nano 20k/PPChu/fpga_project_1/impl/gwsynthesis/fpga_project_1_syn.rpt.html" completed
GowinSynthesis finish
