
RCFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011058  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001790  08011240  08011240  00012240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080129d0  080129d0  000141e4  2**0
                  CONTENTS
  4 .ARM          00000008  080129d0  080129d0  000139d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080129d8  080129d8  000141e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080129d8  080129d8  000139d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080129dc  080129dc  000139dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080129e0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc0  200001e4  08012bc4  000141e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000da4  08012bc4  00014da4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000141e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a485  00000000  00000000  0001420d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045f1  00000000  00000000  0002e692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001668  00000000  00000000  00032c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112d  00000000  00000000  000342f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f4fd  00000000  00000000  0003541d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e7fa  00000000  00000000  0005491a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a726f  00000000  00000000  00073114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a383  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000745c  00000000  00000000  0011a3c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  00121824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e4 	.word	0x200001e4
 8000204:	00000000 	.word	0x00000000
 8000208:	08011228 	.word	0x08011228

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e8 	.word	0x200001e8
 8000224:	08011228 	.word	0x08011228

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_d2lz>:
 8001274:	b538      	push	{r3, r4, r5, lr}
 8001276:	2200      	movs	r2, #0
 8001278:	2300      	movs	r3, #0
 800127a:	4604      	mov	r4, r0
 800127c:	460d      	mov	r5, r1
 800127e:	f7ff fc09 	bl	8000a94 <__aeabi_dcmplt>
 8001282:	b928      	cbnz	r0, 8001290 <__aeabi_d2lz+0x1c>
 8001284:	4620      	mov	r0, r4
 8001286:	4629      	mov	r1, r5
 8001288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800128c:	f000 b80a 	b.w	80012a4 <__aeabi_d2ulz>
 8001290:	4620      	mov	r0, r4
 8001292:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001296:	f000 f805 	bl	80012a4 <__aeabi_d2ulz>
 800129a:	4240      	negs	r0, r0
 800129c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012a0:	bd38      	pop	{r3, r4, r5, pc}
 80012a2:	bf00      	nop

080012a4 <__aeabi_d2ulz>:
 80012a4:	b5d0      	push	{r4, r6, r7, lr}
 80012a6:	2200      	movs	r2, #0
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <__aeabi_d2ulz+0x34>)
 80012aa:	4606      	mov	r6, r0
 80012ac:	460f      	mov	r7, r1
 80012ae:	f7ff f97f 	bl	80005b0 <__aeabi_dmul>
 80012b2:	f7ff fc55 	bl	8000b60 <__aeabi_d2uiz>
 80012b6:	4604      	mov	r4, r0
 80012b8:	f7ff f900 	bl	80004bc <__aeabi_ui2d>
 80012bc:	2200      	movs	r2, #0
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <__aeabi_d2ulz+0x38>)
 80012c0:	f7ff f976 	bl	80005b0 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4630      	mov	r0, r6
 80012ca:	4639      	mov	r1, r7
 80012cc:	f7fe ffb8 	bl	8000240 <__aeabi_dsub>
 80012d0:	f7ff fc46 	bl	8000b60 <__aeabi_d2uiz>
 80012d4:	4621      	mov	r1, r4
 80012d6:	bdd0      	pop	{r4, r6, r7, pc}
 80012d8:	3df00000 	.word	0x3df00000
 80012dc:	41f00000 	.word	0x41f00000

080012e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b096      	sub	sp, #88	@ 0x58
 80012e4:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e6:	f001 fa07 	bl	80026f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ea:	f000 f855 	bl	8001398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ee:	f000 fc57 	bl	8001ba0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80012f2:	f000 fc2b 	bl	8001b4c <MX_USART1_UART_Init>
  MX_UART4_Init();
 80012f6:	f000 fbff 	bl	8001af8 <MX_UART4_Init>
  MX_ADC1_Init();
 80012fa:	f000 f8a5 	bl	8001448 <MX_ADC1_Init>
  MX_RTC_Init();
 80012fe:	f000 f8e1 	bl	80014c4 <MX_RTC_Init>
  MX_TIM1_Init();
 8001302:	f000 f929 	bl	8001558 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001306:	f000 f977 	bl	80015f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800130a:	f000 f9c9 	bl	80016a0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800130e:	f000 fa1b 	bl	8001748 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001312:	f000 fa6d 	bl	80017f0 <MX_TIM5_Init>
  MX_TIM6_Init();
 8001316:	f000 fabf 	bl	8001898 <MX_TIM6_Init>
  MX_TIM7_Init();
 800131a:	f000 faf3 	bl	8001904 <MX_TIM7_Init>
  MX_TIM8_Init();
 800131e:	f000 fb27 	bl	8001970 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  RCF_init(&l_rcfHandle,
 8001322:	4638      	mov	r0, r7
 8001324:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <main+0x88>)
 8001326:	9308      	str	r3, [sp, #32]
 8001328:	4b10      	ldr	r3, [pc, #64]	@ (800136c <main+0x8c>)
 800132a:	9307      	str	r3, [sp, #28]
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <main+0x90>)
 800132e:	9306      	str	r3, [sp, #24]
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <main+0x94>)
 8001332:	9305      	str	r3, [sp, #20]
 8001334:	4b10      	ldr	r3, [pc, #64]	@ (8001378 <main+0x98>)
 8001336:	9304      	str	r3, [sp, #16]
 8001338:	4b10      	ldr	r3, [pc, #64]	@ (800137c <main+0x9c>)
 800133a:	9303      	str	r3, [sp, #12]
 800133c:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <main+0xa0>)
 800133e:	9302      	str	r3, [sp, #8]
 8001340:	4b10      	ldr	r3, [pc, #64]	@ (8001384 <main+0xa4>)
 8001342:	9301      	str	r3, [sp, #4]
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <main+0xa8>)
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	4b10      	ldr	r3, [pc, #64]	@ (800138c <main+0xac>)
 800134a:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <main+0xb0>)
 800134c:	4911      	ldr	r1, [pc, #68]	@ (8001394 <main+0xb4>)
 800134e:	f009 ff75 	bl	800b23c <RCF_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    RCF_update(&l_rcfHandle);
 8001352:	463b      	mov	r3, r7
 8001354:	4618      	mov	r0, r3
 8001356:	f00a f8cd 	bl	800b4f4 <RCF_update>

    UTI_delayUs(STP_MAIN_LOOP_DELAY_IN_US);
 800135a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800135e:	f00a fbd1 	bl	800bb04 <UTI_delayUs>
    RCF_update(&l_rcfHandle);
 8001362:	bf00      	nop
 8001364:	e7f5      	b.n	8001352 <main+0x72>
 8001366:	bf00      	nop
 8001368:	200007e4 	.word	0x200007e4
 800136c:	2000085c 	.word	0x2000085c
 8001370:	20000200 	.word	0x20000200
 8001374:	20000230 	.word	0x20000230
 8001378:	20000730 	.word	0x20000730
 800137c:	2000067c 	.word	0x2000067c
 8001380:	200005c8 	.word	0x200005c8
 8001384:	20000514 	.word	0x20000514
 8001388:	20000460 	.word	0x20000460
 800138c:	200003ac 	.word	0x200003ac
 8001390:	200002f8 	.word	0x200002f8
 8001394:	20000244 	.word	0x20000244

08001398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b096      	sub	sp, #88	@ 0x58
 800139c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013a2:	2228      	movs	r2, #40	@ 0x28
 80013a4:	2100      	movs	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f00c fe84 	bl	800e0b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80013cc:	230a      	movs	r3, #10
 80013ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	2301      	movs	r3, #1
 80013d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d4:	2310      	movs	r3, #16
 80013d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013d8:	2301      	movs	r3, #1
 80013da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013dc:	2300      	movs	r3, #0
 80013de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 fb8d 	bl	8003b04 <HAL_RCC_OscConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80013f0:	f000 fcea 	bl	8001dc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f4:	230f      	movs	r3, #15
 80013f6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f002 fee6 	bl	80041e0 <HAL_RCC_ClockConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800141a:	f000 fcd5 	bl	8001dc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800141e:	2303      	movs	r3, #3
 8001420:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001422:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001426:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001428:	2300      	movs	r3, #0
 800142a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	4618      	mov	r0, r3
 8001430:	f003 f90a 	bl	8004648 <HAL_RCCEx_PeriphCLKConfig>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800143a:	f000 fcc5 	bl	8001dc8 <Error_Handler>
  }
}
 800143e:	bf00      	nop
 8001440:	3758      	adds	r7, #88	@ 0x58
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
	...

08001448 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001458:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <MX_ADC1_Init+0x74>)
 800145a:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <MX_ADC1_Init+0x78>)
 800145c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800145e:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001464:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_ADC1_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001470:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001472:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001476:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001478:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <MX_ADC1_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001480:	2201      	movs	r2, #1
 8001482:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001484:	480d      	ldr	r0, [pc, #52]	@ (80014bc <MX_ADC1_Init+0x74>)
 8001486:	f001 f9bd 	bl	8002804 <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001490:	f000 fc9a 	bl	8001dc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001494:	2305      	movs	r3, #5
 8001496:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001498:	2301      	movs	r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_ADC1_Init+0x74>)
 80014a6:	f001 fb77 	bl	8002b98 <HAL_ADC_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80014b0:	f000 fc8a 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000200 	.word	0x20000200
 80014c0:	40012400 	.word	0x40012400

080014c4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2100      	movs	r1, #0
 80014ce:	460a      	mov	r2, r1
 80014d0:	801a      	strh	r2, [r3, #0]
 80014d2:	460a      	mov	r2, r1
 80014d4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80014d6:	2300      	movs	r3, #0
 80014d8:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014da:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <MX_RTC_Init+0x90>)
 80014de:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80014e8:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <MX_RTC_Init+0x8c>)
 80014f0:	f003 fab8 	bl	8004a64 <HAL_RTC_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 80014fa:	f000 fc65 	bl	8001dc8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80014fe:	2300      	movs	r3, #0
 8001500:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001502:	2300      	movs	r3, #0
 8001504:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001506:	2300      	movs	r3, #0
 8001508:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	2201      	movs	r2, #1
 800150e:	4619      	mov	r1, r3
 8001510:	480f      	ldr	r0, [pc, #60]	@ (8001550 <MX_RTC_Init+0x8c>)
 8001512:	f003 fb67 	bl	8004be4 <HAL_RTC_SetTime>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 800151c:	f000 fc54 	bl	8001dc8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001520:	2301      	movs	r3, #1
 8001522:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001524:	2301      	movs	r3, #1
 8001526:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001528:	2301      	movs	r3, #1
 800152a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800152c:	2300      	movs	r3, #0
 800152e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	2201      	movs	r2, #1
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <MX_RTC_Init+0x8c>)
 8001538:	f003 fd20 	bl	8004f7c <HAL_RTC_SetDate>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001542:	f000 fc41 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000230 	.word	0x20000230
 8001554:	40002800 	.word	0x40002800

08001558 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001574:	4b1e      	ldr	r3, [pc, #120]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001576:	4a1f      	ldr	r2, [pc, #124]	@ (80015f4 <MX_TIM1_Init+0x9c>)
 8001578:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 800157a:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800157c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001580:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001582:	4b1b      	ldr	r3, [pc, #108]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8001588:	4b19      	ldr	r3, [pc, #100]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800158a:	22f9      	movs	r2, #249	@ 0xf9
 800158c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158e:	4b18      	ldr	r3, [pc, #96]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001594:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_TIM1_Init+0x98>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159a:	4b15      	ldr	r3, [pc, #84]	@ (80015f0 <MX_TIM1_Init+0x98>)
 800159c:	2280      	movs	r2, #128	@ 0x80
 800159e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015a0:	4813      	ldr	r0, [pc, #76]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015a2:	f004 f90d 	bl	80057c0 <HAL_TIM_Base_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015ac:	f000 fc0c 	bl	8001dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4619      	mov	r1, r3
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015be:	f005 fa4d 	bl	8006a5c <HAL_TIM_ConfigClockSource>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015c8:	f000 fbfe 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d4:	463b      	mov	r3, r7
 80015d6:	4619      	mov	r1, r3
 80015d8:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_TIM1_Init+0x98>)
 80015da:	f006 f9ab 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80015e4:	f000 fbf0 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015e8:	bf00      	nop
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000244 	.word	0x20000244
 80015f4:	40012c00 	.word	0x40012c00

080015f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08c      	sub	sp, #48	@ 0x30
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015fe:	f107 030c 	add.w	r3, r7, #12
 8001602:	2224      	movs	r2, #36	@ 0x24
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f00c fd54 	bl	800e0b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001614:	4b21      	ldr	r3, [pc, #132]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001616:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800161a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800161c:	4b1f      	ldr	r3, [pc, #124]	@ (800169c <MX_TIM2_Init+0xa4>)
 800161e:	2200      	movs	r2, #0
 8001620:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001622:	4b1e      	ldr	r3, [pc, #120]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001628:	4b1c      	ldr	r3, [pc, #112]	@ (800169c <MX_TIM2_Init+0xa4>)
 800162a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800162e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001636:	4b19      	ldr	r3, [pc, #100]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800163c:	2303      	movs	r3, #3
 800163e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001644:	2301      	movs	r3, #1
 8001646:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800164c:	230a      	movs	r3, #10
 800164e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001650:	2300      	movs	r3, #0
 8001652:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001654:	2301      	movs	r3, #1
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	4619      	mov	r1, r3
 8001666:	480d      	ldr	r0, [pc, #52]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001668:	f004 fcb8 	bl	8005fdc <HAL_TIM_Encoder_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001672:	f000 fba9 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001676:	2300      	movs	r3, #0
 8001678:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <MX_TIM2_Init+0xa4>)
 8001684:	f006 f956 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800168e:	f000 fb9b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	3730      	adds	r7, #48	@ 0x30
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200002f8 	.word	0x200002f8

080016a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08c      	sub	sp, #48	@ 0x30
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	2224      	movs	r2, #36	@ 0x24
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00c fd00 	bl	800e0b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016bc:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016be:	4a21      	ldr	r2, [pc, #132]	@ (8001744 <MX_TIM3_Init+0xa4>)
 80016c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <MX_TIM3_Init+0xa0>)
 80016de:	2280      	movs	r2, #128	@ 0x80
 80016e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016e2:	2303      	movs	r3, #3
 80016e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016ea:	2301      	movs	r3, #1
 80016ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80016f2:	230a      	movs	r3, #10
 80016f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016f6:	2300      	movs	r3, #0
 80016f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016fa:	2301      	movs	r3, #1
 80016fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	@ (8001740 <MX_TIM3_Init+0xa0>)
 800170e:	f004 fc65 	bl	8005fdc <HAL_TIM_Encoder_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001718:	f000 fb56 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	@ (8001740 <MX_TIM3_Init+0xa0>)
 800172a:	f006 f903 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001734:	f000 fb48 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	3730      	adds	r7, #48	@ 0x30
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200003ac 	.word	0x200003ac
 8001744:	40000400 	.word	0x40000400

08001748 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	@ 0x30
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2224      	movs	r2, #36	@ 0x24
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f00c fcac 	bl	800e0b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001764:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001766:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <MX_TIM4_Init+0xa4>)
 8001768:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800176a:	4b1f      	ldr	r3, [pc, #124]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001770:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001776:	4b1c      	ldr	r3, [pc, #112]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001778:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800177c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177e:	4b1a      	ldr	r3, [pc, #104]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001784:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 8001786:	2280      	movs	r2, #128	@ 0x80
 8001788:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800178a:	2303      	movs	r3, #3
 800178c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800178e:	2300      	movs	r3, #0
 8001790:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001792:	2301      	movs	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001796:	2300      	movs	r3, #0
 8001798:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800179a:	230a      	movs	r3, #10
 800179c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017a2:	2301      	movs	r3, #1
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	4619      	mov	r1, r3
 80017b4:	480c      	ldr	r0, [pc, #48]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 80017b6:	f004 fc11 	bl	8005fdc <HAL_TIM_Encoder_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80017c0:	f000 fb02 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <MX_TIM4_Init+0xa0>)
 80017d2:	f006 f8af 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80017dc:	f000 faf4 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	3730      	adds	r7, #48	@ 0x30
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000460 	.word	0x20000460
 80017ec:	40000800 	.word	0x40000800

080017f0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	@ 0x30
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017f6:	f107 030c 	add.w	r3, r7, #12
 80017fa:	2224      	movs	r2, #36	@ 0x24
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f00c fc58 	bl	800e0b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800180c:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800180e:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <MX_TIM5_Init+0xa4>)
 8001810:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001814:	2200      	movs	r2, #0
 8001816:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001824:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_TIM5_Init+0xa0>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800182c:	4b18      	ldr	r3, [pc, #96]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800182e:	2280      	movs	r2, #128	@ 0x80
 8001830:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001832:	2303      	movs	r3, #3
 8001834:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800183a:	2301      	movs	r3, #1
 800183c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001842:	230a      	movs	r3, #10
 8001844:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800184a:	2301      	movs	r3, #1
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	4619      	mov	r1, r3
 800185c:	480c      	ldr	r0, [pc, #48]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800185e:	f004 fbbd 	bl	8005fdc <HAL_TIM_Encoder_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001868:	f000 faae 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	4619      	mov	r1, r3
 8001878:	4805      	ldr	r0, [pc, #20]	@ (8001890 <MX_TIM5_Init+0xa0>)
 800187a:	f006 f85b 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001884:	f000 faa0 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3730      	adds	r7, #48	@ 0x30
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000514 	.word	0x20000514
 8001894:	40000c00 	.word	0x40000c00

08001898 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800189e:	463b      	mov	r3, r7
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018a8:	4a15      	ldr	r2, [pc, #84]	@ (8001900 <MX_TIM6_Init+0x68>)
 80018aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7;
 80018ac:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018ae:	2207      	movs	r2, #7
 80018b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80018b8:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018be:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018c0:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018c2:	2280      	movs	r2, #128	@ 0x80
 80018c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80018c6:	480d      	ldr	r0, [pc, #52]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018c8:	f003 ff7a 	bl	80057c0 <HAL_TIM_Base_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80018d2:	f000 fa79 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80018de:	463b      	mov	r3, r7
 80018e0:	4619      	mov	r1, r3
 80018e2:	4806      	ldr	r0, [pc, #24]	@ (80018fc <MX_TIM6_Init+0x64>)
 80018e4:	f006 f826 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80018ee:	f000 fa6b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	200005c8 	.word	0x200005c8
 8001900:	40001000 	.word	0x40001000

08001904 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190a:	463b      	mov	r3, r7
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001914:	4a15      	ldr	r2, [pc, #84]	@ (800196c <MX_TIM7_Init+0x68>)
 8001916:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7;
 8001918:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <MX_TIM7_Init+0x64>)
 800191a:	2207      	movs	r2, #7
 800191c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191e:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001926:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800192a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800192c:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <MX_TIM7_Init+0x64>)
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001932:	480d      	ldr	r0, [pc, #52]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001934:	f003 ff44 	bl	80057c0 <HAL_TIM_Base_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800193e:	f000 fa43 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001942:	2300      	movs	r3, #0
 8001944:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800194a:	463b      	mov	r3, r7
 800194c:	4619      	mov	r1, r3
 800194e:	4806      	ldr	r0, [pc, #24]	@ (8001968 <MX_TIM7_Init+0x64>)
 8001950:	f005 fff0 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800195a:	f000 fa35 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	2000067c 	.word	0x2000067c
 800196c:	40001400 	.word	0x40001400

08001970 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b096      	sub	sp, #88	@ 0x58
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001976:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001984:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800198e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
 800199c:	611a      	str	r2, [r3, #16]
 800199e:	615a      	str	r2, [r3, #20]
 80019a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	2220      	movs	r2, #32
 80019a6:	2100      	movs	r1, #0
 80019a8:	4618      	mov	r0, r3
 80019aa:	f00c fb83 	bl	800e0b4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80019ae:	4b50      	ldr	r3, [pc, #320]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019b0:	4a50      	ldr	r2, [pc, #320]	@ (8001af4 <MX_TIM8_Init+0x184>)
 80019b2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7;
 80019b4:	4b4e      	ldr	r3, [pc, #312]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019b6:	2207      	movs	r2, #7
 80019b8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80019ba:	4b4d      	ldr	r3, [pc, #308]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019bc:	2220      	movs	r2, #32
 80019be:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 80019c0:	4b4b      	ldr	r3, [pc, #300]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019c2:	2264      	movs	r2, #100	@ 0x64
 80019c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	4b4a      	ldr	r3, [pc, #296]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80019cc:	4b48      	ldr	r3, [pc, #288]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d2:	4b47      	ldr	r3, [pc, #284]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019d4:	2280      	movs	r2, #128	@ 0x80
 80019d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80019d8:	4845      	ldr	r0, [pc, #276]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019da:	f003 fef1 	bl	80057c0 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80019e4:	f000 f9f0 	bl	8001dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80019ee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019f2:	4619      	mov	r1, r3
 80019f4:	483e      	ldr	r0, [pc, #248]	@ (8001af0 <MX_TIM8_Init+0x180>)
 80019f6:	f005 f831 	bl	8006a5c <HAL_TIM_ConfigClockSource>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001a00:	f000 f9e2 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001a04:	483a      	ldr	r0, [pc, #232]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a06:	f004 f8d7 	bl	8005bb8 <HAL_TIM_PWM_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001a10:	f000 f9da 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a14:	2300      	movs	r3, #0
 8001a16:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001a1c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a20:	4619      	mov	r1, r3
 8001a22:	4833      	ldr	r0, [pc, #204]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a24:	f005 ff86 	bl	8007934 <HAL_TIMEx_MasterConfigSynchronization>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001a2e:	f000 f9cb 	bl	8001dc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a32:	2360      	movs	r3, #96	@ 0x60
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a42:	2300      	movs	r3, #0
 8001a44:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a46:	2300      	movs	r3, #0
 8001a48:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a52:	2200      	movs	r2, #0
 8001a54:	4619      	mov	r1, r3
 8001a56:	4826      	ldr	r0, [pc, #152]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a58:	f004 fe5e 	bl	8006718 <HAL_TIM_PWM_ConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001a62:	f000 f9b1 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4820      	ldr	r0, [pc, #128]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a70:	f004 fe52 	bl	8006718 <HAL_TIM_PWM_ConfigChannel>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8001a7a:	f000 f9a5 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a82:	2208      	movs	r2, #8
 8001a84:	4619      	mov	r1, r3
 8001a86:	481a      	ldr	r0, [pc, #104]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001a88:	f004 fe46 	bl	8006718 <HAL_TIM_PWM_ConfigChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8001a92:	f000 f999 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4814      	ldr	r0, [pc, #80]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001aa0:	f004 fe3a 	bl	8006718 <HAL_TIM_PWM_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001aaa:	f000 f98d 	bl	8001dc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ac2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001ad2:	f005 ffff 	bl	8007ad4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001adc:	f000 f974 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <MX_TIM8_Init+0x180>)
 8001ae2:	f000 fb9b 	bl	800221c <HAL_TIM_MspPostInit>

}
 8001ae6:	bf00      	nop
 8001ae8:	3758      	adds	r7, #88	@ 0x58
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000730 	.word	0x20000730
 8001af4:	40013400 	.word	0x40013400

08001af8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001afc:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <MX_UART4_Init+0x50>)
 8001b00:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 19200;
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b04:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001b08:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001b16:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <MX_UART4_Init+0x4c>)
 8001b30:	f006 f8b8 	bl	8007ca4 <HAL_UART_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001b3a:	f000 f945 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200007e4 	.word	0x200007e4
 8001b48:	40004c00 	.word	0x40004c00

08001b4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	@ (8001b9c <MX_USART1_UART_Init+0x50>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b56:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0c      	ldr	r3, [pc, #48]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b82:	4805      	ldr	r0, [pc, #20]	@ (8001b98 <MX_USART1_UART_Init+0x4c>)
 8001b84:	f006 f88e 	bl	8007ca4 <HAL_UART_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b8e:	f000 f91b 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	2000085c 	.word	0x2000085c
 8001b9c:	40013800 	.word	0x40013800

08001ba0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb4:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bba:	f043 0310 	orr.w	r3, r3, #16
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0310 	and.w	r3, r3, #16
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bcc:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	4a47      	ldr	r2, [pc, #284]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bd2:	f043 0304 	orr.w	r3, r3, #4
 8001bd6:	6193      	str	r3, [r2, #24]
 8001bd8:	4b45      	ldr	r3, [pc, #276]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	4b42      	ldr	r3, [pc, #264]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	4a41      	ldr	r2, [pc, #260]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bea:	f043 0308 	orr.w	r3, r3, #8
 8001bee:	6193      	str	r3, [r2, #24]
 8001bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001c02:	f043 0320 	orr.w	r3, r3, #32
 8001c06:	6193      	str	r3, [r2, #24]
 8001c08:	4b39      	ldr	r3, [pc, #228]	@ (8001cf0 <MX_GPIO_Init+0x150>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	f003 0320 	and.w	r3, r3, #32
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_LED_Pin|BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin
 8001c14:	2200      	movs	r2, #0
 8001c16:	f243 013a 	movw	r1, #12346	@ 0x303a
 8001c1a:	4836      	ldr	r0, [pc, #216]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c1c:	f001 ff18 	bl	8003a50 <HAL_GPIO_WritePin>
                          |MOTOR_REAR_LEFT_OUT_2_Pin|MOTOR_FRONT_RIGHT_OUT_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUETOOTH_SPI_CLK_GPIO_Port, BLUETOOTH_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2110      	movs	r1, #16
 8001c24:	4834      	ldr	r0, [pc, #208]	@ (8001cf8 <MX_GPIO_Init+0x158>)
 8001c26:	f001 ff13 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin, GPIO_PIN_RESET);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	2133      	movs	r1, #51	@ 0x33
 8001c2e:	4833      	ldr	r0, [pc, #204]	@ (8001cfc <MX_GPIO_Init+0x15c>)
 8001c30:	f001 ff0e 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, MOTOR_FRONT_RIGHT_OUT_1_Pin, GPIO_PIN_RESET);
 8001c34:	2200      	movs	r2, #0
 8001c36:	2104      	movs	r1, #4
 8001c38:	4831      	ldr	r0, [pc, #196]	@ (8001d00 <MX_GPIO_Init+0x160>)
 8001c3a:	f001 ff09 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8001c3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8001c50:	f107 0310 	add.w	r3, r7, #16
 8001c54:	4619      	mov	r1, r3
 8001c56:	4827      	ldr	r0, [pc, #156]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c58:	f001 fc46 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_RESET_Pin BLUETOOTH_SPI_DAT_Pin */
  GPIO_InitStruct.Pin = SW_RESET_Pin|BLUETOOTH_SPI_DAT_Pin;
 8001c5c:	2305      	movs	r3, #5
 8001c5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c68:	f107 0310 	add.w	r3, r7, #16
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4821      	ldr	r0, [pc, #132]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c70:	f001 fc3a 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLUETOOTH_SPI_CMD_Pin BLUETOOTH_SPI_CS_Pin MOTOR_REAR_LEFT_OUT_1_Pin MOTOR_REAR_LEFT_OUT_2_Pin
                           MOTOR_FRONT_RIGHT_OUT_2_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CMD_Pin|BLUETOOTH_SPI_CS_Pin|MOTOR_REAR_LEFT_OUT_1_Pin|MOTOR_REAR_LEFT_OUT_2_Pin
 8001c74:	f241 033a 	movw	r3, #4154	@ 0x103a
 8001c78:	613b      	str	r3, [r7, #16]
                          |MOTOR_FRONT_RIGHT_OUT_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c82:	2303      	movs	r3, #3
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4819      	ldr	r0, [pc, #100]	@ (8001cf4 <MX_GPIO_Init+0x154>)
 8001c8e:	f001 fc2b 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUETOOTH_SPI_CLK_Pin */
  GPIO_InitStruct.Pin = BLUETOOTH_SPI_CLK_Pin;
 8001c92:	2310      	movs	r3, #16
 8001c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c96:	2301      	movs	r3, #1
 8001c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUETOOTH_SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001ca2:	f107 0310 	add.w	r3, r7, #16
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4813      	ldr	r0, [pc, #76]	@ (8001cf8 <MX_GPIO_Init+0x158>)
 8001caa:	f001 fc1d 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_REAR_RIGHT_OUT_1_Pin MOTOR_REAR_RIGHT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_2_Pin MOTOR_FRONT_LEFT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_OUT_1_Pin|MOTOR_REAR_RIGHT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_2_Pin|MOTOR_FRONT_LEFT_OUT_1_Pin;
 8001cae:	2333      	movs	r3, #51	@ 0x33
 8001cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	480d      	ldr	r0, [pc, #52]	@ (8001cfc <MX_GPIO_Init+0x15c>)
 8001cc6:	f001 fc0f 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_FRONT_RIGHT_OUT_1_Pin */
  GPIO_InitStruct.Pin = MOTOR_FRONT_RIGHT_OUT_1_Pin;
 8001cca:	2304      	movs	r3, #4
 8001ccc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_FRONT_RIGHT_OUT_1_GPIO_Port, &GPIO_InitStruct);
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4807      	ldr	r0, [pc, #28]	@ (8001d00 <MX_GPIO_Init+0x160>)
 8001ce2:	f001 fc01 	bl	80034e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce6:	bf00      	nop
 8001ce8:	3720      	adds	r7, #32
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40011000 	.word	0x40011000
 8001cf8:	40010800 	.word	0x40010800
 8001cfc:	40010c00 	.word	0x40010c00
 8001d00:	40011400 	.word	0x40011400

08001d04 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((htim == &htim2) || (htim == &htim3) || (htim == &htim4) || (htim == &htim5))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d3c <HAL_TIM_IC_CaptureCallback+0x38>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00b      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <HAL_TIM_IC_CaptureCallback+0x3c>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d007      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a09      	ldr	r2, [pc, #36]	@ (8001d44 <HAL_TIM_IC_CaptureCallback+0x40>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d003      	beq.n	8001d2c <HAL_TIM_IC_CaptureCallback+0x28>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a08      	ldr	r2, [pc, #32]	@ (8001d48 <HAL_TIM_IC_CaptureCallback+0x44>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d103      	bne.n	8001d34 <HAL_TIM_IC_CaptureCallback+0x30>
  {
    DRV_updateEncoder(htim);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f007 fb5f 	bl	80093f0 <DRV_updateEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8001d32:	bf00      	nop
 8001d34:	bf00      	nop
}
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	200002f8 	.word	0x200002f8
 8001d40:	200003ac 	.word	0x200003ac
 8001d44:	20000460 	.word	0x20000460
 8001d48:	20000514 	.word	0x20000514

08001d4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check whether the handle of the triggering timer requires a LED update */
  if (htim == &htim1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d102      	bne.n	8001d62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    LED_update();
 8001d5c:	f008 fd60 	bl	800a820 <LED_update>
  else if (htim == &htim6)
  {
    CHR_overflow();
  }

  return;
 8001d60:	e006      	b.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x24>
  else if (htim == &htim6)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d102      	bne.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x24>
    CHR_overflow();
 8001d6a:	f007 f977 	bl	800905c <CHR_overflow>
  return;
 8001d6e:	bf00      	nop
 8001d70:	bf00      	nop
}
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000244 	.word	0x20000244
 8001d7c:	200005c8 	.word	0x200005c8

08001d80 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Nothing to do */
  return;
 8001d88:	bf00      	nop
}
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the handle of the UART triggering this callback and actually receive date */
  if (huart == &huart1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a08      	ldr	r2, [pc, #32]	@ (8001dc0 <HAL_UART_RxCpltCallback+0x2c>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d102      	bne.n	8001daa <HAL_UART_RxCpltCallback+0x16>
  {
    CON_receiveData();
 8001da4:	f007 fa28 	bl	80091f8 <CON_receiveData>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8001da8:	e006      	b.n	8001db8 <HAL_UART_RxCpltCallback+0x24>
  else if (huart == &huart4)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a05      	ldr	r2, [pc, #20]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x30>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d102      	bne.n	8001db8 <HAL_UART_RxCpltCallback+0x24>
    MAS_receiveData();
 8001db2:	f008 fe99 	bl	800aae8 <MAS_receiveData>
  return;
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
}
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	2000085c 	.word	0x2000085c
 8001dc4:	200007e4 	.word	0x200007e4

08001dc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dcc:	b672      	cpsid	i
}
 8001dce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  LOG_error("Error_Handler() triggered");
 8001dd0:	4902      	ldr	r1, [pc, #8]	@ (8001ddc <Error_Handler+0x14>)
 8001dd2:	2003      	movs	r0, #3
 8001dd4:	f008 fdf6 	bl	800a9c4 <LOG_log>

  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <Error_Handler+0x10>
 8001ddc:	08011240 	.word	0x08011240

08001de0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
     LOG_error("Wrong parameters: %s@%d", file, line);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	4904      	ldr	r1, [pc, #16]	@ (8001e00 <assert_failed+0x20>)
 8001df0:	2003      	movs	r0, #3
 8001df2:	f008 fde7 	bl	800a9c4 <LOG_log>

    return;
 8001df6:	bf00      	nop
  /* USER CODE END 6 */
}
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	0801125c 	.word	0x0801125c

08001e04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	4a14      	ldr	r2, [pc, #80]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6193      	str	r3, [r2, #24]
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	4a0e      	ldr	r2, [pc, #56]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e2c:	61d3      	str	r3, [r2, #28]
 8001e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <HAL_MspInit+0x5c>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <HAL_MspInit+0x60>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <HAL_MspInit+0x60>)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	3714      	adds	r7, #20
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40010000 	.word	0x40010000

08001e68 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a14      	ldr	r2, [pc, #80]	@ (8001ed4 <HAL_ADC_MspInit+0x6c>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d121      	bne.n	8001ecc <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e88:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	4a12      	ldr	r2, [pc, #72]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e92:	6193      	str	r3, [r2, #24]
 8001e94:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001ea6:	f043 0304 	orr.w	r3, r3, #4
 8001eaa:	6193      	str	r3, [r2, #24]
 8001eac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <HAL_ADC_MspInit+0x70>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BATTERY_ADC_Pin;
 8001eb8:	2320      	movs	r3, #32
 8001eba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BATTERY_ADC_GPIO_Port, &GPIO_InitStruct);
 8001ec0:	f107 0310 	add.w	r3, r7, #16
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4805      	ldr	r0, [pc, #20]	@ (8001edc <HAL_ADC_MspInit+0x74>)
 8001ec8:	f001 fb0e 	bl	80034e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ecc:	bf00      	nop
 8001ece:	3720      	adds	r7, #32
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40012400 	.word	0x40012400
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40010800 	.word	0x40010800

08001ee0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0b      	ldr	r2, [pc, #44]	@ (8001f1c <HAL_RTC_MspInit+0x3c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d110      	bne.n	8001f14 <HAL_RTC_MspInit+0x34>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001ef2:	f001 fdfb 	bl	8003aec <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a09      	ldr	r2, [pc, #36]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001efc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001f00:	61d3      	str	r3, [r2, #28]
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <HAL_RTC_MspInit+0x40>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f0e:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_RTC_MspInit+0x44>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f14:	bf00      	nop
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40002800 	.word	0x40002800
 8001f20:	40021000 	.word	0x40021000
 8001f24:	4242043c 	.word	0x4242043c

08001f28 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a2c      	ldr	r2, [pc, #176]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xc0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d114      	bne.n	8001f64 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	4a2b      	ldr	r2, [pc, #172]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f44:	6193      	str	r3, [r2, #24]
 8001f46:	4b29      	ldr	r3, [pc, #164]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 6, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2106      	movs	r1, #6
 8001f56:	2019      	movs	r0, #25
 8001f58:	f001 f92e 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001f5c:	2019      	movs	r0, #25
 8001f5e:	f001 f957 	bl	8003210 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001f62:	e03c      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM6)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a21      	ldr	r2, [pc, #132]	@ (8001ff0 <HAL_TIM_Base_MspInit+0xc8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d114      	bne.n	8001f98 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f74:	f043 0310 	orr.w	r3, r3, #16
 8001f78:	61d3      	str	r3, [r2, #28]
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	f003 0310 	and.w	r3, r3, #16
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2100      	movs	r1, #0
 8001f8a:	2036      	movs	r0, #54	@ 0x36
 8001f8c:	f001 f914 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001f90:	2036      	movs	r0, #54	@ 0x36
 8001f92:	f001 f93d 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8001f96:	e022      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM7)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a15      	ldr	r2, [pc, #84]	@ (8001ff4 <HAL_TIM_Base_MspInit+0xcc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d10c      	bne.n	8001fbc <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fa8:	f043 0320 	orr.w	r3, r3, #32
 8001fac:	61d3      	str	r3, [r2, #28]
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	f003 0320 	and.w	r3, r3, #32
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
}
 8001fba:	e010      	b.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <HAL_TIM_Base_MspInit+0xd0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d10b      	bne.n	8001fde <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a08      	ldr	r2, [pc, #32]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fcc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_TIM_Base_MspInit+0xc4>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
}
 8001fde:	bf00      	nop
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40012c00 	.word	0x40012c00
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40001000 	.word	0x40001000
 8001ff4:	40001400 	.word	0x40001400
 8001ff8:	40013400 	.word	0x40013400

08001ffc <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b090      	sub	sp, #64	@ 0x40
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800201a:	d157      	bne.n	80020cc <HAL_TIM_Encoder_MspInit+0xd0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800201c:	4b78      	ldr	r3, [pc, #480]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	4a77      	ldr	r2, [pc, #476]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	61d3      	str	r3, [r2, #28]
 8002028:	4b75      	ldr	r3, [pc, #468]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002032:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002034:	4b72      	ldr	r3, [pc, #456]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a71      	ldr	r2, [pc, #452]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b6f      	ldr	r3, [pc, #444]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
 800204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204c:	4b6c      	ldr	r3, [pc, #432]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a6b      	ldr	r2, [pc, #428]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002052:	f043 0308 	orr.w	r3, r3, #8
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b69      	ldr	r3, [pc, #420]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	623b      	str	r3, [r7, #32]
 8002062:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_1_Pin;
 8002064:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002068:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800206a:	2300      	movs	r3, #0
 800206c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206e:	2300      	movs	r3, #0
 8002070:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_1_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002076:	4619      	mov	r1, r3
 8002078:	4862      	ldr	r0, [pc, #392]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 800207a:	f001 fa35 	bl	80034e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_FRONT_RIGHT_IN_2_Pin;
 800207e:	2308      	movs	r3, #8
 8002080:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002082:	2300      	movs	r3, #0
 8002084:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENCODER_FRONT_RIGHT_IN_2_GPIO_Port, &GPIO_InitStruct);
 800208a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800208e:	4619      	mov	r1, r3
 8002090:	485d      	ldr	r0, [pc, #372]	@ (8002208 <HAL_TIM_Encoder_MspInit+0x20c>)
 8002092:	f001 fa29 	bl	80034e8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002096:	4b5d      	ldr	r3, [pc, #372]	@ (800220c <HAL_TIM_Encoder_MspInit+0x210>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800209c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800209e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020a6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80020aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020b4:	4a55      	ldr	r2, [pc, #340]	@ (800220c <HAL_TIM_Encoder_MspInit+0x210>)
 80020b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020b8:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2104      	movs	r1, #4
 80020be:	201c      	movs	r0, #28
 80020c0:	f001 f87a 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020c4:	201c      	movs	r0, #28
 80020c6:	f001 f8a3 	bl	8003210 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80020ca:	e094      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002210 <HAL_TIM_Encoder_MspInit+0x214>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d12c      	bne.n	8002130 <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	4a49      	ldr	r2, [pc, #292]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	61d3      	str	r3, [r2, #28]
 80020e2:	4b47      	ldr	r3, [pc, #284]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	61fb      	str	r3, [r7, #28]
 80020ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	4a43      	ldr	r2, [pc, #268]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020f4:	f043 0304 	orr.w	r3, r3, #4
 80020f8:	6193      	str	r3, [r2, #24]
 80020fa:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_FRONT_LEFT_IN_1_Pin|ENCODER_FRONT_LEFT_IN_2_Pin;
 8002106:	23c0      	movs	r3, #192	@ 0xc0
 8002108:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800210a:	2300      	movs	r3, #0
 800210c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210e:	2300      	movs	r3, #0
 8002110:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002116:	4619      	mov	r1, r3
 8002118:	483a      	ldr	r0, [pc, #232]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 800211a:	f001 f9e5 	bl	80034e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 4, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2104      	movs	r1, #4
 8002122:	201d      	movs	r0, #29
 8002124:	f001 f848 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002128:	201d      	movs	r0, #29
 800212a:	f001 f871 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 800212e:	e062      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM4)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a37      	ldr	r2, [pc, #220]	@ (8002214 <HAL_TIM_Encoder_MspInit+0x218>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d12c      	bne.n	8002194 <HAL_TIM_Encoder_MspInit+0x198>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800213a:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	4a30      	ldr	r2, [pc, #192]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002140:	f043 0304 	orr.w	r3, r3, #4
 8002144:	61d3      	str	r3, [r2, #28]
 8002146:	4b2e      	ldr	r3, [pc, #184]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	4a2a      	ldr	r2, [pc, #168]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	6193      	str	r3, [r2, #24]
 800215e:	4b28      	ldr	r3, [pc, #160]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_REAR_LEFT_IN_1_Pin|ENCODER_REAR_LEFT_IN_2_Pin;
 800216a:	23c0      	movs	r3, #192	@ 0xc0
 800216c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800216e:	2300      	movs	r3, #0
 8002170:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002176:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800217a:	4619      	mov	r1, r3
 800217c:	4822      	ldr	r0, [pc, #136]	@ (8002208 <HAL_TIM_Encoder_MspInit+0x20c>)
 800217e:	f001 f9b3 	bl	80034e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2104      	movs	r1, #4
 8002186:	201e      	movs	r0, #30
 8002188:	f001 f816 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800218c:	201e      	movs	r0, #30
 800218e:	f001 f83f 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8002192:	e030      	b.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
  else if(htim_encoder->Instance==TIM5)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1f      	ldr	r2, [pc, #124]	@ (8002218 <HAL_TIM_Encoder_MspInit+0x21c>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d12b      	bne.n	80021f6 <HAL_TIM_Encoder_MspInit+0x1fa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800219e:	4b18      	ldr	r3, [pc, #96]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a17      	ldr	r2, [pc, #92]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021a4:	f043 0308 	orr.w	r3, r3, #8
 80021a8:	61d3      	str	r3, [r2, #28]
 80021aa:	4b15      	ldr	r3, [pc, #84]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a11      	ldr	r2, [pc, #68]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_TIM_Encoder_MspInit+0x204>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	60bb      	str	r3, [r7, #8]
 80021cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_REAR_RIGHT_IN_1_Pin|ENCODER_REAR_RIGHT_IN_2_Pin;
 80021ce:	2303      	movs	r3, #3
 80021d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d2:	2300      	movs	r3, #0
 80021d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021de:	4619      	mov	r1, r3
 80021e0:	4808      	ldr	r0, [pc, #32]	@ (8002204 <HAL_TIM_Encoder_MspInit+0x208>)
 80021e2:	f001 f981 	bl	80034e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 4, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2104      	movs	r1, #4
 80021ea:	2032      	movs	r0, #50	@ 0x32
 80021ec:	f000 ffe4 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80021f0:	2032      	movs	r0, #50	@ 0x32
 80021f2:	f001 f80d 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 80021f6:	bf00      	nop
 80021f8:	3740      	adds	r7, #64	@ 0x40
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	40010800 	.word	0x40010800
 8002208:	40010c00 	.word	0x40010c00
 800220c:	40010000 	.word	0x40010000
 8002210:	40000400 	.word	0x40000400
 8002214:	40000800 	.word	0x40000800
 8002218:	40000c00 	.word	0x40000c00

0800221c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <HAL_TIM_MspPostInit+0x5c>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d118      	bne.n	800226e <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223c:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a0e      	ldr	r2, [pc, #56]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 8002242:	f043 0310 	orr.w	r3, r3, #16
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <HAL_TIM_MspPostInit+0x60>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0310 	and.w	r3, r3, #16
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_REAR_RIGHT_PWM_Pin|MOTOR_REAR_LEFT_PWM_Pin|MOTOR_FRONT_RIGHT_PWM_Pin|MOTOR_FRONT_LEFT_PWM_Pin;
 8002254:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002258:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800225e:	2303      	movs	r3, #3
 8002260:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	4619      	mov	r1, r3
 8002268:	4805      	ldr	r0, [pc, #20]	@ (8002280 <HAL_TIM_MspPostInit+0x64>)
 800226a:	f001 f93d 	bl	80034e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800226e:	bf00      	nop
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40013400 	.word	0x40013400
 800227c:	40021000 	.word	0x40021000
 8002280:	40011000 	.word	0x40011000

08002284 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	@ 0x28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0318 	add.w	r3, r7, #24
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a40      	ldr	r2, [pc, #256]	@ (80023a0 <HAL_UART_MspInit+0x11c>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d13a      	bne.n	800231a <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022a4:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	4a3e      	ldr	r2, [pc, #248]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80022ae:	61d3      	str	r3, [r2, #28]
 80022b0:	4b3c      	ldr	r3, [pc, #240]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022bc:	4b39      	ldr	r3, [pc, #228]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	4a38      	ldr	r2, [pc, #224]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022c2:	f043 0310 	orr.w	r3, r3, #16
 80022c6:	6193      	str	r3, [r2, #24]
 80022c8:	4b36      	ldr	r3, [pc, #216]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = MASTER_USART_TX_Pin;
 80022d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022de:	2303      	movs	r3, #3
 80022e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MASTER_USART_TX_GPIO_Port, &GPIO_InitStruct);
 80022e2:	f107 0318 	add.w	r3, r7, #24
 80022e6:	4619      	mov	r1, r3
 80022e8:	482f      	ldr	r0, [pc, #188]	@ (80023a8 <HAL_UART_MspInit+0x124>)
 80022ea:	f001 f8fd 	bl	80034e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MASTER_USART_RX_Pin;
 80022ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MASTER_USART_RX_GPIO_Port, &GPIO_InitStruct);
 80022fc:	f107 0318 	add.w	r3, r7, #24
 8002300:	4619      	mov	r1, r3
 8002302:	4829      	ldr	r0, [pc, #164]	@ (80023a8 <HAL_UART_MspInit+0x124>)
 8002304:	f001 f8f0 	bl	80034e8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002308:	2200      	movs	r2, #0
 800230a:	2105      	movs	r1, #5
 800230c:	2034      	movs	r0, #52	@ 0x34
 800230e:	f000 ff53 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002312:	2034      	movs	r0, #52	@ 0x34
 8002314:	f000 ff7c 	bl	8003210 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8002318:	e03e      	b.n	8002398 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a23      	ldr	r2, [pc, #140]	@ (80023ac <HAL_UART_MspInit+0x128>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d139      	bne.n	8002398 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002324:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	4a1e      	ldr	r2, [pc, #120]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800232a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800232e:	6193      	str	r3, [r2, #24]
 8002330:	4b1c      	ldr	r3, [pc, #112]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	6193      	str	r3, [r2, #24]
 8002348:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <HAL_UART_MspInit+0x120>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	60bb      	str	r3, [r7, #8]
 8002352:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CONSOLE_USART_TX_Pin;
 8002354:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CONSOLE_USART_TX_GPIO_Port, &GPIO_InitStruct);
 8002362:	f107 0318 	add.w	r3, r7, #24
 8002366:	4619      	mov	r1, r3
 8002368:	4811      	ldr	r0, [pc, #68]	@ (80023b0 <HAL_UART_MspInit+0x12c>)
 800236a:	f001 f8bd 	bl	80034e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CONSOLE_USART_RX_Pin;
 800236e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(CONSOLE_USART_RX_GPIO_Port, &GPIO_InitStruct);
 800237c:	f107 0318 	add.w	r3, r7, #24
 8002380:	4619      	mov	r1, r3
 8002382:	480b      	ldr	r0, [pc, #44]	@ (80023b0 <HAL_UART_MspInit+0x12c>)
 8002384:	f001 f8b0 	bl	80034e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2105      	movs	r1, #5
 800238c:	2025      	movs	r0, #37	@ 0x25
 800238e:	f000 ff13 	bl	80031b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002392:	2025      	movs	r0, #37	@ 0x25
 8002394:	f000 ff3c 	bl	8003210 <HAL_NVIC_EnableIRQ>
}
 8002398:	bf00      	nop
 800239a:	3728      	adds	r7, #40	@ 0x28
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40004c00 	.word	0x40004c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40011000 	.word	0x40011000
 80023ac:	40013800 	.word	0x40013800
 80023b0:	40010800 	.word	0x40010800

080023b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  LOG_error("NMI_Handler() triggered");
 80023b8:	4902      	ldr	r1, [pc, #8]	@ (80023c4 <NMI_Handler+0x10>)
 80023ba:	2003      	movs	r0, #3
 80023bc:	f008 fb02 	bl	800a9c4 <LOG_log>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023c0:	bf00      	nop
 80023c2:	e7fd      	b.n	80023c0 <NMI_Handler+0xc>
 80023c4:	08011274 	.word	0x08011274

080023c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  LOG_error("HardFault_Handler() triggered");
 80023cc:	4902      	ldr	r1, [pc, #8]	@ (80023d8 <HardFault_Handler+0x10>)
 80023ce:	2003      	movs	r0, #3
 80023d0:	f008 faf8 	bl	800a9c4 <LOG_log>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <HardFault_Handler+0xc>
 80023d8:	0801128c 	.word	0x0801128c

080023dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  LOG_error("MemManage_Handler() triggered");
 80023e0:	4902      	ldr	r1, [pc, #8]	@ (80023ec <MemManage_Handler+0x10>)
 80023e2:	2003      	movs	r0, #3
 80023e4:	f008 faee 	bl	800a9c4 <LOG_log>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e8:	bf00      	nop
 80023ea:	e7fd      	b.n	80023e8 <MemManage_Handler+0xc>
 80023ec:	080112ac 	.word	0x080112ac

080023f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  LOG_error("BusFault_Handler() triggered");
 80023f4:	4902      	ldr	r1, [pc, #8]	@ (8002400 <BusFault_Handler+0x10>)
 80023f6:	2003      	movs	r0, #3
 80023f8:	f008 fae4 	bl	800a9c4 <LOG_log>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <BusFault_Handler+0xc>
 8002400:	080112cc 	.word	0x080112cc

08002404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  LOG_error("UsageFault_Handler() triggered");
 8002408:	4902      	ldr	r1, [pc, #8]	@ (8002414 <UsageFault_Handler+0x10>)
 800240a:	2003      	movs	r0, #3
 800240c:	f008 fada 	bl	800a9c4 <LOG_log>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <UsageFault_Handler+0xc>
 8002414:	080112ec 	.word	0x080112ec

08002418 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  LOG_error("SVC_Handler() triggered");
 800241c:	4902      	ldr	r1, [pc, #8]	@ (8002428 <SVC_Handler+0x10>)
 800241e:	2003      	movs	r0, #3
 8002420:	f008 fad0 	bl	800a9c4 <LOG_log>
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}
 8002428:	0801130c 	.word	0x0801130c

0800242c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  LOG_error("DebugMon_Handler() triggered");
 8002430:	4902      	ldr	r1, [pc, #8]	@ (800243c <DebugMon_Handler+0x10>)
 8002432:	2003      	movs	r0, #3
 8002434:	f008 fac6 	bl	800a9c4 <LOG_log>
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}
 800243c:	08011324 	.word	0x08011324

08002440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  LOG_error("PendSV_Handler() triggered");
 8002444:	4902      	ldr	r1, [pc, #8]	@ (8002450 <PendSV_Handler+0x10>)
 8002446:	2003      	movs	r0, #3
 8002448:	f008 fabc 	bl	800a9c4 <LOG_log>
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	08011344 	.word	0x08011344

08002454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002458:	f000 f994 	bl	8002784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}

08002460 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002464:	4802      	ldr	r0, [pc, #8]	@ (8002470 <TIM1_UP_IRQHandler+0x10>)
 8002466:	f004 f847 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000244 	.word	0x20000244

08002474 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002478:	4802      	ldr	r0, [pc, #8]	@ (8002484 <TIM2_IRQHandler+0x10>)
 800247a:	f004 f83d 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	200002f8 	.word	0x200002f8

08002488 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800248c:	4802      	ldr	r0, [pc, #8]	@ (8002498 <TIM3_IRQHandler+0x10>)
 800248e:	f004 f833 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	200003ac 	.word	0x200003ac

0800249c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024a0:	4802      	ldr	r0, [pc, #8]	@ (80024ac <TIM4_IRQHandler+0x10>)
 80024a2:	f004 f829 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000460 	.word	0x20000460

080024b0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024b4:	4802      	ldr	r0, [pc, #8]	@ (80024c0 <USART1_IRQHandler+0x10>)
 80024b6:	f005 fd6b 	bl	8007f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000085c 	.word	0x2000085c

080024c4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <TIM5_IRQHandler+0x10>)
 80024ca:	f004 f815 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000514 	.word	0x20000514

080024d8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <UART4_IRQHandler+0x10>)
 80024de:	f005 fd57 	bl	8007f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200007e4 	.word	0x200007e4

080024ec <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <TIM6_IRQHandler+0x10>)
 80024f2:	f004 f801 	bl	80064f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200005c8 	.word	0x200005c8

08002500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
	return 1;
 8002504:	2301      	movs	r3, #1
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr

0800250e <_kill>:

int _kill(int pid, int sig)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002518:	f00b fe60 	bl	800e1dc <__errno>
 800251c:	4603      	mov	r3, r0
 800251e:	2216      	movs	r2, #22
 8002520:	601a      	str	r2, [r3, #0]
	return -1;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <_exit>:

void _exit (int status)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002536:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffe7 	bl	800250e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002540:	bf00      	nop
 8002542:	e7fd      	b.n	8002540 <_exit+0x12>

08002544 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	e00a      	b.n	800256c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002556:	f3af 8000 	nop.w
 800255a:	4601      	mov	r1, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	60ba      	str	r2, [r7, #8]
 8002562:	b2ca      	uxtb	r2, r1
 8002564:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	3301      	adds	r3, #1
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	429a      	cmp	r2, r3
 8002572:	dbf0      	blt.n	8002556 <_read+0x12>
	}

return len;
 8002574:	687b      	ldr	r3, [r7, #4]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d00a      	beq.n	80025a8 <_write+0x28>
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d007      	beq.n	80025a8 <_write+0x28>
  {
    errno = EBADF;
 8002598:	f00b fe20 	bl	800e1dc <__errno>
 800259c:	4603      	mov	r3, r0
 800259e:	2209      	movs	r2, #9
 80025a0:	601a      	str	r2, [r3, #0]
    return -1;
 80025a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025a6:	e00f      	b.n	80025c8 <_write+0x48>
  }

  if (g_RCF_printOutput == RCF_PRINT_OUTPUT_TO_CONSOLE)
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <_write+0x50>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d105      	bne.n	80025bc <_write+0x3c>
  {
    CON_sendString(ptr, len);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4619      	mov	r1, r3
 80025b4:	68b8      	ldr	r0, [r7, #8]
 80025b6:	f006 fe6d 	bl	8009294 <CON_sendString>
 80025ba:	e004      	b.n	80025c6 <_write+0x46>
  }
  else
  {
    MAS_sendString(ptr, len);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4619      	mov	r1, r3
 80025c0:	68b8      	ldr	r0, [r7, #8]
 80025c2:	f008 fadf 	bl	800ab84 <MAS_sendString>
  }

  return len;
 80025c6:	687b      	ldr	r3, [r7, #4]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000c4c 	.word	0x20000c4c

080025d4 <_close>:

int _close(int file)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
	return -1;
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
 80025f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025fa:	605a      	str	r2, [r3, #4]
	return 0;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <_isatty>:

int _isatty(int file)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	return 1;
 8002610:	2301      	movs	r3, #1
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
	return 0;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f00b fdba 	bl	800e1dc <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	2000c000 	.word	0x2000c000
 8002694:	00000400 	.word	0x00000400
 8002698:	200008d4 	.word	0x200008d4
 800269c:	20000da8 	.word	0x20000da8

080026a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr

080026ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026ac:	480c      	ldr	r0, [pc, #48]	@ (80026e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ae:	490d      	ldr	r1, [pc, #52]	@ (80026e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026b0:	4a0d      	ldr	r2, [pc, #52]	@ (80026e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b4:	e002      	b.n	80026bc <LoopCopyDataInit>

080026b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ba:	3304      	adds	r3, #4

080026bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c0:	d3f9      	bcc.n	80026b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c2:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026c4:	4c0a      	ldr	r4, [pc, #40]	@ (80026f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c8:	e001      	b.n	80026ce <LoopFillZerobss>

080026ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026cc:	3204      	adds	r2, #4

080026ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d0:	d3fb      	bcc.n	80026ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026d2:	f7ff ffe5 	bl	80026a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d6:	f00b fd87 	bl	800e1e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026da:	f7fe fe01 	bl	80012e0 <main>
  bx lr
 80026de:	4770      	bx	lr
  ldr r0, =_sdata
 80026e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80026e8:	080129e0 	.word	0x080129e0
  ldr r2, =_sbss
 80026ec:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80026f0:	20000da4 	.word	0x20000da4

080026f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026f4:	e7fe      	b.n	80026f4 <ADC1_2_IRQHandler>
	...

080026f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026fc:	4b08      	ldr	r3, [pc, #32]	@ (8002720 <HAL_Init+0x28>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a07      	ldr	r2, [pc, #28]	@ (8002720 <HAL_Init+0x28>)
 8002702:	f043 0310 	orr.w	r3, r3, #16
 8002706:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002708:	2003      	movs	r0, #3
 800270a:	f000 fd35 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800270e:	2000      	movs	r0, #0
 8002710:	f000 f808 	bl	8002724 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002714:	f7ff fb76 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40022000 	.word	0x40022000

08002724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800272c:	4b12      	ldr	r3, [pc, #72]	@ (8002778 <HAL_InitTick+0x54>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_InitTick+0x58>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	4619      	mov	r1, r3
 8002736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800273a:	fbb3 f3f1 	udiv	r3, r3, r1
 800273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f000 fd80 	bl	8003248 <HAL_SYSTICK_Config>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e00e      	b.n	8002770 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b0f      	cmp	r3, #15
 8002756:	d80a      	bhi.n	800276e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002758:	2200      	movs	r2, #0
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002760:	f000 fd2a 	bl	80031b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002764:	4a06      	ldr	r2, [pc, #24]	@ (8002780 <HAL_InitTick+0x5c>)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	e000      	b.n	8002770 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000000 	.word	0x20000000
 800277c:	20000008 	.word	0x20000008
 8002780:	20000004 	.word	0x20000004

08002784 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_IncTick+0x1c>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	461a      	mov	r2, r3
 800278e:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <HAL_IncTick+0x20>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4413      	add	r3, r2
 8002794:	4a03      	ldr	r2, [pc, #12]	@ (80027a4 <HAL_IncTick+0x20>)
 8002796:	6013      	str	r3, [r2, #0]
}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	20000008 	.word	0x20000008
 80027a4:	200008d8 	.word	0x200008d8

080027a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return uwTick;
 80027ac:	4b02      	ldr	r3, [pc, #8]	@ (80027b8 <HAL_GetTick+0x10>)
 80027ae:	681b      	ldr	r3, [r3, #0]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr
 80027b8:	200008d8 	.word	0x200008d8

080027bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027c4:	f7ff fff0 	bl	80027a8 <HAL_GetTick>
 80027c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027d4:	d005      	beq.n	80027e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <HAL_Delay+0x44>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	461a      	mov	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4413      	add	r3, r2
 80027e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027e2:	bf00      	nop
 80027e4:	f7ff ffe0 	bl	80027a8 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d8f7      	bhi.n	80027e4 <HAL_Delay+0x28>
  {
  }
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000008 	.word	0x20000008

08002804 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800280c:	2300      	movs	r3, #0
 800280e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e188      	b.n	8002b38 <HAL_ADC_Init+0x334>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a8c      	ldr	r2, [pc, #560]	@ (8002a5c <HAL_ADC_Init+0x258>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00e      	beq.n	800284e <HAL_ADC_Init+0x4a>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a8a      	ldr	r2, [pc, #552]	@ (8002a60 <HAL_ADC_Init+0x25c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d009      	beq.n	800284e <HAL_ADC_Init+0x4a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a89      	ldr	r2, [pc, #548]	@ (8002a64 <HAL_ADC_Init+0x260>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_ADC_Init+0x4a>
 8002844:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8002848:	4887      	ldr	r0, [pc, #540]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800284a:	f7ff fac9 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d009      	beq.n	800286a <HAL_ADC_Init+0x66>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800285e:	d004      	beq.n	800286a <HAL_ADC_Init+0x66>
 8002860:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002864:	4880      	ldr	r0, [pc, #512]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002866:	f7ff fabb 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d009      	beq.n	8002886 <HAL_ADC_Init+0x82>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800287a:	d004      	beq.n	8002886 <HAL_ADC_Init+0x82>
 800287c:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002880:	4879      	ldr	r0, [pc, #484]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002882:	f7ff faad 	bl	8001de0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	7b1b      	ldrb	r3, [r3, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d008      	beq.n	80028a0 <HAL_ADC_Init+0x9c>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7b1b      	ldrb	r3, [r3, #12]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d004      	beq.n	80028a0 <HAL_ADC_Init+0x9c>
 8002896:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800289a:	4873      	ldr	r0, [pc, #460]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800289c:	f7ff faa0 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d044      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028b0:	d03f      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80028ba:	d03a      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80028c4:	d035      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f5b3 2f20 	cmp.w	r3, #655360	@ 0xa0000
 80028ce:	d030      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80028d8:	d02b      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d027      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028ea:	d022      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80028f4:	d01d      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69db      	ldr	r3, [r3, #28]
 80028fa:	f5b3 2f20 	cmp.w	r3, #655360	@ 0xa0000
 80028fe:	d018      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002908:	d013      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002912:	d00e      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800291c:	d009      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002926:	d004      	beq.n	8002932 <HAL_ADC_Init+0x12e>
 8002928:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800292c:	484e      	ldr	r0, [pc, #312]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800292e:	f7ff fa57 	bl	8001de0 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d02a      	beq.n	8002990 <HAL_ADC_Init+0x18c>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_ADC_Init+0x146>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b10      	cmp	r3, #16
 8002948:	d904      	bls.n	8002954 <HAL_ADC_Init+0x150>
 800294a:	f240 11b1 	movw	r1, #433	@ 0x1b1
 800294e:	4846      	ldr	r0, [pc, #280]	@ (8002a68 <HAL_ADC_Init+0x264>)
 8002950:	f7ff fa46 	bl	8001de0 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7d1b      	ldrb	r3, [r3, #20]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d008      	beq.n	800296e <HAL_ADC_Init+0x16a>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	7d1b      	ldrb	r3, [r3, #20]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d004      	beq.n	800296e <HAL_ADC_Init+0x16a>
 8002964:	f44f 71d9 	mov.w	r1, #434	@ 0x1b2
 8002968:	483f      	ldr	r0, [pc, #252]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800296a:	f7ff fa39 	bl	8001de0 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7d1b      	ldrb	r3, [r3, #20]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00c      	beq.n	8002990 <HAL_ADC_Init+0x18c>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_ADC_Init+0x182>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d904      	bls.n	8002990 <HAL_ADC_Init+0x18c>
 8002986:	f240 11b5 	movw	r1, #437	@ 0x1b5
 800298a:	4837      	ldr	r0, [pc, #220]	@ (8002a68 <HAL_ADC_Init+0x264>)
 800298c:	f7ff fa28 	bl	8001de0 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002994:	2b00      	cmp	r3, #0
 8002996:	d109      	bne.n	80029ac <HAL_ADC_Init+0x1a8>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff fa5e 	bl	8001e68 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 fabf 	bl	8002f30 <ADC_ConversionStop_Disable>
 80029b2:	4603      	mov	r3, r0
 80029b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f040 80b1 	bne.w	8002b26 <HAL_ADC_Init+0x322>
 80029c4:	7dfb      	ldrb	r3, [r7, #23]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f040 80ad 	bne.w	8002b26 <HAL_ADC_Init+0x322>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029d4:	f023 0302 	bic.w	r3, r3, #2
 80029d8:	f043 0202 	orr.w	r2, r3, #2
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	491e      	ldr	r1, [pc, #120]	@ (8002a64 <HAL_ADC_Init+0x260>)
 80029ea:	428b      	cmp	r3, r1
 80029ec:	d10a      	bne.n	8002a04 <HAL_ADC_Init+0x200>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029f6:	d002      	beq.n	80029fe <HAL_ADC_Init+0x1fa>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	e004      	b.n	8002a08 <HAL_ADC_Init+0x204>
 80029fe:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002a02:	e001      	b.n	8002a08 <HAL_ADC_Init+0x204>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a08:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7b1b      	ldrb	r3, [r3, #12]
 8002a0e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a10:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a20:	d003      	beq.n	8002a2a <HAL_ADC_Init+0x226>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d102      	bne.n	8002a30 <HAL_ADC_Init+0x22c>
 8002a2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a2e:	e000      	b.n	8002a32 <HAL_ADC_Init+0x22e>
 8002a30:	2300      	movs	r3, #0
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7d1b      	ldrb	r3, [r3, #20]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d121      	bne.n	8002a84 <HAL_ADC_Init+0x280>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7b1b      	ldrb	r3, [r3, #12]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d111      	bne.n	8002a6c <HAL_ADC_Init+0x268>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	035a      	lsls	r2, r3, #13
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	e013      	b.n	8002a84 <HAL_ADC_Init+0x280>
 8002a5c:	40012400 	.word	0x40012400
 8002a60:	40012800 	.word	0x40012800
 8002a64:	40013c00 	.word	0x40013c00
 8002a68:	08011360 	.word	0x08011360
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	f043 0220 	orr.w	r2, r3, #32
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	4b28      	ldr	r3, [pc, #160]	@ (8002b40 <HAL_ADC_Init+0x33c>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6812      	ldr	r2, [r2, #0]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab4:	d003      	beq.n	8002abe <HAL_ADC_Init+0x2ba>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d104      	bne.n	8002ac8 <HAL_ADC_Init+0x2c4>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	051b      	lsls	r3, r3, #20
 8002ac6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	4b18      	ldr	r3, [pc, #96]	@ (8002b44 <HAL_ADC_Init+0x340>)
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d10b      	bne.n	8002b04 <HAL_ADC_Init+0x300>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af6:	f023 0303 	bic.w	r3, r3, #3
 8002afa:	f043 0201 	orr.w	r2, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b02:	e018      	b.n	8002b36 <HAL_ADC_Init+0x332>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b08:	f023 0312 	bic.w	r3, r3, #18
 8002b0c:	f043 0210 	orr.w	r2, r3, #16
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b18:	f043 0201 	orr.w	r2, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b24:	e007      	b.n	8002b36 <HAL_ADC_Init+0x332>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2a:	f043 0210 	orr.w	r2, r3, #16
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	ffe1f7fd 	.word	0xffe1f7fd
 8002b44:	ff1f0efe 	.word	0xff1f0efe

08002b48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0c      	ldr	r2, [pc, #48]	@ (8002b88 <HAL_ADC_GetValue+0x40>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00e      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b8c <HAL_ADC_GetValue+0x44>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d009      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a09      	ldr	r2, [pc, #36]	@ (8002b90 <HAL_ADC_GetValue+0x48>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d004      	beq.n	8002b78 <HAL_ADC_GetValue+0x30>
 8002b6e:	f240 61e5 	movw	r1, #1765	@ 0x6e5
 8002b72:	4808      	ldr	r0, [pc, #32]	@ (8002b94 <HAL_ADC_GetValue+0x4c>)
 8002b74:	f7ff f934 	bl	8001de0 <assert_failed>

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40012400 	.word	0x40012400
 8002b8c:	40012800 	.word	0x40012800
 8002b90:	40013c00 	.word	0x40013c00
 8002b94:	08011360 	.word	0x08011360

08002b98 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a8b      	ldr	r2, [pc, #556]	@ (8002ddc <HAL_ADC_ConfigChannel+0x244>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a89      	ldr	r2, [pc, #548]	@ (8002de0 <HAL_ADC_ConfigChannel+0x248>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d009      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a88      	ldr	r2, [pc, #544]	@ (8002de4 <HAL_ADC_ConfigChannel+0x24c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d004      	beq.n	8002bd2 <HAL_ADC_ConfigChannel+0x3a>
 8002bc8:	f240 71d6 	movw	r1, #2006	@ 0x7d6
 8002bcc:	4886      	ldr	r0, [pc, #536]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002bce:	f7ff f907 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d048      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d044      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d040      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	d03c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d038      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2b05      	cmp	r3, #5
 8002c00:	d034      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b06      	cmp	r3, #6
 8002c08:	d030      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b07      	cmp	r3, #7
 8002c10:	d02c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d028      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b09      	cmp	r3, #9
 8002c20:	d024      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b0a      	cmp	r3, #10
 8002c28:	d020      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b0b      	cmp	r3, #11
 8002c30:	d01c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b0c      	cmp	r3, #12
 8002c38:	d018      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b0d      	cmp	r3, #13
 8002c40:	d014      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2b0e      	cmp	r3, #14
 8002c48:	d010      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2b0f      	cmp	r3, #15
 8002c50:	d00c      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b10      	cmp	r3, #16
 8002c58:	d008      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b11      	cmp	r3, #17
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_ConfigChannel+0xd4>
 8002c62:	f240 71d7 	movw	r1, #2007	@ 0x7d7
 8002c66:	4860      	ldr	r0, [pc, #384]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002c68:	f7ff f8ba 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d040      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d03c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b03      	cmp	r3, #3
 8002c82:	d038      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b04      	cmp	r3, #4
 8002c8a:	d034      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b05      	cmp	r3, #5
 8002c92:	d030      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b06      	cmp	r3, #6
 8002c9a:	d02c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b07      	cmp	r3, #7
 8002ca2:	d028      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b08      	cmp	r3, #8
 8002caa:	d024      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b09      	cmp	r3, #9
 8002cb2:	d020      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b0a      	cmp	r3, #10
 8002cba:	d01c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b0b      	cmp	r3, #11
 8002cc2:	d018      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b0c      	cmp	r3, #12
 8002cca:	d014      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b0d      	cmp	r3, #13
 8002cd2:	d010      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b0e      	cmp	r3, #14
 8002cda:	d00c      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	2b0f      	cmp	r3, #15
 8002ce2:	d008      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b10      	cmp	r3, #16
 8002cea:	d004      	beq.n	8002cf6 <HAL_ADC_ConfigChannel+0x15e>
 8002cec:	f44f 61fb 	mov.w	r1, #2008	@ 0x7d8
 8002cf0:	483d      	ldr	r0, [pc, #244]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002cf2:	f7ff f875 	bl	8001de0 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d020      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d01c      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d018      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b03      	cmp	r3, #3
 8002d14:	d014      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d010      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b05      	cmp	r3, #5
 8002d24:	d00c      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b06      	cmp	r3, #6
 8002d2c:	d008      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b07      	cmp	r3, #7
 8002d34:	d004      	beq.n	8002d40 <HAL_ADC_ConfigChannel+0x1a8>
 8002d36:	f240 71d9 	movw	r1, #2009	@ 0x7d9
 8002d3a:	482b      	ldr	r0, [pc, #172]	@ (8002de8 <HAL_ADC_ConfigChannel+0x250>)
 8002d3c:	f7ff f850 	bl	8001de0 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x1b6>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e0e5      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x382>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b06      	cmp	r3, #6
 8002d5c:	d81c      	bhi.n	8002d98 <HAL_ADC_ConfigChannel+0x200>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	3b05      	subs	r3, #5
 8002d70:	221f      	movs	r2, #31
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	4019      	ands	r1, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	3b05      	subs	r3, #5
 8002d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d96:	e045      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x28c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b0c      	cmp	r3, #12
 8002d9e:	d825      	bhi.n	8002dec <HAL_ADC_ConfigChannel+0x254>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	3b23      	subs	r3, #35	@ 0x23
 8002db2:	221f      	movs	r2, #31
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	4019      	ands	r1, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	3b23      	subs	r3, #35	@ 0x23
 8002dcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dd8:	e024      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x28c>
 8002dda:	bf00      	nop
 8002ddc:	40012400 	.word	0x40012400
 8002de0:	40012800 	.word	0x40012800
 8002de4:	40013c00 	.word	0x40013c00
 8002de8:	08011360 	.word	0x08011360
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3b41      	subs	r3, #65	@ 0x41
 8002dfe:	221f      	movs	r2, #31
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	4019      	ands	r1, r3
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6818      	ldr	r0, [r3, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	3b41      	subs	r3, #65	@ 0x41
 8002e18:	fa00 f203 	lsl.w	r2, r0, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b09      	cmp	r3, #9
 8002e2a:	d91c      	bls.n	8002e66 <HAL_ADC_ConfigChannel+0x2ce>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68d9      	ldr	r1, [r3, #12]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	4613      	mov	r3, r2
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b1e      	subs	r3, #30
 8002e3e:	2207      	movs	r2, #7
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	4019      	ands	r1, r3
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	6898      	ldr	r0, [r3, #8]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	3b1e      	subs	r3, #30
 8002e58:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	60da      	str	r2, [r3, #12]
 8002e64:	e019      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x302>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6919      	ldr	r1, [r3, #16]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4613      	mov	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	4413      	add	r3, r2
 8002e76:	2207      	movs	r2, #7
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	4019      	ands	r1, r3
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6898      	ldr	r0, [r3, #8]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2b10      	cmp	r3, #16
 8002ea0:	d003      	beq.n	8002eaa <HAL_ADC_ConfigChannel+0x312>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ea6:	2b11      	cmp	r3, #17
 8002ea8:	d132      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_ADC_ConfigChannel+0x38c>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d125      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x368>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d126      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002ed0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2b10      	cmp	r3, #16
 8002ed8:	d11a      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eda:	4b13      	ldr	r3, [pc, #76]	@ (8002f28 <HAL_ADC_ConfigChannel+0x390>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a13      	ldr	r2, [pc, #76]	@ (8002f2c <HAL_ADC_ConfigChannel+0x394>)
 8002ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee4:	0c9a      	lsrs	r2, r3, #18
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef0:	e002      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x360>
          {
            wait_loop_index--;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f9      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x35a>
 8002efe:	e007      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x378>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	f043 0220 	orr.w	r2, r3, #32
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40012400 	.word	0x40012400
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	431bde83 	.word	0x431bde83

08002f30 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d12e      	bne.n	8002fa8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0201 	bic.w	r2, r2, #1
 8002f58:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f5a:	f7ff fc25 	bl	80027a8 <HAL_GetTick>
 8002f5e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f60:	e01b      	b.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f62:	f7ff fc21 	bl	80027a8 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d914      	bls.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d10d      	bne.n	8002f9a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f82:	f043 0210 	orr.w	r2, r3, #16
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f8e:	f043 0201 	orr.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e007      	b.n	8002faa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d0dc      	beq.n	8002f62 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fe6:	4a04      	ldr	r2, [pc, #16]	@ (8002ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	60d3      	str	r3, [r2, #12]
}
 8002fec:	bf00      	nop
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003000:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <__NVIC_GetPriorityGrouping+0x18>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	0a1b      	lsrs	r3, r3, #8
 8003006:	f003 0307 	and.w	r3, r3, #7
}
 800300a:	4618      	mov	r0, r3
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003026:	2b00      	cmp	r3, #0
 8003028:	db0b      	blt.n	8003042 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	4906      	ldr	r1, [pc, #24]	@ (800304c <__NVIC_EnableIRQ+0x34>)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	095b      	lsrs	r3, r3, #5
 8003038:	2001      	movs	r0, #1
 800303a:	fa00 f202 	lsl.w	r2, r0, r2
 800303e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100

08003050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	6039      	str	r1, [r7, #0]
 800305a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003060:	2b00      	cmp	r3, #0
 8003062:	db0a      	blt.n	800307a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	b2da      	uxtb	r2, r3
 8003068:	490c      	ldr	r1, [pc, #48]	@ (800309c <__NVIC_SetPriority+0x4c>)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	0112      	lsls	r2, r2, #4
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	440b      	add	r3, r1
 8003074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003078:	e00a      	b.n	8003090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	b2da      	uxtb	r2, r3
 800307e:	4908      	ldr	r1, [pc, #32]	@ (80030a0 <__NVIC_SetPriority+0x50>)
 8003080:	79fb      	ldrb	r3, [r7, #7]
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	3b04      	subs	r3, #4
 8003088:	0112      	lsls	r2, r2, #4
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	440b      	add	r3, r1
 800308e:	761a      	strb	r2, [r3, #24]
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000e100 	.word	0xe000e100
 80030a0:	e000ed00 	.word	0xe000ed00

080030a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b089      	sub	sp, #36	@ 0x24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f003 0307 	and.w	r3, r3, #7
 80030b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	f1c3 0307 	rsb	r3, r3, #7
 80030be:	2b04      	cmp	r3, #4
 80030c0:	bf28      	it	cs
 80030c2:	2304      	movcs	r3, #4
 80030c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3304      	adds	r3, #4
 80030ca:	2b06      	cmp	r3, #6
 80030cc:	d902      	bls.n	80030d4 <NVIC_EncodePriority+0x30>
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	3b03      	subs	r3, #3
 80030d2:	e000      	b.n	80030d6 <NVIC_EncodePriority+0x32>
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43da      	mvns	r2, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	401a      	ands	r2, r3
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	43d9      	mvns	r1, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030fc:	4313      	orrs	r3, r2
         );
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3724      	adds	r7, #36	@ 0x24
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800310c:	f3bf 8f4f 	dsb	sy
}
 8003110:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <__NVIC_SystemReset+0x24>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800311a:	4904      	ldr	r1, [pc, #16]	@ (800312c <__NVIC_SystemReset+0x24>)
 800311c:	4b04      	ldr	r3, [pc, #16]	@ (8003130 <__NVIC_SystemReset+0x28>)
 800311e:	4313      	orrs	r3, r2
 8003120:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003122:	f3bf 8f4f 	dsb	sy
}
 8003126:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003128:	bf00      	nop
 800312a:	e7fd      	b.n	8003128 <__NVIC_SystemReset+0x20>
 800312c:	e000ed00 	.word	0xe000ed00
 8003130:	05fa0004 	.word	0x05fa0004

08003134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003144:	d301      	bcc.n	800314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003146:	2301      	movs	r3, #1
 8003148:	e00f      	b.n	800316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314a:	4a0a      	ldr	r2, [pc, #40]	@ (8003174 <SysTick_Config+0x40>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003152:	210f      	movs	r1, #15
 8003154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003158:	f7ff ff7a 	bl	8003050 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800315c:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <SysTick_Config+0x40>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003162:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <SysTick_Config+0x40>)
 8003164:	2207      	movs	r2, #7
 8003166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000e010 	.word	0xe000e010

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b07      	cmp	r3, #7
 8003184:	d00f      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b06      	cmp	r3, #6
 800318a:	d00c      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b05      	cmp	r3, #5
 8003190:	d009      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d006      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d003      	beq.n	80031a6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800319e:	2191      	movs	r1, #145	@ 0x91
 80031a0:	4804      	ldr	r0, [pc, #16]	@ (80031b4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80031a2:	f7fe fe1d 	bl	8001de0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ff04 	bl	8002fb4 <__NVIC_SetPriorityGrouping>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	08011398 	.word	0x08011398

080031b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	4603      	mov	r3, r0
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b0f      	cmp	r3, #15
 80031ce:	d903      	bls.n	80031d8 <HAL_NVIC_SetPriority+0x20>
 80031d0:	21a9      	movs	r1, #169	@ 0xa9
 80031d2:	480e      	ldr	r0, [pc, #56]	@ (800320c <HAL_NVIC_SetPriority+0x54>)
 80031d4:	f7fe fe04 	bl	8001de0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b0f      	cmp	r3, #15
 80031dc:	d903      	bls.n	80031e6 <HAL_NVIC_SetPriority+0x2e>
 80031de:	21aa      	movs	r1, #170	@ 0xaa
 80031e0:	480a      	ldr	r0, [pc, #40]	@ (800320c <HAL_NVIC_SetPriority+0x54>)
 80031e2:	f7fe fdfd 	bl	8001de0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031e6:	f7ff ff09 	bl	8002ffc <__NVIC_GetPriorityGrouping>
 80031ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	6978      	ldr	r0, [r7, #20]
 80031f2:	f7ff ff57 	bl	80030a4 <NVIC_EncodePriority>
 80031f6:	4602      	mov	r2, r0
 80031f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fc:	4611      	mov	r1, r2
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff26 	bl	8003050 <__NVIC_SetPriority>
}
 8003204:	bf00      	nop
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	08011398 	.word	0x08011398

08003210 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	da03      	bge.n	800322a <HAL_NVIC_EnableIRQ+0x1a>
 8003222:	21bd      	movs	r1, #189	@ 0xbd
 8003224:	4805      	ldr	r0, [pc, #20]	@ (800323c <HAL_NVIC_EnableIRQ+0x2c>)
 8003226:	f7fe fddb 	bl	8001de0 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fef2 	bl	8003018 <__NVIC_EnableIRQ>
}
 8003234:	bf00      	nop
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	08011398 	.word	0x08011398

08003240 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003244:	f7ff ff60 	bl	8003108 <__NVIC_SystemReset>

08003248 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f7ff ff6f 	bl	8003134 <SysTick_Config>
 8003256:	4603      	mov	r3, r0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d008      	beq.n	800328a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2204      	movs	r2, #4
 800327c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e020      	b.n	80032cc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 020e 	bic.w	r2, r2, #14
 8003298:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b2:	2101      	movs	r1, #1
 80032b4:	fa01 f202 	lsl.w	r2, r1, r2
 80032b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
	...

080032d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e0:	2300      	movs	r3, #0
 80032e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d005      	beq.n	80032fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2204      	movs	r2, #4
 80032f4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
 80032fa:	e0d6      	b.n	80034aa <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 020e 	bic.w	r2, r2, #14
 800330a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0201 	bic.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	461a      	mov	r2, r3
 8003322:	4b64      	ldr	r3, [pc, #400]	@ (80034b4 <HAL_DMA_Abort_IT+0x1dc>)
 8003324:	429a      	cmp	r2, r3
 8003326:	d958      	bls.n	80033da <HAL_DMA_Abort_IT+0x102>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a62      	ldr	r2, [pc, #392]	@ (80034b8 <HAL_DMA_Abort_IT+0x1e0>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d04f      	beq.n	80033d2 <HAL_DMA_Abort_IT+0xfa>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a61      	ldr	r2, [pc, #388]	@ (80034bc <HAL_DMA_Abort_IT+0x1e4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d048      	beq.n	80033ce <HAL_DMA_Abort_IT+0xf6>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a5f      	ldr	r2, [pc, #380]	@ (80034c0 <HAL_DMA_Abort_IT+0x1e8>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d040      	beq.n	80033c8 <HAL_DMA_Abort_IT+0xf0>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a5e      	ldr	r2, [pc, #376]	@ (80034c4 <HAL_DMA_Abort_IT+0x1ec>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d038      	beq.n	80033c2 <HAL_DMA_Abort_IT+0xea>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a5c      	ldr	r2, [pc, #368]	@ (80034c8 <HAL_DMA_Abort_IT+0x1f0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d030      	beq.n	80033bc <HAL_DMA_Abort_IT+0xe4>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a5b      	ldr	r2, [pc, #364]	@ (80034cc <HAL_DMA_Abort_IT+0x1f4>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d028      	beq.n	80033b6 <HAL_DMA_Abort_IT+0xde>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a52      	ldr	r2, [pc, #328]	@ (80034b4 <HAL_DMA_Abort_IT+0x1dc>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d020      	beq.n	80033b0 <HAL_DMA_Abort_IT+0xd8>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a57      	ldr	r2, [pc, #348]	@ (80034d0 <HAL_DMA_Abort_IT+0x1f8>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d019      	beq.n	80033ac <HAL_DMA_Abort_IT+0xd4>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a55      	ldr	r2, [pc, #340]	@ (80034d4 <HAL_DMA_Abort_IT+0x1fc>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d012      	beq.n	80033a8 <HAL_DMA_Abort_IT+0xd0>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a54      	ldr	r2, [pc, #336]	@ (80034d8 <HAL_DMA_Abort_IT+0x200>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d00a      	beq.n	80033a2 <HAL_DMA_Abort_IT+0xca>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a52      	ldr	r2, [pc, #328]	@ (80034dc <HAL_DMA_Abort_IT+0x204>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d102      	bne.n	800339c <HAL_DMA_Abort_IT+0xc4>
 8003396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800339a:	e01b      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 800339c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033a0:	e018      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033a6:	e015      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033a8:	2310      	movs	r3, #16
 80033aa:	e013      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033ac:	2301      	movs	r3, #1
 80033ae:	e011      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033b4:	e00e      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033b6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80033ba:	e00b      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033c0:	e008      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033c6:	e005      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033cc:	e002      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033ce:	2310      	movs	r3, #16
 80033d0:	e000      	b.n	80033d4 <HAL_DMA_Abort_IT+0xfc>
 80033d2:	2301      	movs	r3, #1
 80033d4:	4a42      	ldr	r2, [pc, #264]	@ (80034e0 <HAL_DMA_Abort_IT+0x208>)
 80033d6:	6053      	str	r3, [r2, #4]
 80033d8:	e057      	b.n	800348a <HAL_DMA_Abort_IT+0x1b2>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a36      	ldr	r2, [pc, #216]	@ (80034b8 <HAL_DMA_Abort_IT+0x1e0>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d04f      	beq.n	8003484 <HAL_DMA_Abort_IT+0x1ac>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a34      	ldr	r2, [pc, #208]	@ (80034bc <HAL_DMA_Abort_IT+0x1e4>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d048      	beq.n	8003480 <HAL_DMA_Abort_IT+0x1a8>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a33      	ldr	r2, [pc, #204]	@ (80034c0 <HAL_DMA_Abort_IT+0x1e8>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d040      	beq.n	800347a <HAL_DMA_Abort_IT+0x1a2>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a31      	ldr	r2, [pc, #196]	@ (80034c4 <HAL_DMA_Abort_IT+0x1ec>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d038      	beq.n	8003474 <HAL_DMA_Abort_IT+0x19c>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a30      	ldr	r2, [pc, #192]	@ (80034c8 <HAL_DMA_Abort_IT+0x1f0>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d030      	beq.n	800346e <HAL_DMA_Abort_IT+0x196>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a2e      	ldr	r2, [pc, #184]	@ (80034cc <HAL_DMA_Abort_IT+0x1f4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d028      	beq.n	8003468 <HAL_DMA_Abort_IT+0x190>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a26      	ldr	r2, [pc, #152]	@ (80034b4 <HAL_DMA_Abort_IT+0x1dc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d020      	beq.n	8003462 <HAL_DMA_Abort_IT+0x18a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a2a      	ldr	r2, [pc, #168]	@ (80034d0 <HAL_DMA_Abort_IT+0x1f8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_DMA_Abort_IT+0x186>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a29      	ldr	r2, [pc, #164]	@ (80034d4 <HAL_DMA_Abort_IT+0x1fc>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d012      	beq.n	800345a <HAL_DMA_Abort_IT+0x182>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a27      	ldr	r2, [pc, #156]	@ (80034d8 <HAL_DMA_Abort_IT+0x200>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00a      	beq.n	8003454 <HAL_DMA_Abort_IT+0x17c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a26      	ldr	r2, [pc, #152]	@ (80034dc <HAL_DMA_Abort_IT+0x204>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d102      	bne.n	800344e <HAL_DMA_Abort_IT+0x176>
 8003448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800344c:	e01b      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 800344e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003452:	e018      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003458:	e015      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 800345a:	2310      	movs	r3, #16
 800345c:	e013      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 800345e:	2301      	movs	r3, #1
 8003460:	e011      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003462:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003466:	e00e      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003468:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800346c:	e00b      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 800346e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003472:	e008      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003478:	e005      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 800347a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800347e:	e002      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003480:	2310      	movs	r3, #16
 8003482:	e000      	b.n	8003486 <HAL_DMA_Abort_IT+0x1ae>
 8003484:	2301      	movs	r3, #1
 8003486:	4a17      	ldr	r2, [pc, #92]	@ (80034e4 <HAL_DMA_Abort_IT+0x20c>)
 8003488:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	4798      	blx	r3
    } 
  }
  return status;
 80034aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	40020080 	.word	0x40020080
 80034b8:	40020008 	.word	0x40020008
 80034bc:	4002001c 	.word	0x4002001c
 80034c0:	40020030 	.word	0x40020030
 80034c4:	40020044 	.word	0x40020044
 80034c8:	40020058 	.word	0x40020058
 80034cc:	4002006c 	.word	0x4002006c
 80034d0:	40020408 	.word	0x40020408
 80034d4:	4002041c 	.word	0x4002041c
 80034d8:	40020430 	.word	0x40020430
 80034dc:	40020444 	.word	0x40020444
 80034e0:	40020400 	.word	0x40020400
 80034e4:	40020000 	.word	0x40020000

080034e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	@ 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034f2:	2300      	movs	r3, #0
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034f6:	2300      	movs	r3, #0
 80034f8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a94      	ldr	r2, [pc, #592]	@ (8003750 <HAL_GPIO_Init+0x268>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d01b      	beq.n	800353a <HAL_GPIO_Init+0x52>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a93      	ldr	r2, [pc, #588]	@ (8003754 <HAL_GPIO_Init+0x26c>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d017      	beq.n	800353a <HAL_GPIO_Init+0x52>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a92      	ldr	r2, [pc, #584]	@ (8003758 <HAL_GPIO_Init+0x270>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d013      	beq.n	800353a <HAL_GPIO_Init+0x52>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a91      	ldr	r2, [pc, #580]	@ (800375c <HAL_GPIO_Init+0x274>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00f      	beq.n	800353a <HAL_GPIO_Init+0x52>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a90      	ldr	r2, [pc, #576]	@ (8003760 <HAL_GPIO_Init+0x278>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00b      	beq.n	800353a <HAL_GPIO_Init+0x52>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a8f      	ldr	r2, [pc, #572]	@ (8003764 <HAL_GPIO_Init+0x27c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d007      	beq.n	800353a <HAL_GPIO_Init+0x52>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a8e      	ldr	r2, [pc, #568]	@ (8003768 <HAL_GPIO_Init+0x280>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x52>
 8003532:	21bd      	movs	r1, #189	@ 0xbd
 8003534:	488d      	ldr	r0, [pc, #564]	@ (800376c <HAL_GPIO_Init+0x284>)
 8003536:	f7fe fc53 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <HAL_GPIO_Init+0x66>
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800354c:	d303      	bcc.n	8003556 <HAL_GPIO_Init+0x6e>
 800354e:	21be      	movs	r1, #190	@ 0xbe
 8003550:	4886      	ldr	r0, [pc, #536]	@ (800376c <HAL_GPIO_Init+0x284>)
 8003552:	f7fe fc45 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 8236 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b01      	cmp	r3, #1
 8003566:	f000 8231 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b11      	cmp	r3, #17
 8003570:	f000 822c 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b02      	cmp	r3, #2
 800357a:	f000 8227 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b12      	cmp	r3, #18
 8003584:	f000 8222 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	4a78      	ldr	r2, [pc, #480]	@ (8003770 <HAL_GPIO_Init+0x288>)
 800358e:	4293      	cmp	r3, r2
 8003590:	f000 821c 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4a76      	ldr	r2, [pc, #472]	@ (8003774 <HAL_GPIO_Init+0x28c>)
 800359a:	4293      	cmp	r3, r2
 800359c:	f000 8216 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	4a74      	ldr	r2, [pc, #464]	@ (8003778 <HAL_GPIO_Init+0x290>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	f000 8210 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	4a72      	ldr	r2, [pc, #456]	@ (800377c <HAL_GPIO_Init+0x294>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	f000 820a 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a70      	ldr	r2, [pc, #448]	@ (8003780 <HAL_GPIO_Init+0x298>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	f000 8204 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003784 <HAL_GPIO_Init+0x29c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	f000 81fe 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	f000 81f9 	beq.w	80039cc <HAL_GPIO_Init+0x4e4>
 80035da:	21bf      	movs	r1, #191	@ 0xbf
 80035dc:	4863      	ldr	r0, [pc, #396]	@ (800376c <HAL_GPIO_Init+0x284>)
 80035de:	f7fe fbff 	bl	8001de0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035e2:	e1f3      	b.n	80039cc <HAL_GPIO_Init+0x4e4>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80035e4:	2201      	movs	r2, #1
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	f040 81e2 	bne.w	80039c6 <HAL_GPIO_Init+0x4de>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a52      	ldr	r2, [pc, #328]	@ (8003750 <HAL_GPIO_Init+0x268>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d01b      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a51      	ldr	r2, [pc, #324]	@ (8003754 <HAL_GPIO_Init+0x26c>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d017      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a50      	ldr	r2, [pc, #320]	@ (8003758 <HAL_GPIO_Init+0x270>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d013      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a4f      	ldr	r2, [pc, #316]	@ (800375c <HAL_GPIO_Init+0x274>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d00f      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a4e      	ldr	r2, [pc, #312]	@ (8003760 <HAL_GPIO_Init+0x278>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d00b      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a4d      	ldr	r2, [pc, #308]	@ (8003764 <HAL_GPIO_Init+0x27c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d007      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a4c      	ldr	r2, [pc, #304]	@ (8003768 <HAL_GPIO_Init+0x280>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_Init+0x15a>
 800363a:	21cd      	movs	r1, #205	@ 0xcd
 800363c:	484b      	ldr	r0, [pc, #300]	@ (800376c <HAL_GPIO_Init+0x284>)
 800363e:	f7fe fbcf 	bl	8001de0 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	4a4f      	ldr	r2, [pc, #316]	@ (8003784 <HAL_GPIO_Init+0x29c>)
 8003648:	4293      	cmp	r3, r2
 800364a:	f000 80c7 	beq.w	80037dc <HAL_GPIO_Init+0x2f4>
 800364e:	4a4d      	ldr	r2, [pc, #308]	@ (8003784 <HAL_GPIO_Init+0x29c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	f200 80ed 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 8003656:	4a48      	ldr	r2, [pc, #288]	@ (8003778 <HAL_GPIO_Init+0x290>)
 8003658:	4293      	cmp	r3, r2
 800365a:	f000 80bf 	beq.w	80037dc <HAL_GPIO_Init+0x2f4>
 800365e:	4a46      	ldr	r2, [pc, #280]	@ (8003778 <HAL_GPIO_Init+0x290>)
 8003660:	4293      	cmp	r3, r2
 8003662:	f200 80e5 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 8003666:	4a46      	ldr	r2, [pc, #280]	@ (8003780 <HAL_GPIO_Init+0x298>)
 8003668:	4293      	cmp	r3, r2
 800366a:	f000 80b7 	beq.w	80037dc <HAL_GPIO_Init+0x2f4>
 800366e:	4a44      	ldr	r2, [pc, #272]	@ (8003780 <HAL_GPIO_Init+0x298>)
 8003670:	4293      	cmp	r3, r2
 8003672:	f200 80dd 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 8003676:	4a3f      	ldr	r2, [pc, #252]	@ (8003774 <HAL_GPIO_Init+0x28c>)
 8003678:	4293      	cmp	r3, r2
 800367a:	f000 80af 	beq.w	80037dc <HAL_GPIO_Init+0x2f4>
 800367e:	4a3d      	ldr	r2, [pc, #244]	@ (8003774 <HAL_GPIO_Init+0x28c>)
 8003680:	4293      	cmp	r3, r2
 8003682:	f200 80d5 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 8003686:	4a3d      	ldr	r2, [pc, #244]	@ (800377c <HAL_GPIO_Init+0x294>)
 8003688:	4293      	cmp	r3, r2
 800368a:	f000 80a7 	beq.w	80037dc <HAL_GPIO_Init+0x2f4>
 800368e:	4a3b      	ldr	r2, [pc, #236]	@ (800377c <HAL_GPIO_Init+0x294>)
 8003690:	4293      	cmp	r3, r2
 8003692:	f200 80cd 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 8003696:	2b12      	cmp	r3, #18
 8003698:	d82c      	bhi.n	80036f4 <HAL_GPIO_Init+0x20c>
 800369a:	2b12      	cmp	r3, #18
 800369c:	f200 80c8 	bhi.w	8003830 <HAL_GPIO_Init+0x348>
 80036a0:	a201      	add	r2, pc, #4	@ (adr r2, 80036a8 <HAL_GPIO_Init+0x1c0>)
 80036a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a6:	bf00      	nop
 80036a8:	080037dd 	.word	0x080037dd
 80036ac:	080036fd 	.word	0x080036fd
 80036b0:	08003789 	.word	0x08003789
 80036b4:	0800382b 	.word	0x0800382b
 80036b8:	08003831 	.word	0x08003831
 80036bc:	08003831 	.word	0x08003831
 80036c0:	08003831 	.word	0x08003831
 80036c4:	08003831 	.word	0x08003831
 80036c8:	08003831 	.word	0x08003831
 80036cc:	08003831 	.word	0x08003831
 80036d0:	08003831 	.word	0x08003831
 80036d4:	08003831 	.word	0x08003831
 80036d8:	08003831 	.word	0x08003831
 80036dc:	08003831 	.word	0x08003831
 80036e0:	08003831 	.word	0x08003831
 80036e4:	08003831 	.word	0x08003831
 80036e8:	08003831 	.word	0x08003831
 80036ec:	08003725 	.word	0x08003725
 80036f0:	080037b3 	.word	0x080037b3
 80036f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003770 <HAL_GPIO_Init+0x288>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d070      	beq.n	80037dc <HAL_GPIO_Init+0x2f4>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036fa:	e099      	b.n	8003830 <HAL_GPIO_Init+0x348>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	2b02      	cmp	r3, #2
 8003702:	d00b      	beq.n	800371c <HAL_GPIO_Init+0x234>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d007      	beq.n	800371c <HAL_GPIO_Init+0x234>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	2b03      	cmp	r3, #3
 8003712:	d003      	beq.n	800371c <HAL_GPIO_Init+0x234>
 8003714:	21d5      	movs	r1, #213	@ 0xd5
 8003716:	4815      	ldr	r0, [pc, #84]	@ (800376c <HAL_GPIO_Init+0x284>)
 8003718:	f7fe fb62 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	623b      	str	r3, [r7, #32]
          break;
 8003722:	e086      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d00b      	beq.n	8003744 <HAL_GPIO_Init+0x25c>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d007      	beq.n	8003744 <HAL_GPIO_Init+0x25c>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	2b03      	cmp	r3, #3
 800373a:	d003      	beq.n	8003744 <HAL_GPIO_Init+0x25c>
 800373c:	21dc      	movs	r1, #220	@ 0xdc
 800373e:	480b      	ldr	r0, [pc, #44]	@ (800376c <HAL_GPIO_Init+0x284>)
 8003740:	f7fe fb4e 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	3304      	adds	r3, #4
 800374a:	623b      	str	r3, [r7, #32]
          break;
 800374c:	e071      	b.n	8003832 <HAL_GPIO_Init+0x34a>
 800374e:	bf00      	nop
 8003750:	40010800 	.word	0x40010800
 8003754:	40010c00 	.word	0x40010c00
 8003758:	40011000 	.word	0x40011000
 800375c:	40011400 	.word	0x40011400
 8003760:	40011800 	.word	0x40011800
 8003764:	40011c00 	.word	0x40011c00
 8003768:	40012000 	.word	0x40012000
 800376c:	080113d4 	.word	0x080113d4
 8003770:	10110000 	.word	0x10110000
 8003774:	10210000 	.word	0x10210000
 8003778:	10310000 	.word	0x10310000
 800377c:	10120000 	.word	0x10120000
 8003780:	10220000 	.word	0x10220000
 8003784:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	2b02      	cmp	r3, #2
 800378e:	d00b      	beq.n	80037a8 <HAL_GPIO_Init+0x2c0>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d007      	beq.n	80037a8 <HAL_GPIO_Init+0x2c0>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	2b03      	cmp	r3, #3
 800379e:	d003      	beq.n	80037a8 <HAL_GPIO_Init+0x2c0>
 80037a0:	21e3      	movs	r1, #227	@ 0xe3
 80037a2:	4891      	ldr	r0, [pc, #580]	@ (80039e8 <HAL_GPIO_Init+0x500>)
 80037a4:	f7fe fb1c 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	3308      	adds	r3, #8
 80037ae:	623b      	str	r3, [r7, #32]
          break;
 80037b0:	e03f      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d00b      	beq.n	80037d2 <HAL_GPIO_Init+0x2ea>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d007      	beq.n	80037d2 <HAL_GPIO_Init+0x2ea>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	2b03      	cmp	r3, #3
 80037c8:	d003      	beq.n	80037d2 <HAL_GPIO_Init+0x2ea>
 80037ca:	21ea      	movs	r1, #234	@ 0xea
 80037cc:	4886      	ldr	r0, [pc, #536]	@ (80039e8 <HAL_GPIO_Init+0x500>)
 80037ce:	f7fe fb07 	bl	8001de0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	330c      	adds	r3, #12
 80037d8:	623b      	str	r3, [r7, #32]
          break;
 80037da:	e02a      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00b      	beq.n	80037fc <HAL_GPIO_Init+0x314>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d007      	beq.n	80037fc <HAL_GPIO_Init+0x314>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d003      	beq.n	80037fc <HAL_GPIO_Init+0x314>
 80037f4:	21f7      	movs	r1, #247	@ 0xf7
 80037f6:	487c      	ldr	r0, [pc, #496]	@ (80039e8 <HAL_GPIO_Init+0x500>)
 80037f8:	f7fe faf2 	bl	8001de0 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <HAL_GPIO_Init+0x322>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003804:	2304      	movs	r3, #4
 8003806:	623b      	str	r3, [r7, #32]
          break;
 8003808:	e013      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d105      	bne.n	800381e <HAL_GPIO_Init+0x336>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003812:	2308      	movs	r3, #8
 8003814:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69fa      	ldr	r2, [r7, #28]
 800381a:	611a      	str	r2, [r3, #16]
          break;
 800381c:	e009      	b.n	8003832 <HAL_GPIO_Init+0x34a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800381e:	2308      	movs	r3, #8
 8003820:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	615a      	str	r2, [r3, #20]
          break;
 8003828:	e003      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800382a:	2300      	movs	r3, #0
 800382c:	623b      	str	r3, [r7, #32]
          break;
 800382e:	e000      	b.n	8003832 <HAL_GPIO_Init+0x34a>
          break;
 8003830:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	2bff      	cmp	r3, #255	@ 0xff
 8003836:	d801      	bhi.n	800383c <HAL_GPIO_Init+0x354>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	e001      	b.n	8003840 <HAL_GPIO_Init+0x358>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3304      	adds	r3, #4
 8003840:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	2bff      	cmp	r3, #255	@ 0xff
 8003846:	d802      	bhi.n	800384e <HAL_GPIO_Init+0x366>
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	e002      	b.n	8003854 <HAL_GPIO_Init+0x36c>
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	3b08      	subs	r3, #8
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	210f      	movs	r1, #15
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	fa01 f303 	lsl.w	r3, r1, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	401a      	ands	r2, r3
 8003866:	6a39      	ldr	r1, [r7, #32]
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	431a      	orrs	r2, r3
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 80a2 	beq.w	80039c6 <HAL_GPIO_Init+0x4de>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003882:	4b5a      	ldr	r3, [pc, #360]	@ (80039ec <HAL_GPIO_Init+0x504>)
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	4a59      	ldr	r2, [pc, #356]	@ (80039ec <HAL_GPIO_Init+0x504>)
 8003888:	f043 0301 	orr.w	r3, r3, #1
 800388c:	6193      	str	r3, [r2, #24]
 800388e:	4b57      	ldr	r3, [pc, #348]	@ (80039ec <HAL_GPIO_Init+0x504>)
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800389a:	4a55      	ldr	r2, [pc, #340]	@ (80039f0 <HAL_GPIO_Init+0x508>)
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	089b      	lsrs	r3, r3, #2
 80038a0:	3302      	adds	r3, #2
 80038a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038a6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	220f      	movs	r2, #15
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43db      	mvns	r3, r3
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	4013      	ands	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4c      	ldr	r2, [pc, #304]	@ (80039f4 <HAL_GPIO_Init+0x50c>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d01f      	beq.n	8003906 <HAL_GPIO_Init+0x41e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a4b      	ldr	r2, [pc, #300]	@ (80039f8 <HAL_GPIO_Init+0x510>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d019      	beq.n	8003902 <HAL_GPIO_Init+0x41a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a4a      	ldr	r2, [pc, #296]	@ (80039fc <HAL_GPIO_Init+0x514>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d013      	beq.n	80038fe <HAL_GPIO_Init+0x416>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a49      	ldr	r2, [pc, #292]	@ (8003a00 <HAL_GPIO_Init+0x518>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d00d      	beq.n	80038fa <HAL_GPIO_Init+0x412>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a48      	ldr	r2, [pc, #288]	@ (8003a04 <HAL_GPIO_Init+0x51c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d007      	beq.n	80038f6 <HAL_GPIO_Init+0x40e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a47      	ldr	r2, [pc, #284]	@ (8003a08 <HAL_GPIO_Init+0x520>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d101      	bne.n	80038f2 <HAL_GPIO_Init+0x40a>
 80038ee:	2305      	movs	r3, #5
 80038f0:	e00a      	b.n	8003908 <HAL_GPIO_Init+0x420>
 80038f2:	2306      	movs	r3, #6
 80038f4:	e008      	b.n	8003908 <HAL_GPIO_Init+0x420>
 80038f6:	2304      	movs	r3, #4
 80038f8:	e006      	b.n	8003908 <HAL_GPIO_Init+0x420>
 80038fa:	2303      	movs	r3, #3
 80038fc:	e004      	b.n	8003908 <HAL_GPIO_Init+0x420>
 80038fe:	2302      	movs	r3, #2
 8003900:	e002      	b.n	8003908 <HAL_GPIO_Init+0x420>
 8003902:	2301      	movs	r3, #1
 8003904:	e000      	b.n	8003908 <HAL_GPIO_Init+0x420>
 8003906:	2300      	movs	r3, #0
 8003908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800390a:	f002 0203 	and.w	r2, r2, #3
 800390e:	0092      	lsls	r2, r2, #2
 8003910:	4093      	lsls	r3, r2
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	4313      	orrs	r3, r2
 8003916:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003918:	4935      	ldr	r1, [pc, #212]	@ (80039f0 <HAL_GPIO_Init+0x508>)
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	089b      	lsrs	r3, r3, #2
 800391e:	3302      	adds	r3, #2
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d006      	beq.n	8003940 <HAL_GPIO_Init+0x458>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003932:	4b36      	ldr	r3, [pc, #216]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	4935      	ldr	r1, [pc, #212]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	4313      	orrs	r3, r2
 800393c:	608b      	str	r3, [r1, #8]
 800393e:	e006      	b.n	800394e <HAL_GPIO_Init+0x466>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003940:	4b32      	ldr	r3, [pc, #200]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	43db      	mvns	r3, r3
 8003948:	4930      	ldr	r1, [pc, #192]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 800394a:	4013      	ands	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d006      	beq.n	8003968 <HAL_GPIO_Init+0x480>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800395a:	4b2c      	ldr	r3, [pc, #176]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 800395c:	68da      	ldr	r2, [r3, #12]
 800395e:	492b      	ldr	r1, [pc, #172]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	4313      	orrs	r3, r2
 8003964:	60cb      	str	r3, [r1, #12]
 8003966:	e006      	b.n	8003976 <HAL_GPIO_Init+0x48e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003968:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	43db      	mvns	r3, r3
 8003970:	4926      	ldr	r1, [pc, #152]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003972:	4013      	ands	r3, r2
 8003974:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d006      	beq.n	8003990 <HAL_GPIO_Init+0x4a8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003982:	4b22      	ldr	r3, [pc, #136]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	4921      	ldr	r1, [pc, #132]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	4313      	orrs	r3, r2
 800398c:	604b      	str	r3, [r1, #4]
 800398e:	e006      	b.n	800399e <HAL_GPIO_Init+0x4b6>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003990:	4b1e      	ldr	r3, [pc, #120]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	43db      	mvns	r3, r3
 8003998:	491c      	ldr	r1, [pc, #112]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 800399a:	4013      	ands	r3, r2
 800399c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d006      	beq.n	80039b8 <HAL_GPIO_Init+0x4d0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80039aa:	4b18      	ldr	r3, [pc, #96]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	4917      	ldr	r1, [pc, #92]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]
 80039b6:	e006      	b.n	80039c6 <HAL_GPIO_Init+0x4de>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80039b8:	4b14      	ldr	r3, [pc, #80]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	43db      	mvns	r3, r3
 80039c0:	4912      	ldr	r1, [pc, #72]	@ (8003a0c <HAL_GPIO_Init+0x524>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	3301      	adds	r3, #1
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d2:	fa22 f303 	lsr.w	r3, r2, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f47f ae04 	bne.w	80035e4 <HAL_GPIO_Init+0xfc>
  }
}
 80039dc:	bf00      	nop
 80039de:	bf00      	nop
 80039e0:	3728      	adds	r7, #40	@ 0x28
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	080113d4 	.word	0x080113d4
 80039ec:	40021000 	.word	0x40021000
 80039f0:	40010000 	.word	0x40010000
 80039f4:	40010800 	.word	0x40010800
 80039f8:	40010c00 	.word	0x40010c00
 80039fc:	40011000 	.word	0x40011000
 8003a00:	40011400 	.word	0x40011400
 8003a04:	40011800 	.word	0x40011800
 8003a08:	40011c00 	.word	0x40011c00
 8003a0c:	40010400 	.word	0x40010400

08003a10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a1c:	887b      	ldrh	r3, [r7, #2]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d104      	bne.n	8003a2c <HAL_GPIO_ReadPin+0x1c>
 8003a22:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8003a26:	4809      	ldr	r0, [pc, #36]	@ (8003a4c <HAL_GPIO_ReadPin+0x3c>)
 8003a28:	f7fe f9da 	bl	8001de0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689a      	ldr	r2, [r3, #8]
 8003a30:	887b      	ldrh	r3, [r7, #2]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
 8003a3c:	e001      	b.n	8003a42 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	080113d4 	.word	0x080113d4

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a60:	887b      	ldrh	r3, [r7, #2]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d104      	bne.n	8003a70 <HAL_GPIO_WritePin+0x20>
 8003a66:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8003a6a:	480e      	ldr	r0, [pc, #56]	@ (8003aa4 <HAL_GPIO_WritePin+0x54>)
 8003a6c:	f7fe f9b8 	bl	8001de0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003a70:	787b      	ldrb	r3, [r7, #1]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d007      	beq.n	8003a86 <HAL_GPIO_WritePin+0x36>
 8003a76:	787b      	ldrb	r3, [r7, #1]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d004      	beq.n	8003a86 <HAL_GPIO_WritePin+0x36>
 8003a7c:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8003a80:	4808      	ldr	r0, [pc, #32]	@ (8003aa4 <HAL_GPIO_WritePin+0x54>)
 8003a82:	f7fe f9ad 	bl	8001de0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003a86:	787b      	ldrb	r3, [r7, #1]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a8c:	887a      	ldrh	r2, [r7, #2]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a92:	e003      	b.n	8003a9c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a94:	887b      	ldrh	r3, [r7, #2]
 8003a96:	041a      	lsls	r2, r3, #16
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	611a      	str	r2, [r3, #16]
}
 8003a9c:	bf00      	nop
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	080113d4 	.word	0x080113d4

08003aa8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ab4:	887b      	ldrh	r3, [r7, #2]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d104      	bne.n	8003ac4 <HAL_GPIO_TogglePin+0x1c>
 8003aba:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 8003abe:	480a      	ldr	r0, [pc, #40]	@ (8003ae8 <HAL_GPIO_TogglePin+0x40>)
 8003ac0:	f7fe f98e 	bl	8001de0 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003aca:	887a      	ldrh	r2, [r7, #2]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	041a      	lsls	r2, r3, #16
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	43d9      	mvns	r1, r3
 8003ad6:	887b      	ldrh	r3, [r7, #2]
 8003ad8:	400b      	ands	r3, r1
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	611a      	str	r2, [r3, #16]
}
 8003ae0:	bf00      	nop
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	080113d4 	.word	0x080113d4

08003aec <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003af0:	4b03      	ldr	r3, [pc, #12]	@ (8003b00 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003af2:	2201      	movs	r2, #1
 8003af4:	601a      	str	r2, [r3, #0]
}
 8003af6:	bf00      	nop
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	420e0020 	.word	0x420e0020

08003b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e35a      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d01c      	beq.n	8003b58 <HAL_RCC_OscConfig+0x54>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d116      	bne.n	8003b58 <HAL_RCC_OscConfig+0x54>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d110      	bne.n	8003b58 <HAL_RCC_OscConfig+0x54>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10a      	bne.n	8003b58 <HAL_RCC_OscConfig+0x54>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d104      	bne.n	8003b58 <HAL_RCC_OscConfig+0x54>
 8003b4e:	f240 1165 	movw	r1, #357	@ 0x165
 8003b52:	488f      	ldr	r0, [pc, #572]	@ (8003d90 <HAL_RCC_OscConfig+0x28c>)
 8003b54:	f7fe f944 	bl	8001de0 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 809a 	beq.w	8003c9a <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00e      	beq.n	8003b8c <HAL_RCC_OscConfig+0x88>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b76:	d009      	beq.n	8003b8c <HAL_RCC_OscConfig+0x88>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b80:	d004      	beq.n	8003b8c <HAL_RCC_OscConfig+0x88>
 8003b82:	f240 116b 	movw	r1, #363	@ 0x16b
 8003b86:	4882      	ldr	r0, [pc, #520]	@ (8003d90 <HAL_RCC_OscConfig+0x28c>)
 8003b88:	f7fe f92a 	bl	8001de0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b8c:	4b81      	ldr	r3, [pc, #516]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 030c 	and.w	r3, r3, #12
 8003b94:	2b04      	cmp	r3, #4
 8003b96:	d00c      	beq.n	8003bb2 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b98:	4b7e      	ldr	r3, [pc, #504]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 030c 	and.w	r3, r3, #12
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d112      	bne.n	8003bca <HAL_RCC_OscConfig+0xc6>
 8003ba4:	4b7b      	ldr	r3, [pc, #492]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb0:	d10b      	bne.n	8003bca <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb2:	4b78      	ldr	r3, [pc, #480]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d06c      	beq.n	8003c98 <HAL_RCC_OscConfig+0x194>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d168      	bne.n	8003c98 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e300      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd2:	d106      	bne.n	8003be2 <HAL_RCC_OscConfig+0xde>
 8003bd4:	4b6f      	ldr	r3, [pc, #444]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a6e      	ldr	r2, [pc, #440]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bde:	6013      	str	r3, [r2, #0]
 8003be0:	e02e      	b.n	8003c40 <HAL_RCC_OscConfig+0x13c>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCC_OscConfig+0x100>
 8003bea:	4b6a      	ldr	r3, [pc, #424]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a69      	ldr	r2, [pc, #420]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	4b67      	ldr	r3, [pc, #412]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a66      	ldr	r2, [pc, #408]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003bfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	e01d      	b.n	8003c40 <HAL_RCC_OscConfig+0x13c>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c0c:	d10c      	bne.n	8003c28 <HAL_RCC_OscConfig+0x124>
 8003c0e:	4b61      	ldr	r3, [pc, #388]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a60      	ldr	r2, [pc, #384]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	4b5e      	ldr	r3, [pc, #376]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a5d      	ldr	r2, [pc, #372]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	e00b      	b.n	8003c40 <HAL_RCC_OscConfig+0x13c>
 8003c28:	4b5a      	ldr	r3, [pc, #360]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a59      	ldr	r2, [pc, #356]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	4b57      	ldr	r3, [pc, #348]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a56      	ldr	r2, [pc, #344]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d013      	beq.n	8003c70 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fe fdae 	bl	80027a8 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c50:	f7fe fdaa 	bl	80027a8 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b64      	cmp	r3, #100	@ 0x64
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e2b4      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c62:	4b4c      	ldr	r3, [pc, #304]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0f0      	beq.n	8003c50 <HAL_RCC_OscConfig+0x14c>
 8003c6e:	e014      	b.n	8003c9a <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c70:	f7fe fd9a 	bl	80027a8 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c78:	f7fe fd96 	bl	80027a8 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b64      	cmp	r3, #100	@ 0x64
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e2a0      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8a:	4b42      	ldr	r3, [pc, #264]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x174>
 8003c96:	e000      	b.n	8003c9a <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f000 8080 	beq.w	8003da8 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1be>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d004      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1be>
 8003cb8:	f240 119f 	movw	r1, #415	@ 0x19f
 8003cbc:	4834      	ldr	r0, [pc, #208]	@ (8003d90 <HAL_RCC_OscConfig+0x28c>)
 8003cbe:	f7fe f88f 	bl	8001de0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	2b1f      	cmp	r3, #31
 8003cc8:	d904      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x1d0>
 8003cca:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8003cce:	4830      	ldr	r0, [pc, #192]	@ (8003d90 <HAL_RCC_OscConfig+0x28c>)
 8003cd0:	f7fe f886 	bl	8001de0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 030c 	and.w	r3, r3, #12
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00b      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ce0:	4b2c      	ldr	r3, [pc, #176]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 030c 	and.w	r3, r3, #12
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d11c      	bne.n	8003d26 <HAL_RCC_OscConfig+0x222>
 8003cec:	4b29      	ldr	r3, [pc, #164]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d116      	bne.n	8003d26 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf8:	4b26      	ldr	r3, [pc, #152]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_OscConfig+0x20c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e25d      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d10:	4b20      	ldr	r3, [pc, #128]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	491d      	ldr	r1, [pc, #116]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d24:	e040      	b.n	8003da8 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d020      	beq.n	8003d70 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003d98 <HAL_RCC_OscConfig+0x294>)
 8003d30:	2201      	movs	r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fe fd38 	bl	80027a8 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d3c:	f7fe fd34 	bl	80027a8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e23e      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4e:	4b11      	ldr	r3, [pc, #68]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0f0      	beq.n	8003d3c <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	00db      	lsls	r3, r3, #3
 8003d68:	490a      	ldr	r1, [pc, #40]	@ (8003d94 <HAL_RCC_OscConfig+0x290>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	600b      	str	r3, [r1, #0]
 8003d6e:	e01b      	b.n	8003da8 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d70:	4b09      	ldr	r3, [pc, #36]	@ (8003d98 <HAL_RCC_OscConfig+0x294>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d76:	f7fe fd17 	bl	80027a8 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7c:	e00e      	b.n	8003d9c <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7e:	f7fe fd13 	bl	80027a8 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d907      	bls.n	8003d9c <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e21d      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
 8003d90:	08011410 	.word	0x08011410
 8003d94:	40021000 	.word	0x40021000
 8003d98:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d9c:	4b7d      	ldr	r3, [pc, #500]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1ea      	bne.n	8003d7e <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0308 	and.w	r3, r3, #8
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d040      	beq.n	8003e36 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_RCC_OscConfig+0x2ca>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d004      	beq.n	8003dce <HAL_RCC_OscConfig+0x2ca>
 8003dc4:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003dc8:	4873      	ldr	r0, [pc, #460]	@ (8003f98 <HAL_RCC_OscConfig+0x494>)
 8003dca:	f7fe f809 	bl	8001de0 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d019      	beq.n	8003e0a <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dd6:	4b71      	ldr	r3, [pc, #452]	@ (8003f9c <HAL_RCC_OscConfig+0x498>)
 8003dd8:	2201      	movs	r2, #1
 8003dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ddc:	f7fe fce4 	bl	80027a8 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de4:	f7fe fce0 	bl	80027a8 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e1ea      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df6:	4b67      	ldr	r3, [pc, #412]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f0      	beq.n	8003de4 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003e02:	2001      	movs	r0, #1
 8003e04:	f000 fc02 	bl	800460c <RCC_Delay>
 8003e08:	e015      	b.n	8003e36 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e0a:	4b64      	ldr	r3, [pc, #400]	@ (8003f9c <HAL_RCC_OscConfig+0x498>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e10:	f7fe fcca 	bl	80027a8 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e18:	f7fe fcc6 	bl	80027a8 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e1d0      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e2a:	4b5a      	ldr	r3, [pc, #360]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 80bf 	beq.w	8003fc2 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e44:	2300      	movs	r3, #0
 8003e46:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00c      	beq.n	8003e6a <HAL_RCC_OscConfig+0x366>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d008      	beq.n	8003e6a <HAL_RCC_OscConfig+0x366>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b05      	cmp	r3, #5
 8003e5e:	d004      	beq.n	8003e6a <HAL_RCC_OscConfig+0x366>
 8003e60:	f240 210f 	movw	r1, #527	@ 0x20f
 8003e64:	484c      	ldr	r0, [pc, #304]	@ (8003f98 <HAL_RCC_OscConfig+0x494>)
 8003e66:	f7fd ffbb 	bl	8001de0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e6a:	4b4a      	ldr	r3, [pc, #296]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10d      	bne.n	8003e92 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e76:	4b47      	ldr	r3, [pc, #284]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	4a46      	ldr	r2, [pc, #280]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e80:	61d3      	str	r3, [r2, #28]
 8003e82:	4b44      	ldr	r3, [pc, #272]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e8a:	60bb      	str	r3, [r7, #8]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e92:	4b43      	ldr	r3, [pc, #268]	@ (8003fa0 <HAL_RCC_OscConfig+0x49c>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d118      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e9e:	4b40      	ldr	r3, [pc, #256]	@ (8003fa0 <HAL_RCC_OscConfig+0x49c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a3f      	ldr	r2, [pc, #252]	@ (8003fa0 <HAL_RCC_OscConfig+0x49c>)
 8003ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eaa:	f7fe fc7d 	bl	80027a8 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb2:	f7fe fc79 	bl	80027a8 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b64      	cmp	r3, #100	@ 0x64
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e183      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec4:	4b36      	ldr	r3, [pc, #216]	@ (8003fa0 <HAL_RCC_OscConfig+0x49c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d106      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x3e2>
 8003ed8:	4b2e      	ldr	r3, [pc, #184]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	4a2d      	ldr	r2, [pc, #180]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	6213      	str	r3, [r2, #32]
 8003ee4:	e02d      	b.n	8003f42 <HAL_RCC_OscConfig+0x43e>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10c      	bne.n	8003f08 <HAL_RCC_OscConfig+0x404>
 8003eee:	4b29      	ldr	r3, [pc, #164]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4a28      	ldr	r2, [pc, #160]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003ef4:	f023 0301 	bic.w	r3, r3, #1
 8003ef8:	6213      	str	r3, [r2, #32]
 8003efa:	4b26      	ldr	r3, [pc, #152]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	4a25      	ldr	r2, [pc, #148]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f00:	f023 0304 	bic.w	r3, r3, #4
 8003f04:	6213      	str	r3, [r2, #32]
 8003f06:	e01c      	b.n	8003f42 <HAL_RCC_OscConfig+0x43e>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	2b05      	cmp	r3, #5
 8003f0e:	d10c      	bne.n	8003f2a <HAL_RCC_OscConfig+0x426>
 8003f10:	4b20      	ldr	r3, [pc, #128]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	4a1f      	ldr	r2, [pc, #124]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f16:	f043 0304 	orr.w	r3, r3, #4
 8003f1a:	6213      	str	r3, [r2, #32]
 8003f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	4a1c      	ldr	r2, [pc, #112]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	6213      	str	r3, [r2, #32]
 8003f28:	e00b      	b.n	8003f42 <HAL_RCC_OscConfig+0x43e>
 8003f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	4a19      	ldr	r2, [pc, #100]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f30:	f023 0301 	bic.w	r3, r3, #1
 8003f34:	6213      	str	r3, [r2, #32]
 8003f36:	4b17      	ldr	r3, [pc, #92]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	4a16      	ldr	r2, [pc, #88]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f3c:	f023 0304 	bic.w	r3, r3, #4
 8003f40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d015      	beq.n	8003f76 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4a:	f7fe fc2d 	bl	80027a8 <HAL_GetTick>
 8003f4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f50:	e00a      	b.n	8003f68 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f52:	f7fe fc29 	bl	80027a8 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e131      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f68:	4b0a      	ldr	r3, [pc, #40]	@ (8003f94 <HAL_RCC_OscConfig+0x490>)
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d0ee      	beq.n	8003f52 <HAL_RCC_OscConfig+0x44e>
 8003f74:	e01c      	b.n	8003fb0 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f76:	f7fe fc17 	bl	80027a8 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f7c:	e012      	b.n	8003fa4 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7e:	f7fe fc13 	bl	80027a8 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d909      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e11b      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
 8003f94:	40021000 	.word	0x40021000
 8003f98:	08011410 	.word	0x08011410
 8003f9c:	42420480 	.word	0x42420480
 8003fa0:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa4:	4b8b      	ldr	r3, [pc, #556]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e6      	bne.n	8003f7e <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d105      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fb6:	4b87      	ldr	r3, [pc, #540]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	4a86      	ldr	r2, [pc, #536]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8003fbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fc0:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00c      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d008      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
 8003fda:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8003fde:	487e      	ldr	r0, [pc, #504]	@ (80041d8 <HAL_RCC_OscConfig+0x6d4>)
 8003fe0:	f7fd fefe 	bl	8001de0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 80ee 	beq.w	80041ca <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fee:	4b79      	ldr	r3, [pc, #484]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	f000 80ce 	beq.w	8004198 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	2b02      	cmp	r3, #2
 8004002:	f040 80b2 	bne.w	800416a <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d009      	beq.n	8004022 <HAL_RCC_OscConfig+0x51e>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004016:	d004      	beq.n	8004022 <HAL_RCC_OscConfig+0x51e>
 8004018:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800401c:	486e      	ldr	r0, [pc, #440]	@ (80041d8 <HAL_RCC_OscConfig+0x6d4>)
 800401e:	f7fd fedf 	bl	8001de0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	2b00      	cmp	r3, #0
 8004028:	d04a      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004032:	d045      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800403c:	d040      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004046:	d03b      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004050:	d036      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004056:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800405a:	d031      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004064:	d02c      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800406e:	d027      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004078:	d022      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004082:	d01d      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004088:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800408c:	d018      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004092:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004096:	d013      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80040a0:	d00e      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 80040aa:	d009      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b0:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 80040b4:	d004      	beq.n	80040c0 <HAL_RCC_OscConfig+0x5bc>
 80040b6:	f240 21b7 	movw	r1, #695	@ 0x2b7
 80040ba:	4847      	ldr	r0, [pc, #284]	@ (80041d8 <HAL_RCC_OscConfig+0x6d4>)
 80040bc:	f7fd fe90 	bl	8001de0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c0:	4b46      	ldr	r3, [pc, #280]	@ (80041dc <HAL_RCC_OscConfig+0x6d8>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c6:	f7fe fb6f 	bl	80027a8 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ce:	f7fe fb6b 	bl	80027a8 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e075      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040e0:	4b3c      	ldr	r3, [pc, #240]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f0      	bne.n	80040ce <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040f4:	d116      	bne.n	8004124 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d009      	beq.n	8004112 <HAL_RCC_OscConfig+0x60e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004106:	d004      	beq.n	8004112 <HAL_RCC_OscConfig+0x60e>
 8004108:	f240 21cd 	movw	r1, #717	@ 0x2cd
 800410c:	4832      	ldr	r0, [pc, #200]	@ (80041d8 <HAL_RCC_OscConfig+0x6d4>)
 800410e:	f7fd fe67 	bl	8001de0 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004112:	4b30      	ldr	r3, [pc, #192]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	492d      	ldr	r1, [pc, #180]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8004120:	4313      	orrs	r3, r2
 8004122:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004124:	4b2b      	ldr	r3, [pc, #172]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a19      	ldr	r1, [r3, #32]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004134:	430b      	orrs	r3, r1
 8004136:	4927      	ldr	r1, [pc, #156]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 8004138:	4313      	orrs	r3, r2
 800413a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800413c:	4b27      	ldr	r3, [pc, #156]	@ (80041dc <HAL_RCC_OscConfig+0x6d8>)
 800413e:	2201      	movs	r2, #1
 8004140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004142:	f7fe fb31 	bl	80027a8 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004148:	e008      	b.n	800415c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800414a:	f7fe fb2d 	bl	80027a8 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e037      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800415c:	4b1d      	ldr	r3, [pc, #116]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0f0      	beq.n	800414a <HAL_RCC_OscConfig+0x646>
 8004168:	e02f      	b.n	80041ca <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800416a:	4b1c      	ldr	r3, [pc, #112]	@ (80041dc <HAL_RCC_OscConfig+0x6d8>)
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004170:	f7fe fb1a 	bl	80027a8 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004178:	f7fe fb16 	bl	80027a8 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e020      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800418a:	4b12      	ldr	r3, [pc, #72]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1f0      	bne.n	8004178 <HAL_RCC_OscConfig+0x674>
 8004196:	e018      	b.n	80041ca <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d101      	bne.n	80041a4 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e013      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041a4:	4b0b      	ldr	r3, [pc, #44]	@ (80041d4 <HAL_RCC_OscConfig+0x6d0>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d106      	bne.n	80041c6 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000
 80041d8:	08011410 	.word	0x08011410
 80041dc:	42420060 	.word	0x42420060

080041e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e176      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d116      	bne.n	800422e <HAL_RCC_ClockConfig+0x4e>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d110      	bne.n	800422e <HAL_RCC_ClockConfig+0x4e>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10a      	bne.n	800422e <HAL_RCC_ClockConfig+0x4e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b00      	cmp	r3, #0
 8004222:	d104      	bne.n	800422e <HAL_RCC_ClockConfig+0x4e>
 8004224:	f240 3136 	movw	r1, #822	@ 0x336
 8004228:	4874      	ldr	r0, [pc, #464]	@ (80043fc <HAL_RCC_ClockConfig+0x21c>)
 800422a:	f7fd fdd9 	bl	8001de0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00a      	beq.n	800424a <HAL_RCC_ClockConfig+0x6a>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b01      	cmp	r3, #1
 8004238:	d007      	beq.n	800424a <HAL_RCC_ClockConfig+0x6a>
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d004      	beq.n	800424a <HAL_RCC_ClockConfig+0x6a>
 8004240:	f240 3137 	movw	r1, #823	@ 0x337
 8004244:	486d      	ldr	r0, [pc, #436]	@ (80043fc <HAL_RCC_ClockConfig+0x21c>)
 8004246:	f7fd fdcb 	bl	8001de0 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800424a:	4b6d      	ldr	r3, [pc, #436]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	429a      	cmp	r2, r3
 8004256:	d910      	bls.n	800427a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004258:	4b69      	ldr	r3, [pc, #420]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f023 0207 	bic.w	r2, r3, #7
 8004260:	4967      	ldr	r1, [pc, #412]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	4313      	orrs	r3, r2
 8004266:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004268:	4b65      	ldr	r3, [pc, #404]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d001      	beq.n	800427a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e133      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d049      	beq.n	800431a <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0304 	and.w	r3, r3, #4
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004292:	4b5c      	ldr	r3, [pc, #368]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	4a5b      	ldr	r2, [pc, #364]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 8004298:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800429c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d005      	beq.n	80042b6 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042aa:	4b56      	ldr	r3, [pc, #344]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	4a55      	ldr	r2, [pc, #340]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 80042b0:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042b4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d024      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b80      	cmp	r3, #128	@ 0x80
 80042c4:	d020      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	2b90      	cmp	r3, #144	@ 0x90
 80042cc:	d01c      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2ba0      	cmp	r3, #160	@ 0xa0
 80042d4:	d018      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2bb0      	cmp	r3, #176	@ 0xb0
 80042dc:	d014      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80042e4:	d010      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	2bd0      	cmp	r3, #208	@ 0xd0
 80042ec:	d00c      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2be0      	cmp	r3, #224	@ 0xe0
 80042f4:	d008      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2bf0      	cmp	r3, #240	@ 0xf0
 80042fc:	d004      	beq.n	8004308 <HAL_RCC_ClockConfig+0x128>
 80042fe:	f240 315d 	movw	r1, #861	@ 0x35d
 8004302:	483e      	ldr	r0, [pc, #248]	@ (80043fc <HAL_RCC_ClockConfig+0x21c>)
 8004304:	f7fd fd6c 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004308:	4b3e      	ldr	r3, [pc, #248]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	493b      	ldr	r1, [pc, #236]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 8004316:	4313      	orrs	r3, r2
 8004318:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d051      	beq.n	80043ca <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00c      	beq.n	8004348 <HAL_RCC_ClockConfig+0x168>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d008      	beq.n	8004348 <HAL_RCC_ClockConfig+0x168>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d004      	beq.n	8004348 <HAL_RCC_ClockConfig+0x168>
 800433e:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8004342:	482e      	ldr	r0, [pc, #184]	@ (80043fc <HAL_RCC_ClockConfig+0x21c>)
 8004344:	f7fd fd4c 	bl	8001de0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d107      	bne.n	8004360 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004350:	4b2c      	ldr	r3, [pc, #176]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d115      	bne.n	8004388 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e0c0      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d107      	bne.n	8004378 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004368:	4b26      	ldr	r3, [pc, #152]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d109      	bne.n	8004388 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e0b4      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004378:	4b22      	ldr	r3, [pc, #136]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e0ac      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004388:	4b1e      	ldr	r3, [pc, #120]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f023 0203 	bic.w	r2, r3, #3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	491b      	ldr	r1, [pc, #108]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800439a:	f7fe fa05 	bl	80027a8 <HAL_GetTick>
 800439e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a0:	e00a      	b.n	80043b8 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043a2:	f7fe fa01 	bl	80027a8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e094      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b8:	4b12      	ldr	r3, [pc, #72]	@ (8004404 <HAL_RCC_ClockConfig+0x224>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 020c 	and.w	r2, r3, #12
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d1eb      	bne.n	80043a2 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d217      	bcs.n	8004408 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043d8:	4b09      	ldr	r3, [pc, #36]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f023 0207 	bic.w	r2, r3, #7
 80043e0:	4907      	ldr	r1, [pc, #28]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e8:	4b05      	ldr	r3, [pc, #20]	@ (8004400 <HAL_RCC_ClockConfig+0x220>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d008      	beq.n	8004408 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e073      	b.n	80044e2 <HAL_RCC_ClockConfig+0x302>
 80043fa:	bf00      	nop
 80043fc:	08011410 	.word	0x08011410
 8004400:	40022000 	.word	0x40022000
 8004404:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d025      	beq.n	8004460 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d018      	beq.n	800444e <HAL_RCC_ClockConfig+0x26e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004424:	d013      	beq.n	800444e <HAL_RCC_ClockConfig+0x26e>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800442e:	d00e      	beq.n	800444e <HAL_RCC_ClockConfig+0x26e>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004438:	d009      	beq.n	800444e <HAL_RCC_ClockConfig+0x26e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004442:	d004      	beq.n	800444e <HAL_RCC_ClockConfig+0x26e>
 8004444:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8004448:	4828      	ldr	r0, [pc, #160]	@ (80044ec <HAL_RCC_ClockConfig+0x30c>)
 800444a:	f7fd fcc9 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800444e:	4b28      	ldr	r3, [pc, #160]	@ (80044f0 <HAL_RCC_ClockConfig+0x310>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	4925      	ldr	r1, [pc, #148]	@ (80044f0 <HAL_RCC_ClockConfig+0x310>)
 800445c:	4313      	orrs	r3, r2
 800445e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0308 	and.w	r3, r3, #8
 8004468:	2b00      	cmp	r3, #0
 800446a:	d026      	beq.n	80044ba <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d018      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x2c6>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800447c:	d013      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x2c6>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004486:	d00e      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x2c6>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004490:	d009      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x2c6>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800449a:	d004      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x2c6>
 800449c:	f240 31a9 	movw	r1, #937	@ 0x3a9
 80044a0:	4812      	ldr	r0, [pc, #72]	@ (80044ec <HAL_RCC_ClockConfig+0x30c>)
 80044a2:	f7fd fc9d 	bl	8001de0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80044a6:	4b12      	ldr	r3, [pc, #72]	@ (80044f0 <HAL_RCC_ClockConfig+0x310>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	490e      	ldr	r1, [pc, #56]	@ (80044f0 <HAL_RCC_ClockConfig+0x310>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044ba:	f000 f821 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 80044be:	4602      	mov	r2, r0
 80044c0:	4b0b      	ldr	r3, [pc, #44]	@ (80044f0 <HAL_RCC_ClockConfig+0x310>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	091b      	lsrs	r3, r3, #4
 80044c6:	f003 030f 	and.w	r3, r3, #15
 80044ca:	490a      	ldr	r1, [pc, #40]	@ (80044f4 <HAL_RCC_ClockConfig+0x314>)
 80044cc:	5ccb      	ldrb	r3, [r1, r3]
 80044ce:	fa22 f303 	lsr.w	r3, r2, r3
 80044d2:	4a09      	ldr	r2, [pc, #36]	@ (80044f8 <HAL_RCC_ClockConfig+0x318>)
 80044d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80044d6:	4b09      	ldr	r3, [pc, #36]	@ (80044fc <HAL_RCC_ClockConfig+0x31c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7fe f922 	bl	8002724 <HAL_InitTick>

  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	08011410 	.word	0x08011410
 80044f0:	40021000 	.word	0x40021000
 80044f4:	08012550 	.word	0x08012550
 80044f8:	20000000 	.word	0x20000000
 80044fc:	20000004 	.word	0x20000004

08004500 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	60fb      	str	r3, [r7, #12]
 800450a:	2300      	movs	r3, #0
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800451a:	4b1e      	ldr	r3, [pc, #120]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x94>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b04      	cmp	r3, #4
 8004528:	d002      	beq.n	8004530 <HAL_RCC_GetSysClockFreq+0x30>
 800452a:	2b08      	cmp	r3, #8
 800452c:	d003      	beq.n	8004536 <HAL_RCC_GetSysClockFreq+0x36>
 800452e:	e027      	b.n	8004580 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004530:	4b19      	ldr	r3, [pc, #100]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004532:	613b      	str	r3, [r7, #16]
      break;
 8004534:	e027      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	0c9b      	lsrs	r3, r3, #18
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	4a17      	ldr	r2, [pc, #92]	@ (800459c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004540:	5cd3      	ldrb	r3, [r2, r3]
 8004542:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d010      	beq.n	8004570 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800454e:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <HAL_RCC_GetSysClockFreq+0x94>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	0c5b      	lsrs	r3, r3, #17
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	4a11      	ldr	r2, [pc, #68]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800455a:	5cd3      	ldrb	r3, [r2, r3]
 800455c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a0d      	ldr	r2, [pc, #52]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004562:	fb03 f202 	mul.w	r2, r3, r2
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	e004      	b.n	800457a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a0c      	ldr	r2, [pc, #48]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	613b      	str	r3, [r7, #16]
      break;
 800457e:	e002      	b.n	8004586 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004580:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <HAL_RCC_GetSysClockFreq+0x98>)
 8004582:	613b      	str	r3, [r7, #16]
      break;
 8004584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004586:	693b      	ldr	r3, [r7, #16]
}
 8004588:	4618      	mov	r0, r3
 800458a:	371c      	adds	r7, #28
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40021000 	.word	0x40021000
 8004598:	007a1200 	.word	0x007a1200
 800459c:	08012568 	.word	0x08012568
 80045a0:	08012578 	.word	0x08012578
 80045a4:	003d0900 	.word	0x003d0900

080045a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045ac:	4b02      	ldr	r3, [pc, #8]	@ (80045b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr
 80045b8:	20000000 	.word	0x20000000

080045bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045c0:	f7ff fff2 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b05      	ldr	r3, [pc, #20]	@ (80045dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	0a1b      	lsrs	r3, r3, #8
 80045cc:	f003 0307 	and.w	r3, r3, #7
 80045d0:	4903      	ldr	r1, [pc, #12]	@ (80045e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045d8:	4618      	mov	r0, r3
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	08012560 	.word	0x08012560

080045e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045e8:	f7ff ffde 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	0adb      	lsrs	r3, r3, #11
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	4903      	ldr	r1, [pc, #12]	@ (8004608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fa:	5ccb      	ldrb	r3, [r1, r3]
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	bd80      	pop	{r7, pc}
 8004604:	40021000 	.word	0x40021000
 8004608:	08012560 	.word	0x08012560

0800460c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004614:	4b0a      	ldr	r3, [pc, #40]	@ (8004640 <RCC_Delay+0x34>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0a      	ldr	r2, [pc, #40]	@ (8004644 <RCC_Delay+0x38>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	0a5b      	lsrs	r3, r3, #9
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	fb02 f303 	mul.w	r3, r2, r3
 8004626:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004628:	bf00      	nop
  }
  while (Delay --);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	1e5a      	subs	r2, r3, #1
 800462e:	60fa      	str	r2, [r7, #12]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1f9      	bne.n	8004628 <RCC_Delay+0x1c>
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr
 8004640:	20000000 	.word	0x20000000
 8004644:	10624dd3 	.word	0x10624dd3

08004648 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	2300      	movs	r3, #0
 8004656:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	2b00      	cmp	r3, #0
 8004662:	d11b      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d115      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0304 	and.w	r3, r3, #4
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10f      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x54>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0308 	and.w	r3, r3, #8
 8004684:	2b00      	cmp	r3, #0
 8004686:	d109      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0310 	and.w	r3, r3, #16
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004694:	216a      	movs	r1, #106	@ 0x6a
 8004696:	4873      	ldr	r0, [pc, #460]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004698:	f7fd fba2 	bl	8001de0 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 8095 	beq.w	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    FlagStatus pwrclkchanged = RESET;
 80046aa:	2300      	movs	r3, #0
 80046ac:	75fb      	strb	r3, [r7, #23]

    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d012      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046be:	d00d      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046c8:	d008      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046d2:	d003      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x94>
 80046d4:	2172      	movs	r1, #114	@ 0x72
 80046d6:	4863      	ldr	r0, [pc, #396]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80046d8:	f7fd fb82 	bl	8001de0 <assert_failed>

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046dc:	4b62      	ldr	r3, [pc, #392]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10d      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046e8:	4b5f      	ldr	r3, [pc, #380]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	4a5e      	ldr	r2, [pc, #376]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046f2:	61d3      	str	r3, [r2, #28]
 80046f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004700:	2301      	movs	r3, #1
 8004702:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004704:	4b59      	ldr	r3, [pc, #356]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800470c:	2b00      	cmp	r3, #0
 800470e:	d118      	bne.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004710:	4b56      	ldr	r3, [pc, #344]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a55      	ldr	r2, [pc, #340]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004716:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800471a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800471c:	f7fe f844 	bl	80027a8 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004722:	e008      	b.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0xee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004724:	f7fe f840 	bl	80027a8 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b64      	cmp	r3, #100	@ 0x64
 8004730:	d901      	bls.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0xee>
        {
          return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e092      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x214>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004736:	4b4d      	ldr	r3, [pc, #308]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0f0      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004742:	4b49      	ldr	r3, [pc, #292]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d02e      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	429a      	cmp	r2, r3
 800475e:	d027      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004760:	4b41      	ldr	r3, [pc, #260]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004768:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800476a:	4b41      	ldr	r3, [pc, #260]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800476c:	2201      	movs	r2, #1
 800476e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004770:	4b3f      	ldr	r3, [pc, #252]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004776:	4a3c      	ldr	r2, [pc, #240]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d014      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004786:	f7fe f80f 	bl	80027a8 <HAL_GetTick>
 800478a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478c:	e00a      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800478e:	f7fe f80b 	bl	80027a8 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800479c:	4293      	cmp	r3, r2
 800479e:	d901      	bls.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e05b      	b.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x214>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a4:	4b30      	ldr	r3, [pc, #192]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0ee      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x146>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	492a      	ldr	r1, [pc, #168]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047c2:	7dfb      	ldrb	r3, [r7, #23]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d105      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c8:	4b27      	ldr	r3, [pc, #156]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	4a26      	ldr	r2, [pc, #152]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80047ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d01f      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d012      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047f0:	d00d      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047fa:	d008      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004804:	d003      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8004806:	21b7      	movs	r1, #183	@ 0xb7
 8004808:	4816      	ldr	r0, [pc, #88]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800480a:	f7fd fae9 	bl	8001de0 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800480e:	4b16      	ldr	r3, [pc, #88]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	4913      	ldr	r1, [pc, #76]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800481c:	4313      	orrs	r3, r2
 800481e:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0310 	and.w	r3, r3, #16
 8004828:	2b00      	cmp	r3, #0
 800482a:	d016      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004834:	d008      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d004      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800483e:	f240 1113 	movw	r1, #275	@ 0x113
 8004842:	4808      	ldr	r0, [pc, #32]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8004844:	f7fd facc 	bl	8001de0 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004848:	4b07      	ldr	r3, [pc, #28]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	4904      	ldr	r1, [pc, #16]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8004856:	4313      	orrs	r3, r2
 8004858:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	08011448 	.word	0x08011448
 8004868:	40021000 	.word	0x40021000
 800486c:	40007000 	.word	0x40007000
 8004870:	42420440 	.word	0x42420440

08004874 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b088      	sub	sp, #32
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	2300      	movs	r3, #0
 8004882:	61fb      	str	r3, [r7, #28]
 8004884:	2300      	movs	r3, #0
 8004886:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	2300      	movs	r3, #0
 800488e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d118      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d113      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d10e      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d109      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f003 0310 	and.w	r3, r3, #16
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d104      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 80048c2:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 80048c6:	4860      	ldr	r0, [pc, #384]	@ (8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>)
 80048c8:	f7fd fa8a 	bl	8001de0 <assert_failed>

  switch (PeriphClk)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	3b01      	subs	r3, #1
 80048d0:	2b0f      	cmp	r3, #15
 80048d2:	f200 80af 	bhi.w	8004a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 80048d6:	a201      	add	r2, pc, #4	@ (adr r2, 80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 80048d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048dc:	080049b3 	.word	0x080049b3
 80048e0:	08004a19 	.word	0x08004a19
 80048e4:	08004a35 	.word	0x08004a35
 80048e8:	080049a3 	.word	0x080049a3
 80048ec:	08004a35 	.word	0x08004a35
 80048f0:	08004a35 	.word	0x08004a35
 80048f4:	08004a35 	.word	0x08004a35
 80048f8:	080049ab 	.word	0x080049ab
 80048fc:	08004a35 	.word	0x08004a35
 8004900:	08004a35 	.word	0x08004a35
 8004904:	08004a35 	.word	0x08004a35
 8004908:	08004a35 	.word	0x08004a35
 800490c:	08004a35 	.word	0x08004a35
 8004910:	08004a35 	.word	0x08004a35
 8004914:	08004a35 	.word	0x08004a35
 8004918:	0800491d 	.word	0x0800491d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800491c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004922:	4b4a      	ldr	r3, [pc, #296]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 8084 	beq.w	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	0c9b      	lsrs	r3, r3, #18
 8004934:	f003 030f 	and.w	r3, r3, #15
 8004938:	4a45      	ldr	r2, [pc, #276]	@ (8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>)
 800493a:	5cd3      	ldrb	r3, [r2, r3]
 800493c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d015      	beq.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004948:	4b40      	ldr	r3, [pc, #256]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	0c5b      	lsrs	r3, r3, #17
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	4a40      	ldr	r2, [pc, #256]	@ (8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>)
 8004954:	5cd3      	ldrb	r3, [r2, r3]
 8004956:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00d      	beq.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004962:	4a3d      	ldr	r2, [pc, #244]	@ (8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>)
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	fbb2 f2f3 	udiv	r2, r2, r3
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	61fb      	str	r3, [r7, #28]
 8004972:	e004      	b.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	4a39      	ldr	r2, [pc, #228]	@ (8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>)
 8004978:	fb02 f303 	mul.w	r3, r2, r3
 800497c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800497e:	4b33      	ldr	r3, [pc, #204]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004986:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800498a:	d102      	bne.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004990:	e052      	b.n	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = (pllclk * 2) / 3;
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	4a32      	ldr	r2, [pc, #200]	@ (8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>)
 8004998:	fba2 2303 	umull	r2, r3, r2, r3
 800499c:	085b      	lsrs	r3, r3, #1
 800499e:	61bb      	str	r3, [r7, #24]
      break;
 80049a0:	e04a      	b.n	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80049a2:	f7ff fdad 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 80049a6:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80049a8:	e049      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80049aa:	f7ff fda9 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 80049ae:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80049b0:	e045      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80049b2:	4b26      	ldr	r3, [pc, #152]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049c2:	d108      	bne.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSE_VALUE;
 80049ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049d2:	61bb      	str	r3, [r7, #24]
 80049d4:	e01f      	b.n	8004a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049e0:	d109      	bne.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 80049e2:	4b1a      	ldr	r3, [pc, #104]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 80049e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        frequency = LSI_VALUE;
 80049ee:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	e00f      	b.n	8004a16 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a00:	d11c      	bne.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8004a02:	4b12      	ldr	r3, [pc, #72]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d016      	beq.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
      {
        frequency = HSE_VALUE / 128U;
 8004a0e:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004a12:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8004a14:	e012      	b.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8004a16:	e011      	b.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004a18:	f7ff fde4 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	0b9b      	lsrs	r3, r3, #14
 8004a24:	f003 0303 	and.w	r3, r3, #3
 8004a28:	3301      	adds	r3, #1
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a30:	61bb      	str	r3, [r7, #24]
      break;
 8004a32:	e004      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
    }
    default:
    {
      break;
 8004a34:	bf00      	nop
 8004a36:	e002      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
      break;
 8004a38:	bf00      	nop
 8004a3a:	e000      	b.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
      break;
 8004a3c:	bf00      	nop
    }
  }
  return (frequency);
 8004a3e:	69bb      	ldr	r3, [r7, #24]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3720      	adds	r7, #32
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	08011448 	.word	0x08011448
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	0801257c 	.word	0x0801257c
 8004a54:	0801258c 	.word	0x0801258c
 8004a58:	007a1200 	.word	0x007a1200
 8004a5c:	003d0900 	.word	0x003d0900
 8004a60:	aaaaaaab 	.word	0xaaaaaaab

08004a64 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e0aa      	b.n	8004bd0 <HAL_RTC_Init+0x16c>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a56      	ldr	r2, [pc, #344]	@ (8004bd8 <HAL_RTC_Init+0x174>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d004      	beq.n	8004a8e <HAL_RTC_Init+0x2a>
 8004a84:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8004a88:	4854      	ldr	r0, [pc, #336]	@ (8004bdc <HAL_RTC_Init+0x178>)
 8004a8a:	f7fd f9a9 	bl	8001de0 <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d012      	beq.n	8004abc <HAL_RTC_Init+0x58>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b80      	cmp	r3, #128	@ 0x80
 8004a9c:	d00e      	beq.n	8004abc <HAL_RTC_Init+0x58>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa6:	d009      	beq.n	8004abc <HAL_RTC_Init+0x58>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ab0:	d004      	beq.n	8004abc <HAL_RTC_Init+0x58>
 8004ab2:	f240 111f 	movw	r1, #287	@ 0x11f
 8004ab6:	4849      	ldr	r0, [pc, #292]	@ (8004bdc <HAL_RTC_Init+0x178>)
 8004ab8:	f7fd f992 	bl	8001de0 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ac4:	d309      	bcc.n	8004ada <HAL_RTC_Init+0x76>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ace:	d004      	beq.n	8004ada <HAL_RTC_Init+0x76>
 8004ad0:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8004ad4:	4841      	ldr	r0, [pc, #260]	@ (8004bdc <HAL_RTC_Init+0x178>)
 8004ad6:	f7fd f983 	bl	8001de0 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	7c5b      	ldrb	r3, [r3, #17]
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d105      	bne.n	8004af0 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f7fd f9f8 	bl	8001ee0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fbc0 	bl	800527c <HAL_RTC_WaitForSynchro>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d004      	beq.n	8004b0c <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2204      	movs	r2, #4
 8004b06:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e061      	b.n	8004bd0 <HAL_RTC_Init+0x16c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fc79 	bl	8005404 <RTC_EnterInitMode>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d004      	beq.n	8004b22 <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2204      	movs	r2, #4
 8004b1c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e056      	b.n	8004bd0 <HAL_RTC_Init+0x16c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0207 	bic.w	r2, r2, #7
 8004b30:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d005      	beq.n	8004b46 <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004b3a:	4b29      	ldr	r3, [pc, #164]	@ (8004be0 <HAL_RTC_Init+0x17c>)
 8004b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3e:	4a28      	ldr	r2, [pc, #160]	@ (8004be0 <HAL_RTC_Init+0x17c>)
 8004b40:	f023 0301 	bic.w	r3, r3, #1
 8004b44:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004b46:	4b26      	ldr	r3, [pc, #152]	@ (8004be0 <HAL_RTC_Init+0x17c>)
 8004b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	4923      	ldr	r1, [pc, #140]	@ (8004be0 <HAL_RTC_Init+0x17c>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b60:	d003      	beq.n	8004b6a <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	e00e      	b.n	8004b88 <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004b6a:	2001      	movs	r0, #1
 8004b6c:	f7ff fe82 	bl	8004874 <HAL_RCCEx_GetPeriphCLKFreq>
 8004b70:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d104      	bne.n	8004b82 <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2204      	movs	r2, #4
 8004b7c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e026      	b.n	8004bd0 <HAL_RTC_Init+0x16c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	0c1a      	lsrs	r2, r3, #16
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f002 020f 	and.w	r2, r2, #15
 8004b94:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	b292      	uxth	r2, r2
 8004b9e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fc57 	bl	8005454 <RTC_ExitInitMode>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d004      	beq.n	8004bb6 <HAL_RTC_Init+0x152>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2204      	movs	r2, #4
 8004bb0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e00c      	b.n	8004bd0 <HAL_RTC_Init+0x16c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004bce:	2300      	movs	r3, #0
  }
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40002800 	.word	0x40002800
 8004bdc:	08011484 	.word	0x08011484
 8004be0:	40006c00 	.word	0x40006c00

08004be4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004be4:	b590      	push	{r4, r7, lr}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <HAL_RTC_SetTime+0x20>
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0cd      	b.n	8004da4 <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d007      	beq.n	8004c1e <HAL_RTC_SetTime+0x3a>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d004      	beq.n	8004c1e <HAL_RTC_SetTime+0x3a>
 8004c14:	f240 21cb 	movw	r1, #715	@ 0x2cb
 8004c18:	4864      	ldr	r0, [pc, #400]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004c1a:	f7fd f8e1 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	7c1b      	ldrb	r3, [r3, #16]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d101      	bne.n	8004c2a <HAL_RTC_SetTime+0x46>
 8004c26:	2302      	movs	r3, #2
 8004c28:	e0bc      	b.n	8004da4 <HAL_RTC_SetTime+0x1c0>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2202      	movs	r2, #2
 8004c34:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d12e      	bne.n	8004c9a <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b17      	cmp	r3, #23
 8004c42:	d904      	bls.n	8004c4e <HAL_RTC_SetTime+0x6a>
 8004c44:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 8004c48:	4858      	ldr	r0, [pc, #352]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004c4a:	f7fd f8c9 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	785b      	ldrb	r3, [r3, #1]
 8004c52:	2b3b      	cmp	r3, #59	@ 0x3b
 8004c54:	d904      	bls.n	8004c60 <HAL_RTC_SetTime+0x7c>
 8004c56:	f240 21d5 	movw	r1, #725	@ 0x2d5
 8004c5a:	4854      	ldr	r0, [pc, #336]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004c5c:	f7fd f8c0 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	789b      	ldrb	r3, [r3, #2]
 8004c64:	2b3b      	cmp	r3, #59	@ 0x3b
 8004c66:	d904      	bls.n	8004c72 <HAL_RTC_SetTime+0x8e>
 8004c68:	f240 21d6 	movw	r1, #726	@ 0x2d6
 8004c6c:	484f      	ldr	r0, [pc, #316]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004c6e:	f7fd f8b7 	bl	8001de0 <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	461a      	mov	r2, r3
 8004c78:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004c7c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	785b      	ldrb	r3, [r3, #1]
 8004c84:	4619      	mov	r1, r3
 8004c86:	460b      	mov	r3, r1
 8004c88:	011b      	lsls	r3, r3, #4
 8004c8a:	1a5b      	subs	r3, r3, r1
 8004c8c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004c8e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004c94:	4413      	add	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	e045      	b.n	8004d26 <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 fc1d 	bl	80054de <RTC_Bcd2ToByte>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b17      	cmp	r3, #23
 8004ca8:	d904      	bls.n	8004cb4 <HAL_RTC_SetTime+0xd0>
 8004caa:	f240 21de 	movw	r1, #734	@ 0x2de
 8004cae:	483f      	ldr	r0, [pc, #252]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004cb0:	f7fd f896 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	785b      	ldrb	r3, [r3, #1]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 fc10 	bl	80054de <RTC_Bcd2ToByte>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b3b      	cmp	r3, #59	@ 0x3b
 8004cc2:	d904      	bls.n	8004cce <HAL_RTC_SetTime+0xea>
 8004cc4:	f240 21df 	movw	r1, #735	@ 0x2df
 8004cc8:	4838      	ldr	r0, [pc, #224]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004cca:	f7fd f889 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	789b      	ldrb	r3, [r3, #2]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fc03 	bl	80054de <RTC_Bcd2ToByte>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b3b      	cmp	r3, #59	@ 0x3b
 8004cdc:	d904      	bls.n	8004ce8 <HAL_RTC_SetTime+0x104>
 8004cde:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8004ce2:	4832      	ldr	r0, [pc, #200]	@ (8004dac <HAL_RTC_SetTime+0x1c8>)
 8004ce4:	f7fd f87c 	bl	8001de0 <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f000 fbf6 	bl	80054de <RTC_Bcd2ToByte>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004cfa:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	785b      	ldrb	r3, [r3, #1]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fbeb 	bl	80054de <RTC_Bcd2ToByte>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	1a9b      	subs	r3, r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004d14:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	789b      	ldrb	r3, [r3, #2]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fbdf 	bl	80054de <RTC_Bcd2ToByte>
 8004d20:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004d22:	4423      	add	r3, r4
 8004d24:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004d26:	6979      	ldr	r1, [r7, #20]
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 fb04 	bl	8005336 <RTC_WriteTimeCounter>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2204      	movs	r2, #4
 8004d38:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e02f      	b.n	8004da4 <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0205 	bic.w	r2, r2, #5
 8004d52:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 fb15 	bl	8005384 <RTC_ReadAlarmCounter>
 8004d5a:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d62:	d018      	beq.n	8004d96 <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d214      	bcs.n	8004d96 <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004d72:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004d76:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d78:	6939      	ldr	r1, [r7, #16]
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 fb1b 	bl	80053b6 <RTC_WriteAlarmCounter>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d007      	beq.n	8004d96 <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2204      	movs	r2, #4
 8004d8a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e006      	b.n	8004da4 <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004da2:	2300      	movs	r3, #0
  }
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	371c      	adds	r7, #28
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd90      	pop	{r4, r7, pc}
 8004dac:	08011484 	.word	0x08011484

08004db0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b088      	sub	sp, #32
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61bb      	str	r3, [r7, #24]
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61fb      	str	r3, [r7, #28]
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <HAL_RTC_GetTime+0x28>
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0c0      	b.n	8004f5e <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d007      	beq.n	8004df2 <HAL_RTC_GetTime+0x42>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d004      	beq.n	8004df2 <HAL_RTC_GetTime+0x42>
 8004de8:	f240 312e 	movw	r1, #814	@ 0x32e
 8004dec:	485e      	ldr	r0, [pc, #376]	@ (8004f68 <HAL_RTC_GetTime+0x1b8>)
 8004dee:	f7fc fff7 	bl	8001de0 <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0ac      	b.n	8004f5e <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 fa66 	bl	80052d6 <RTC_ReadTimeCounter>
 8004e0a:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	4a57      	ldr	r2, [pc, #348]	@ (8004f6c <HAL_RTC_GetTime+0x1bc>)
 8004e10:	fba2 2303 	umull	r2, r3, r2, r3
 8004e14:	0adb      	lsrs	r3, r3, #11
 8004e16:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4b54      	ldr	r3, [pc, #336]	@ (8004f6c <HAL_RTC_GetTime+0x1bc>)
 8004e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e20:	0adb      	lsrs	r3, r3, #11
 8004e22:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e26:	fb01 f303 	mul.w	r3, r1, r3
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	4a50      	ldr	r2, [pc, #320]	@ (8004f70 <HAL_RTC_GetTime+0x1c0>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	095b      	lsrs	r3, r3, #5
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004e3a:	69bb      	ldr	r3, [r7, #24]
 8004e3c:	4a4b      	ldr	r2, [pc, #300]	@ (8004f6c <HAL_RTC_GetTime+0x1bc>)
 8004e3e:	fba2 1203 	umull	r1, r2, r2, r3
 8004e42:	0ad2      	lsrs	r2, r2, #11
 8004e44:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004e48:	fb01 f202 	mul.w	r2, r1, r2
 8004e4c:	1a9a      	subs	r2, r3, r2
 8004e4e:	4b48      	ldr	r3, [pc, #288]	@ (8004f70 <HAL_RTC_GetTime+0x1c0>)
 8004e50:	fba3 1302 	umull	r1, r3, r3, r2
 8004e54:	0959      	lsrs	r1, r3, #5
 8004e56:	460b      	mov	r3, r1
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	1a5b      	subs	r3, r3, r1
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	1ad1      	subs	r1, r2, r3
 8004e60:	b2ca      	uxtb	r2, r1
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b17      	cmp	r3, #23
 8004e6a:	d955      	bls.n	8004f18 <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	4a41      	ldr	r2, [pc, #260]	@ (8004f74 <HAL_RTC_GetTime+0x1c4>)
 8004e70:	fba2 2303 	umull	r2, r3, r2, r3
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004e78:	6939      	ldr	r1, [r7, #16]
 8004e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f74 <HAL_RTC_GetTime+0x1c4>)
 8004e7c:	fba3 2301 	umull	r2, r3, r3, r1
 8004e80:	091a      	lsrs	r2, r3, #4
 8004e82:	4613      	mov	r3, r2
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	4413      	add	r3, r2
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	1aca      	subs	r2, r1, r3
 8004e8c:	b2d2      	uxtb	r2, r2
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f000 fa76 	bl	8005384 <RTC_ReadAlarmCounter>
 8004e98:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ea0:	d008      	beq.n	8004eb4 <HAL_RTC_GetTime+0x104>
 8004ea2:	69fa      	ldr	r2, [r7, #28]
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d904      	bls.n	8004eb4 <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8004eaa:	69fa      	ldr	r2, [r7, #28]
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	e002      	b.n	8004eba <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004eb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004eb8:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	4a2e      	ldr	r2, [pc, #184]	@ (8004f78 <HAL_RTC_GetTime+0x1c8>)
 8004ebe:	fb02 f303 	mul.w	r3, r2, r3
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004ec8:	69b9      	ldr	r1, [r7, #24]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 fa33 	bl	8005336 <RTC_WriteTimeCounter>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e041      	b.n	8004f5e <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ee0:	d00c      	beq.n	8004efc <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	4413      	add	r3, r2
 8004ee8:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004eea:	69f9      	ldr	r1, [r7, #28]
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 fa62 	bl	80053b6 <RTC_WriteAlarmCounter>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e030      	b.n	8004f5e <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004efc:	69f9      	ldr	r1, [r7, #28]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 fa59 	bl	80053b6 <RTC_WriteAlarmCounter>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e027      	b.n	8004f5e <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8004f0e:	6979      	ldr	r1, [r7, #20]
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fb01 	bl	8005518 <RTC_DateUpdate>
 8004f16:	e003      	b.n	8004f20 <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d01a      	beq.n	8004f5c <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 faba 	bl	80054a4 <RTC_ByteToBcd2>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	785b      	ldrb	r3, [r3, #1]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f000 fab1 	bl	80054a4 <RTC_ByteToBcd2>
 8004f42:	4603      	mov	r3, r0
 8004f44:	461a      	mov	r2, r3
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	789b      	ldrb	r3, [r3, #2]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 faa8 	bl	80054a4 <RTC_ByteToBcd2>
 8004f54:	4603      	mov	r3, r0
 8004f56:	461a      	mov	r2, r3
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3720      	adds	r7, #32
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	08011484 	.word	0x08011484
 8004f6c:	91a2b3c5 	.word	0x91a2b3c5
 8004f70:	88888889 	.word	0x88888889
 8004f74:	aaaaaaab 	.word	0xaaaaaaab
 8004f78:	00015180 	.word	0x00015180

08004f7c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b088      	sub	sp, #32
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	61fb      	str	r3, [r7, #28]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61bb      	str	r3, [r7, #24]
 8004f90:	2300      	movs	r3, #0
 8004f92:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <HAL_RTC_SetDate+0x24>
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d101      	bne.n	8004fa4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e0fc      	b.n	800519e <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d007      	beq.n	8004fba <HAL_RTC_SetDate+0x3e>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d004      	beq.n	8004fba <HAL_RTC_SetDate+0x3e>
 8004fb0:	f240 319d 	movw	r1, #925	@ 0x39d
 8004fb4:	487c      	ldr	r0, [pc, #496]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 8004fb6:	f7fc ff13 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	7c1b      	ldrb	r3, [r3, #16]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d101      	bne.n	8004fc6 <HAL_RTC_SetDate+0x4a>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e0eb      	b.n	800519e <HAL_RTC_SetDate+0x222>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d12f      	bne.n	8005038 <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	78db      	ldrb	r3, [r3, #3]
 8004fdc:	2b63      	cmp	r3, #99	@ 0x63
 8004fde:	d904      	bls.n	8004fea <HAL_RTC_SetDate+0x6e>
 8004fe0:	f240 31a6 	movw	r1, #934	@ 0x3a6
 8004fe4:	4870      	ldr	r0, [pc, #448]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 8004fe6:	f7fc fefb 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	785b      	ldrb	r3, [r3, #1]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <HAL_RTC_SetDate+0x7e>
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	785b      	ldrb	r3, [r3, #1]
 8004ff6:	2b0c      	cmp	r3, #12
 8004ff8:	d904      	bls.n	8005004 <HAL_RTC_SetDate+0x88>
 8004ffa:	f240 31a7 	movw	r1, #935	@ 0x3a7
 8004ffe:	486a      	ldr	r0, [pc, #424]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 8005000:	f7fc feee 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	789b      	ldrb	r3, [r3, #2]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_RTC_SetDate+0x98>
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	789b      	ldrb	r3, [r3, #2]
 8005010:	2b1f      	cmp	r3, #31
 8005012:	d904      	bls.n	800501e <HAL_RTC_SetDate+0xa2>
 8005014:	f44f 716a 	mov.w	r1, #936	@ 0x3a8
 8005018:	4863      	ldr	r0, [pc, #396]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 800501a:	f7fc fee1 	bl	8001de0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	78da      	ldrb	r2, [r3, #3]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	785a      	ldrb	r2, [r3, #1]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	789a      	ldrb	r2, [r3, #2]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	739a      	strb	r2, [r3, #14]
 8005036:	e051      	b.n	80050dc <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	78db      	ldrb	r3, [r3, #3]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 fa4e 	bl	80054de <RTC_Bcd2ToByte>
 8005042:	4603      	mov	r3, r0
 8005044:	2b63      	cmp	r3, #99	@ 0x63
 8005046:	d904      	bls.n	8005052 <HAL_RTC_SetDate+0xd6>
 8005048:	f240 31b1 	movw	r1, #945	@ 0x3b1
 800504c:	4856      	ldr	r0, [pc, #344]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 800504e:	f7fc fec7 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	785b      	ldrb	r3, [r3, #1]
 8005056:	4618      	mov	r0, r3
 8005058:	f000 fa41 	bl	80054de <RTC_Bcd2ToByte>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d007      	beq.n	8005072 <HAL_RTC_SetDate+0xf6>
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	785b      	ldrb	r3, [r3, #1]
 8005066:	4618      	mov	r0, r3
 8005068:	f000 fa39 	bl	80054de <RTC_Bcd2ToByte>
 800506c:	4603      	mov	r3, r0
 800506e:	2b0c      	cmp	r3, #12
 8005070:	d904      	bls.n	800507c <HAL_RTC_SetDate+0x100>
 8005072:	f240 31b2 	movw	r1, #946	@ 0x3b2
 8005076:	484c      	ldr	r0, [pc, #304]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 8005078:	f7fc feb2 	bl	8001de0 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	789b      	ldrb	r3, [r3, #2]
 8005080:	4618      	mov	r0, r3
 8005082:	f000 fa2c 	bl	80054de <RTC_Bcd2ToByte>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <HAL_RTC_SetDate+0x120>
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	789b      	ldrb	r3, [r3, #2]
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fa24 	bl	80054de <RTC_Bcd2ToByte>
 8005096:	4603      	mov	r3, r0
 8005098:	2b1f      	cmp	r3, #31
 800509a:	d904      	bls.n	80050a6 <HAL_RTC_SetDate+0x12a>
 800509c:	f240 31b3 	movw	r1, #947	@ 0x3b3
 80050a0:	4841      	ldr	r0, [pc, #260]	@ (80051a8 <HAL_RTC_SetDate+0x22c>)
 80050a2:	f7fc fe9d 	bl	8001de0 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	78db      	ldrb	r3, [r3, #3]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 fa17 	bl	80054de <RTC_Bcd2ToByte>
 80050b0:	4603      	mov	r3, r0
 80050b2:	461a      	mov	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	785b      	ldrb	r3, [r3, #1]
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fa0e 	bl	80054de <RTC_Bcd2ToByte>
 80050c2:	4603      	mov	r3, r0
 80050c4:	461a      	mov	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	789b      	ldrb	r3, [r3, #2]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 fa05 	bl	80054de <RTC_Bcd2ToByte>
 80050d4:	4603      	mov	r3, r0
 80050d6:	461a      	mov	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	7bdb      	ldrb	r3, [r3, #15]
 80050e0:	4618      	mov	r0, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	7b59      	ldrb	r1, [r3, #13]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	7b9b      	ldrb	r3, [r3, #14]
 80050ea:	461a      	mov	r2, r3
 80050ec:	f000 faf0 	bl	80056d0 <RTC_WeekDayNum>
 80050f0:	4603      	mov	r3, r0
 80050f2:	461a      	mov	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	7b1a      	ldrb	r2, [r3, #12]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f8e8 	bl	80052d6 <RTC_ReadTimeCounter>
 8005106:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	4a28      	ldr	r2, [pc, #160]	@ (80051ac <HAL_RTC_SetDate+0x230>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	0adb      	lsrs	r3, r3, #11
 8005112:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2b18      	cmp	r3, #24
 8005118:	d93a      	bls.n	8005190 <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	4a24      	ldr	r2, [pc, #144]	@ (80051b0 <HAL_RTC_SetDate+0x234>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	091b      	lsrs	r3, r3, #4
 8005124:	4a23      	ldr	r2, [pc, #140]	@ (80051b4 <HAL_RTC_SetDate+0x238>)
 8005126:	fb02 f303 	mul.w	r3, r2, r3
 800512a:	69fa      	ldr	r2, [r7, #28]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005130:	69f9      	ldr	r1, [r7, #28]
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 f8ff 	bl	8005336 <RTC_WriteTimeCounter>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d007      	beq.n	800514e <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2204      	movs	r2, #4
 8005142:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e027      	b.n	800519e <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 f918 	bl	8005384 <RTC_ReadAlarmCounter>
 8005154:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800515c:	d018      	beq.n	8005190 <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	429a      	cmp	r2, r3
 8005164:	d214      	bcs.n	8005190 <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800516c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005170:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005172:	69b9      	ldr	r1, [r7, #24]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 f91e 	bl	80053b6 <RTC_WriteAlarmCounter>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d007      	beq.n	8005190 <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2204      	movs	r2, #4
 8005184:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e006      	b.n	800519e <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2201      	movs	r2, #1
 8005194:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3720      	adds	r7, #32
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	08011484 	.word	0x08011484
 80051ac:	91a2b3c5 	.word	0x91a2b3c5
 80051b0:	aaaaaaab 	.word	0xaaaaaaab
 80051b4:	00015180 	.word	0x00015180

080051b8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80051c4:	f107 0314 	add.w	r3, r7, #20
 80051c8:	2100      	movs	r1, #0
 80051ca:	460a      	mov	r2, r1
 80051cc:	801a      	strh	r2, [r3, #0]
 80051ce:	460a      	mov	r2, r1
 80051d0:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <HAL_RTC_GetDate+0x26>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e045      	b.n	800526e <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d007      	beq.n	80051f8 <HAL_RTC_GetDate+0x40>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d004      	beq.n	80051f8 <HAL_RTC_GetDate+0x40>
 80051ee:	f240 410f 	movw	r1, #1039	@ 0x40f
 80051f2:	4821      	ldr	r0, [pc, #132]	@ (8005278 <HAL_RTC_GetDate+0xc0>)
 80051f4:	f7fc fdf4 	bl	8001de0 <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80051f8:	f107 0314 	add.w	r3, r7, #20
 80051fc:	2200      	movs	r2, #0
 80051fe:	4619      	mov	r1, r3
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f7ff fdd5 	bl	8004db0 <HAL_RTC_GetTime>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e02e      	b.n	800526e <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	7b1a      	ldrb	r2, [r3, #12]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	7bda      	ldrb	r2, [r3, #15]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	7b5a      	ldrb	r2, [r3, #13]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	7b9a      	ldrb	r2, [r3, #14]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d01a      	beq.n	800526c <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	78db      	ldrb	r3, [r3, #3]
 800523a:	4618      	mov	r0, r3
 800523c:	f000 f932 	bl	80054a4 <RTC_ByteToBcd2>
 8005240:	4603      	mov	r3, r0
 8005242:	461a      	mov	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	785b      	ldrb	r3, [r3, #1]
 800524c:	4618      	mov	r0, r3
 800524e:	f000 f929 	bl	80054a4 <RTC_ByteToBcd2>
 8005252:	4603      	mov	r3, r0
 8005254:	461a      	mov	r2, r3
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	789b      	ldrb	r3, [r3, #2]
 800525e:	4618      	mov	r0, r3
 8005260:	f000 f920 	bl	80054a4 <RTC_ByteToBcd2>
 8005264:	4603      	mov	r3, r0
 8005266:	461a      	mov	r2, r3
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3718      	adds	r7, #24
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	08011484 	.word	0x08011484

0800527c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005284:	2300      	movs	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e01d      	b.n	80052ce <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 0208 	bic.w	r2, r2, #8
 80052a0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80052a2:	f7fd fa81 	bl	80027a8 <HAL_GetTick>
 80052a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80052a8:	e009      	b.n	80052be <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80052aa:	f7fd fa7d 	bl	80027a8 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052b8:	d901      	bls.n	80052be <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e007      	b.n	80052ce <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0ee      	beq.n	80052aa <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b087      	sub	sp, #28
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80052de:	2300      	movs	r3, #0
 80052e0:	827b      	strh	r3, [r7, #18]
 80052e2:	2300      	movs	r3, #0
 80052e4:	823b      	strh	r3, [r7, #16]
 80052e6:	2300      	movs	r3, #0
 80052e8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80052ea:	2300      	movs	r3, #0
 80052ec:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	69db      	ldr	r3, [r3, #28]
 80052fc:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005306:	8a7a      	ldrh	r2, [r7, #18]
 8005308:	8a3b      	ldrh	r3, [r7, #16]
 800530a:	429a      	cmp	r2, r3
 800530c:	d008      	beq.n	8005320 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800530e:	8a3b      	ldrh	r3, [r7, #16]
 8005310:	041a      	lsls	r2, r3, #16
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	69db      	ldr	r3, [r3, #28]
 8005318:	b29b      	uxth	r3, r3
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	e004      	b.n	800532a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005320:	8a7b      	ldrh	r3, [r7, #18]
 8005322:	041a      	lsls	r2, r3, #16
 8005324:	89fb      	ldrh	r3, [r7, #14]
 8005326:	4313      	orrs	r3, r2
 8005328:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800532a:	697b      	ldr	r3, [r7, #20]
}
 800532c:	4618      	mov	r0, r3
 800532e:	371c      	adds	r7, #28
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr

08005336 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b084      	sub	sp, #16
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
 800533e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f000 f85d 	bl	8005404 <RTC_EnterInitMode>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d002      	beq.n	8005356 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	73fb      	strb	r3, [r7, #15]
 8005354:	e011      	b.n	800537a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	0c12      	lsrs	r2, r2, #16
 800535e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	b292      	uxth	r2, r2
 8005368:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f872 	bl	8005454 <RTC_ExitInitMode>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800537a:	7bfb      	ldrb	r3, [r7, #15]
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	81fb      	strh	r3, [r7, #14]
 8005390:	2300      	movs	r3, #0
 8005392:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80053a4:	89fb      	ldrh	r3, [r7, #14]
 80053a6:	041a      	lsls	r2, r3, #16
 80053a8:	89bb      	ldrh	r3, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bc80      	pop	{r7}
 80053b4:	4770      	bx	lr

080053b6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f81d 	bl	8005404 <RTC_EnterInitMode>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
 80053d4:	e011      	b.n	80053fa <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	0c12      	lsrs	r2, r2, #16
 80053de:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	b292      	uxth	r2, r2
 80053e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 f832 	bl	8005454 <RTC_ExitInitMode>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8005410:	f7fd f9ca 	bl	80027a8 <HAL_GetTick>
 8005414:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005416:	e009      	b.n	800542c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005418:	f7fd f9c6 	bl	80027a8 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005426:	d901      	bls.n	800542c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e00f      	b.n	800544c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0ee      	beq.n	8005418 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f042 0210 	orr.w	r2, r2, #16
 8005448:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3710      	adds	r7, #16
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0210 	bic.w	r2, r2, #16
 800546e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005470:	f7fd f99a 	bl	80027a8 <HAL_GetTick>
 8005474:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005476:	e009      	b.n	800548c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005478:	f7fd f996 	bl	80027a8 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005486:	d901      	bls.n	800548c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e007      	b.n	800549c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f003 0320 	and.w	r3, r3, #32
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0ee      	beq.n	8005478 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80054b2:	e005      	b.n	80054c0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	3301      	adds	r3, #1
 80054b8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80054ba:	79fb      	ldrb	r3, [r7, #7]
 80054bc:	3b0a      	subs	r3, #10
 80054be:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80054c0:	79fb      	ldrb	r3, [r7, #7]
 80054c2:	2b09      	cmp	r3, #9
 80054c4:	d8f6      	bhi.n	80054b4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	011b      	lsls	r3, r3, #4
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	79fb      	ldrb	r3, [r7, #7]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	b2db      	uxtb	r3, r3
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr

080054de <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80054de:	b480      	push	{r7}
 80054e0:	b085      	sub	sp, #20
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	4603      	mov	r3, r0
 80054e6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80054ec:	79fb      	ldrb	r3, [r7, #7]
 80054ee:	091b      	lsrs	r3, r3, #4
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	461a      	mov	r2, r3
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	f003 030f 	and.w	r3, r3, #15
 8005504:	b2da      	uxtb	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	4413      	add	r3, r2
 800550c:	b2db      	uxtb	r3, r3
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	2300      	movs	r3, #0
 8005528:	613b      	str	r3, [r7, #16]
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	7bdb      	ldrb	r3, [r3, #15]
 8005536:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	7b5b      	ldrb	r3, [r3, #13]
 800553c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7b9b      	ldrb	r3, [r3, #14]
 8005542:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005544:	2300      	movs	r3, #0
 8005546:	60bb      	str	r3, [r7, #8]
 8005548:	e06f      	b.n	800562a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d011      	beq.n	8005574 <RTC_DateUpdate+0x5c>
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	2b03      	cmp	r3, #3
 8005554:	d00e      	beq.n	8005574 <RTC_DateUpdate+0x5c>
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	2b05      	cmp	r3, #5
 800555a:	d00b      	beq.n	8005574 <RTC_DateUpdate+0x5c>
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	2b07      	cmp	r3, #7
 8005560:	d008      	beq.n	8005574 <RTC_DateUpdate+0x5c>
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b08      	cmp	r3, #8
 8005566:	d005      	beq.n	8005574 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	2b0a      	cmp	r3, #10
 800556c:	d002      	beq.n	8005574 <RTC_DateUpdate+0x5c>
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	2b0c      	cmp	r3, #12
 8005572:	d117      	bne.n	80055a4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b1e      	cmp	r3, #30
 8005578:	d803      	bhi.n	8005582 <RTC_DateUpdate+0x6a>
      {
        day++;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	3301      	adds	r3, #1
 800557e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005580:	e050      	b.n	8005624 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	2b0c      	cmp	r3, #12
 8005586:	d005      	beq.n	8005594 <RTC_DateUpdate+0x7c>
        {
          month++;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	3301      	adds	r3, #1
 800558c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800558e:	2301      	movs	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005592:	e047      	b.n	8005624 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8005594:	2301      	movs	r3, #1
 8005596:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005598:	2301      	movs	r3, #1
 800559a:	60fb      	str	r3, [r7, #12]
          year++;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	3301      	adds	r3, #1
 80055a0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80055a2:	e03f      	b.n	8005624 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d008      	beq.n	80055bc <RTC_DateUpdate+0xa4>
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b06      	cmp	r3, #6
 80055ae:	d005      	beq.n	80055bc <RTC_DateUpdate+0xa4>
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2b09      	cmp	r3, #9
 80055b4:	d002      	beq.n	80055bc <RTC_DateUpdate+0xa4>
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b0b      	cmp	r3, #11
 80055ba:	d10c      	bne.n	80055d6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2b1d      	cmp	r3, #29
 80055c0:	d803      	bhi.n	80055ca <RTC_DateUpdate+0xb2>
      {
        day++;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	3301      	adds	r3, #1
 80055c6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80055c8:	e02c      	b.n	8005624 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	3301      	adds	r3, #1
 80055ce:	613b      	str	r3, [r7, #16]
        day = 1U;
 80055d0:	2301      	movs	r3, #1
 80055d2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80055d4:	e026      	b.n	8005624 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d123      	bne.n	8005624 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2b1b      	cmp	r3, #27
 80055e0:	d803      	bhi.n	80055ea <RTC_DateUpdate+0xd2>
      {
        day++;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3301      	adds	r3, #1
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e01c      	b.n	8005624 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b1c      	cmp	r3, #28
 80055ee:	d111      	bne.n	8005614 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	4618      	mov	r0, r3
 80055f6:	f000 f839 	bl	800566c <RTC_IsLeapYear>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <RTC_DateUpdate+0xf0>
        {
          day++;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	3301      	adds	r3, #1
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	e00d      	b.n	8005624 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	3301      	adds	r3, #1
 800560c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800560e:	2301      	movs	r3, #1
 8005610:	60fb      	str	r3, [r7, #12]
 8005612:	e007      	b.n	8005624 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b1d      	cmp	r3, #29
 8005618:	d104      	bne.n	8005624 <RTC_DateUpdate+0x10c>
      {
        month++;
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	3301      	adds	r3, #1
 800561e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005620:	2301      	movs	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	3301      	adds	r3, #1
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d38b      	bcc.n	800554a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	b2da      	uxtb	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	b2da      	uxtb	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	b2da      	uxtb	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	b2db      	uxtb	r3, r3
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	4619      	mov	r1, r3
 8005654:	6978      	ldr	r0, [r7, #20]
 8005656:	f000 f83b 	bl	80056d0 <RTC_WeekDayNum>
 800565a:	4603      	mov	r3, r0
 800565c:	461a      	mov	r2, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	731a      	strb	r2, [r3, #12]
}
 8005662:	bf00      	nop
 8005664:	3718      	adds	r7, #24
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
	...

0800566c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8005676:	88fb      	ldrh	r3, [r7, #6]
 8005678:	f003 0303 	and.w	r3, r3, #3
 800567c:	b29b      	uxth	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8005682:	2300      	movs	r3, #0
 8005684:	e01d      	b.n	80056c2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8005686:	88fb      	ldrh	r3, [r7, #6]
 8005688:	4a10      	ldr	r2, [pc, #64]	@ (80056cc <RTC_IsLeapYear+0x60>)
 800568a:	fba2 1203 	umull	r1, r2, r2, r3
 800568e:	0952      	lsrs	r2, r2, #5
 8005690:	2164      	movs	r1, #100	@ 0x64
 8005692:	fb01 f202 	mul.w	r2, r1, r2
 8005696:	1a9b      	subs	r3, r3, r2
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800569e:	2301      	movs	r3, #1
 80056a0:	e00f      	b.n	80056c2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80056a2:	88fb      	ldrh	r3, [r7, #6]
 80056a4:	4a09      	ldr	r2, [pc, #36]	@ (80056cc <RTC_IsLeapYear+0x60>)
 80056a6:	fba2 1203 	umull	r1, r2, r2, r3
 80056aa:	09d2      	lsrs	r2, r2, #7
 80056ac:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80056b0:	fb01 f202 	mul.w	r2, r1, r2
 80056b4:	1a9b      	subs	r3, r3, r2
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d101      	bne.n	80056c0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80056bc:	2301      	movs	r3, #1
 80056be:	e000      	b.n	80056c2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80056c0:	2300      	movs	r3, #0
  }
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bc80      	pop	{r7}
 80056ca:	4770      	bx	lr
 80056cc:	51eb851f 	.word	0x51eb851f

080056d0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	460b      	mov	r3, r1
 80056da:	70fb      	strb	r3, [r7, #3]
 80056dc:	4613      	mov	r3, r2
 80056de:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60bb      	str	r3, [r7, #8]
 80056e4:	2300      	movs	r3, #0
 80056e6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80056ee:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80056f0:	78fb      	ldrb	r3, [r7, #3]
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d82d      	bhi.n	8005752 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80056f6:	78fa      	ldrb	r2, [r7, #3]
 80056f8:	4613      	mov	r3, r2
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	4413      	add	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	1a9b      	subs	r3, r3, r2
 8005702:	4a2c      	ldr	r2, [pc, #176]	@ (80057b4 <RTC_WeekDayNum+0xe4>)
 8005704:	fba2 2303 	umull	r2, r3, r2, r3
 8005708:	085a      	lsrs	r2, r3, #1
 800570a:	78bb      	ldrb	r3, [r7, #2]
 800570c:	441a      	add	r2, r3
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	441a      	add	r2, r3
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	3b01      	subs	r3, #1
 8005716:	089b      	lsrs	r3, r3, #2
 8005718:	441a      	add	r2, r3
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	3b01      	subs	r3, #1
 800571e:	4926      	ldr	r1, [pc, #152]	@ (80057b8 <RTC_WeekDayNum+0xe8>)
 8005720:	fba1 1303 	umull	r1, r3, r1, r3
 8005724:	095b      	lsrs	r3, r3, #5
 8005726:	1ad2      	subs	r2, r2, r3
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	3b01      	subs	r3, #1
 800572c:	4922      	ldr	r1, [pc, #136]	@ (80057b8 <RTC_WeekDayNum+0xe8>)
 800572e:	fba1 1303 	umull	r1, r3, r1, r3
 8005732:	09db      	lsrs	r3, r3, #7
 8005734:	4413      	add	r3, r2
 8005736:	1d1a      	adds	r2, r3, #4
 8005738:	4b20      	ldr	r3, [pc, #128]	@ (80057bc <RTC_WeekDayNum+0xec>)
 800573a:	fba3 1302 	umull	r1, r3, r3, r2
 800573e:	1ad1      	subs	r1, r2, r3
 8005740:	0849      	lsrs	r1, r1, #1
 8005742:	440b      	add	r3, r1
 8005744:	0899      	lsrs	r1, r3, #2
 8005746:	460b      	mov	r3, r1
 8005748:	00db      	lsls	r3, r3, #3
 800574a:	1a5b      	subs	r3, r3, r1
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	60fb      	str	r3, [r7, #12]
 8005750:	e029      	b.n	80057a6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8005752:	78fa      	ldrb	r2, [r7, #3]
 8005754:	4613      	mov	r3, r2
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	4413      	add	r3, r2
 800575a:	00db      	lsls	r3, r3, #3
 800575c:	1a9b      	subs	r3, r3, r2
 800575e:	4a15      	ldr	r2, [pc, #84]	@ (80057b4 <RTC_WeekDayNum+0xe4>)
 8005760:	fba2 2303 	umull	r2, r3, r2, r3
 8005764:	085a      	lsrs	r2, r3, #1
 8005766:	78bb      	ldrb	r3, [r7, #2]
 8005768:	441a      	add	r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	441a      	add	r2, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	089b      	lsrs	r3, r3, #2
 8005772:	441a      	add	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4910      	ldr	r1, [pc, #64]	@ (80057b8 <RTC_WeekDayNum+0xe8>)
 8005778:	fba1 1303 	umull	r1, r3, r1, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	1ad2      	subs	r2, r2, r3
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	490d      	ldr	r1, [pc, #52]	@ (80057b8 <RTC_WeekDayNum+0xe8>)
 8005784:	fba1 1303 	umull	r1, r3, r1, r3
 8005788:	09db      	lsrs	r3, r3, #7
 800578a:	4413      	add	r3, r2
 800578c:	1c9a      	adds	r2, r3, #2
 800578e:	4b0b      	ldr	r3, [pc, #44]	@ (80057bc <RTC_WeekDayNum+0xec>)
 8005790:	fba3 1302 	umull	r1, r3, r3, r2
 8005794:	1ad1      	subs	r1, r2, r3
 8005796:	0849      	lsrs	r1, r1, #1
 8005798:	440b      	add	r3, r1
 800579a:	0899      	lsrs	r1, r3, #2
 800579c:	460b      	mov	r3, r1
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	1a5b      	subs	r3, r3, r1
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	b2db      	uxtb	r3, r3
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bc80      	pop	{r7}
 80057b2:	4770      	bx	lr
 80057b4:	38e38e39 	.word	0x38e38e39
 80057b8:	51eb851f 	.word	0x51eb851f
 80057bc:	24924925 	.word	0x24924925

080057c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e0c0      	b.n	8005954 <HAL_TIM_Base_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a61      	ldr	r2, [pc, #388]	@ (800595c <HAL_TIM_Base_Init+0x19c>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d027      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a5f      	ldr	r2, [pc, #380]	@ (8005960 <HAL_TIM_Base_Init+0x1a0>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d022      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057ee:	d01d      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a5b      	ldr	r2, [pc, #364]	@ (8005964 <HAL_TIM_Base_Init+0x1a4>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d018      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a5a      	ldr	r2, [pc, #360]	@ (8005968 <HAL_TIM_Base_Init+0x1a8>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d013      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a58      	ldr	r2, [pc, #352]	@ (800596c <HAL_TIM_Base_Init+0x1ac>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d00e      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a57      	ldr	r2, [pc, #348]	@ (8005970 <HAL_TIM_Base_Init+0x1b0>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d009      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a55      	ldr	r2, [pc, #340]	@ (8005974 <HAL_TIM_Base_Init+0x1b4>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d004      	beq.n	800582c <HAL_TIM_Base_Init+0x6c>
 8005822:	f240 1113 	movw	r1, #275	@ 0x113
 8005826:	4854      	ldr	r0, [pc, #336]	@ (8005978 <HAL_TIM_Base_Init+0x1b8>)
 8005828:	f7fc fada 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d014      	beq.n	800585e <HAL_TIM_Base_Init+0x9e>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	2b10      	cmp	r3, #16
 800583a:	d010      	beq.n	800585e <HAL_TIM_Base_Init+0x9e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	2b20      	cmp	r3, #32
 8005842:	d00c      	beq.n	800585e <HAL_TIM_Base_Init+0x9e>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b40      	cmp	r3, #64	@ 0x40
 800584a:	d008      	beq.n	800585e <HAL_TIM_Base_Init+0x9e>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	2b60      	cmp	r3, #96	@ 0x60
 8005852:	d004      	beq.n	800585e <HAL_TIM_Base_Init+0x9e>
 8005854:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8005858:	4847      	ldr	r0, [pc, #284]	@ (8005978 <HAL_TIM_Base_Init+0x1b8>)
 800585a:	f7fc fac1 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00e      	beq.n	8005884 <HAL_TIM_Base_Init+0xc4>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800586e:	d009      	beq.n	8005884 <HAL_TIM_Base_Init+0xc4>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005878:	d004      	beq.n	8005884 <HAL_TIM_Base_Init+0xc4>
 800587a:	f240 1115 	movw	r1, #277	@ 0x115
 800587e:	483e      	ldr	r0, [pc, #248]	@ (8005978 <HAL_TIM_Base_Init+0x1b8>)
 8005880:	f7fc faae 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d004      	beq.n	8005896 <HAL_TIM_Base_Init+0xd6>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005894:	d304      	bcc.n	80058a0 <HAL_TIM_Base_Init+0xe0>
 8005896:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800589a:	4837      	ldr	r0, [pc, #220]	@ (8005978 <HAL_TIM_Base_Init+0x1b8>)
 800589c:	f7fc faa0 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <HAL_TIM_Base_Init+0xfa>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	2b80      	cmp	r3, #128	@ 0x80
 80058ae:	d004      	beq.n	80058ba <HAL_TIM_Base_Init+0xfa>
 80058b0:	f240 1117 	movw	r1, #279	@ 0x117
 80058b4:	4830      	ldr	r0, [pc, #192]	@ (8005978 <HAL_TIM_Base_Init+0x1b8>)
 80058b6:	f7fc fa93 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d111      	bne.n	80058ea <HAL_TIM_Base_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f001 ffd8 	bl	8007884 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d102      	bne.n	80058e2 <HAL_TIM_Base_Init+0x122>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a27      	ldr	r2, [pc, #156]	@ (800597c <HAL_TIM_Base_Init+0x1bc>)
 80058e0:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2202      	movs	r2, #2
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	3304      	adds	r3, #4
 80058fa:	4619      	mov	r1, r3
 80058fc:	4610      	mov	r0, r2
 80058fe:	f001 fc0b 	bl	8007118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40012c00 	.word	0x40012c00
 8005960:	40013400 	.word	0x40013400
 8005964:	40000400 	.word	0x40000400
 8005968:	40000800 	.word	0x40000800
 800596c:	40000c00 	.word	0x40000c00
 8005970:	40001000 	.word	0x40001000
 8005974:	40001400 	.word	0x40001400
 8005978:	080114bc 	.word	0x080114bc
 800597c:	08001f29 	.word	0x08001f29

08005980 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a39      	ldr	r2, [pc, #228]	@ (8005a74 <HAL_TIM_Base_Start+0xf4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d027      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a38      	ldr	r2, [pc, #224]	@ (8005a78 <HAL_TIM_Base_Start+0xf8>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d022      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a4:	d01d      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a34      	ldr	r2, [pc, #208]	@ (8005a7c <HAL_TIM_Base_Start+0xfc>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d018      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a32      	ldr	r2, [pc, #200]	@ (8005a80 <HAL_TIM_Base_Start+0x100>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d013      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a31      	ldr	r2, [pc, #196]	@ (8005a84 <HAL_TIM_Base_Start+0x104>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d00e      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a2f      	ldr	r2, [pc, #188]	@ (8005a88 <HAL_TIM_Base_Start+0x108>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d009      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a2e      	ldr	r2, [pc, #184]	@ (8005a8c <HAL_TIM_Base_Start+0x10c>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d004      	beq.n	80059e2 <HAL_TIM_Base_Start+0x62>
 80059d8:	f240 1195 	movw	r1, #405	@ 0x195
 80059dc:	482c      	ldr	r0, [pc, #176]	@ (8005a90 <HAL_TIM_Base_Start+0x110>)
 80059de:	f7fc f9ff 	bl	8001de0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d001      	beq.n	80059f2 <HAL_TIM_Base_Start+0x72>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e03c      	b.n	8005a6c <HAL_TIM_Base_Start+0xec>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2202      	movs	r2, #2
 80059f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a1d      	ldr	r2, [pc, #116]	@ (8005a74 <HAL_TIM_Base_Start+0xf4>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d018      	beq.n	8005a36 <HAL_TIM_Base_Start+0xb6>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1b      	ldr	r2, [pc, #108]	@ (8005a78 <HAL_TIM_Base_Start+0xf8>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d013      	beq.n	8005a36 <HAL_TIM_Base_Start+0xb6>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a16:	d00e      	beq.n	8005a36 <HAL_TIM_Base_Start+0xb6>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a17      	ldr	r2, [pc, #92]	@ (8005a7c <HAL_TIM_Base_Start+0xfc>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d009      	beq.n	8005a36 <HAL_TIM_Base_Start+0xb6>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a16      	ldr	r2, [pc, #88]	@ (8005a80 <HAL_TIM_Base_Start+0x100>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d004      	beq.n	8005a36 <HAL_TIM_Base_Start+0xb6>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a14      	ldr	r2, [pc, #80]	@ (8005a84 <HAL_TIM_Base_Start+0x104>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d111      	bne.n	8005a5a <HAL_TIM_Base_Start+0xda>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b06      	cmp	r3, #6
 8005a46:	d010      	beq.n	8005a6a <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f042 0201 	orr.w	r2, r2, #1
 8005a56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a58:	e007      	b.n	8005a6a <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0201 	orr.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	40013400 	.word	0x40013400
 8005a7c:	40000400 	.word	0x40000400
 8005a80:	40000800 	.word	0x40000800
 8005a84:	40000c00 	.word	0x40000c00
 8005a88:	40001000 	.word	0x40001000
 8005a8c:	40001400 	.word	0x40001400
 8005a90:	080114bc 	.word	0x080114bc

08005a94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a3d      	ldr	r2, [pc, #244]	@ (8005b98 <HAL_TIM_Base_Start_IT+0x104>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d027      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a3c      	ldr	r2, [pc, #240]	@ (8005b9c <HAL_TIM_Base_Start_IT+0x108>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d022      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab8:	d01d      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a38      	ldr	r2, [pc, #224]	@ (8005ba0 <HAL_TIM_Base_Start_IT+0x10c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d018      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a36      	ldr	r2, [pc, #216]	@ (8005ba4 <HAL_TIM_Base_Start_IT+0x110>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d013      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a35      	ldr	r2, [pc, #212]	@ (8005ba8 <HAL_TIM_Base_Start_IT+0x114>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d00e      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a33      	ldr	r2, [pc, #204]	@ (8005bac <HAL_TIM_Base_Start_IT+0x118>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d009      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a32      	ldr	r2, [pc, #200]	@ (8005bb0 <HAL_TIM_Base_Start_IT+0x11c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d004      	beq.n	8005af6 <HAL_TIM_Base_Start_IT+0x62>
 8005aec:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8005af0:	4830      	ldr	r0, [pc, #192]	@ (8005bb4 <HAL_TIM_Base_Start_IT+0x120>)
 8005af2:	f7fc f975 	bl	8001de0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d001      	beq.n	8005b06 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e044      	b.n	8005b90 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2202      	movs	r2, #2
 8005b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f042 0201 	orr.w	r2, r2, #1
 8005b1c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a1d      	ldr	r2, [pc, #116]	@ (8005b98 <HAL_TIM_Base_Start_IT+0x104>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d018      	beq.n	8005b5a <HAL_TIM_Base_Start_IT+0xc6>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005b9c <HAL_TIM_Base_Start_IT+0x108>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d013      	beq.n	8005b5a <HAL_TIM_Base_Start_IT+0xc6>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b3a:	d00e      	beq.n	8005b5a <HAL_TIM_Base_Start_IT+0xc6>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a17      	ldr	r2, [pc, #92]	@ (8005ba0 <HAL_TIM_Base_Start_IT+0x10c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d009      	beq.n	8005b5a <HAL_TIM_Base_Start_IT+0xc6>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a16      	ldr	r2, [pc, #88]	@ (8005ba4 <HAL_TIM_Base_Start_IT+0x110>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d004      	beq.n	8005b5a <HAL_TIM_Base_Start_IT+0xc6>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a14      	ldr	r2, [pc, #80]	@ (8005ba8 <HAL_TIM_Base_Start_IT+0x114>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d111      	bne.n	8005b7e <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f003 0307 	and.w	r3, r3, #7
 8005b64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2b06      	cmp	r3, #6
 8005b6a:	d010      	beq.n	8005b8e <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0201 	orr.w	r2, r2, #1
 8005b7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7c:	e007      	b.n	8005b8e <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f042 0201 	orr.w	r2, r2, #1
 8005b8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40012c00 	.word	0x40012c00
 8005b9c:	40013400 	.word	0x40013400
 8005ba0:	40000400 	.word	0x40000400
 8005ba4:	40000800 	.word	0x40000800
 8005ba8:	40000c00 	.word	0x40000c00
 8005bac:	40001000 	.word	0x40001000
 8005bb0:	40001400 	.word	0x40001400
 8005bb4:	080114bc 	.word	0x080114bc

08005bb8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e0c0      	b.n	8005d4c <HAL_TIM_PWM_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a61      	ldr	r2, [pc, #388]	@ (8005d54 <HAL_TIM_PWM_Init+0x19c>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d027      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a5f      	ldr	r2, [pc, #380]	@ (8005d58 <HAL_TIM_PWM_Init+0x1a0>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d022      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005be6:	d01d      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a5b      	ldr	r2, [pc, #364]	@ (8005d5c <HAL_TIM_PWM_Init+0x1a4>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d018      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a5a      	ldr	r2, [pc, #360]	@ (8005d60 <HAL_TIM_PWM_Init+0x1a8>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d013      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a58      	ldr	r2, [pc, #352]	@ (8005d64 <HAL_TIM_PWM_Init+0x1ac>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d00e      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a57      	ldr	r2, [pc, #348]	@ (8005d68 <HAL_TIM_PWM_Init+0x1b0>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d009      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a55      	ldr	r2, [pc, #340]	@ (8005d6c <HAL_TIM_PWM_Init+0x1b4>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d004      	beq.n	8005c24 <HAL_TIM_PWM_Init+0x6c>
 8005c1a:	f240 512c 	movw	r1, #1324	@ 0x52c
 8005c1e:	4854      	ldr	r0, [pc, #336]	@ (8005d70 <HAL_TIM_PWM_Init+0x1b8>)
 8005c20:	f7fc f8de 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d014      	beq.n	8005c56 <HAL_TIM_PWM_Init+0x9e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	2b10      	cmp	r3, #16
 8005c32:	d010      	beq.n	8005c56 <HAL_TIM_PWM_Init+0x9e>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d00c      	beq.n	8005c56 <HAL_TIM_PWM_Init+0x9e>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	2b40      	cmp	r3, #64	@ 0x40
 8005c42:	d008      	beq.n	8005c56 <HAL_TIM_PWM_Init+0x9e>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	2b60      	cmp	r3, #96	@ 0x60
 8005c4a:	d004      	beq.n	8005c56 <HAL_TIM_PWM_Init+0x9e>
 8005c4c:	f240 512d 	movw	r1, #1325	@ 0x52d
 8005c50:	4847      	ldr	r0, [pc, #284]	@ (8005d70 <HAL_TIM_PWM_Init+0x1b8>)
 8005c52:	f7fc f8c5 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00e      	beq.n	8005c7c <HAL_TIM_PWM_Init+0xc4>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c66:	d009      	beq.n	8005c7c <HAL_TIM_PWM_Init+0xc4>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c70:	d004      	beq.n	8005c7c <HAL_TIM_PWM_Init+0xc4>
 8005c72:	f240 512e 	movw	r1, #1326	@ 0x52e
 8005c76:	483e      	ldr	r0, [pc, #248]	@ (8005d70 <HAL_TIM_PWM_Init+0x1b8>)
 8005c78:	f7fc f8b2 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d004      	beq.n	8005c8e <HAL_TIM_PWM_Init+0xd6>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c8c:	d304      	bcc.n	8005c98 <HAL_TIM_PWM_Init+0xe0>
 8005c8e:	f240 512f 	movw	r1, #1327	@ 0x52f
 8005c92:	4837      	ldr	r0, [pc, #220]	@ (8005d70 <HAL_TIM_PWM_Init+0x1b8>)
 8005c94:	f7fc f8a4 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d008      	beq.n	8005cb2 <HAL_TIM_PWM_Init+0xfa>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	2b80      	cmp	r3, #128	@ 0x80
 8005ca6:	d004      	beq.n	8005cb2 <HAL_TIM_PWM_Init+0xfa>
 8005ca8:	f44f 61a6 	mov.w	r1, #1328	@ 0x530
 8005cac:	4830      	ldr	r0, [pc, #192]	@ (8005d70 <HAL_TIM_PWM_Init+0x1b8>)
 8005cae:	f7fc f897 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d111      	bne.n	8005ce2 <HAL_TIM_PWM_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f001 fddc 	bl	8007884 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d102      	bne.n	8005cda <HAL_TIM_PWM_Init+0x122>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a27      	ldr	r2, [pc, #156]	@ (8005d74 <HAL_TIM_PWM_Init+0x1bc>)
 8005cd8:	661a      	str	r2, [r3, #96]	@ 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	f001 fa0f 	bl	8007118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40012c00 	.word	0x40012c00
 8005d58:	40013400 	.word	0x40013400
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40001000 	.word	0x40001000
 8005d6c:	40001400 	.word	0x40001400
 8005d70:	080114bc 	.word	0x080114bc
 8005d74:	08005d79 	.word	0x08005d79

08005d78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr
	...

08005d8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a8a      	ldr	r2, [pc, #552]	@ (8005fc4 <HAL_TIM_PWM_Start+0x238>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d10b      	bne.n	8005db8 <HAL_TIM_PWM_Start+0x2c>
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d062      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b04      	cmp	r3, #4
 8005daa:	d05f      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	2b08      	cmp	r3, #8
 8005db0:	d05c      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b0c      	cmp	r3, #12
 8005db6:	d059      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a82      	ldr	r2, [pc, #520]	@ (8005fc8 <HAL_TIM_PWM_Start+0x23c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d10b      	bne.n	8005dda <HAL_TIM_PWM_Start+0x4e>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d051      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d04e      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d04b      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b0c      	cmp	r3, #12
 8005dd8:	d048      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de2:	d10b      	bne.n	8005dfc <HAL_TIM_PWM_Start+0x70>
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d040      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b04      	cmp	r3, #4
 8005dee:	d03d      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b08      	cmp	r3, #8
 8005df4:	d03a      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b0c      	cmp	r3, #12
 8005dfa:	d037      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a72      	ldr	r2, [pc, #456]	@ (8005fcc <HAL_TIM_PWM_Start+0x240>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d10b      	bne.n	8005e1e <HAL_TIM_PWM_Start+0x92>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d02f      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	2b04      	cmp	r3, #4
 8005e10:	d02c      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d029      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b0c      	cmp	r3, #12
 8005e1c:	d026      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a6b      	ldr	r2, [pc, #428]	@ (8005fd0 <HAL_TIM_PWM_Start+0x244>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d10b      	bne.n	8005e40 <HAL_TIM_PWM_Start+0xb4>
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d01e      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d01b      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d018      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b0c      	cmp	r3, #12
 8005e3e:	d015      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a63      	ldr	r2, [pc, #396]	@ (8005fd4 <HAL_TIM_PWM_Start+0x248>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d10b      	bne.n	8005e62 <HAL_TIM_PWM_Start+0xd6>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00d      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	2b04      	cmp	r3, #4
 8005e54:	d00a      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d007      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b0c      	cmp	r3, #12
 8005e60:	d004      	beq.n	8005e6c <HAL_TIM_PWM_Start+0xe0>
 8005e62:	f240 51b3 	movw	r1, #1459	@ 0x5b3
 8005e66:	485c      	ldr	r0, [pc, #368]	@ (8005fd8 <HAL_TIM_PWM_Start+0x24c>)
 8005e68:	f7fb ffba 	bl	8001de0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d109      	bne.n	8005e86 <HAL_TIM_PWM_Start+0xfa>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	bf14      	ite	ne
 8005e7e:	2301      	movne	r3, #1
 8005e80:	2300      	moveq	r3, #0
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	e022      	b.n	8005ecc <HAL_TIM_PWM_Start+0x140>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d109      	bne.n	8005ea0 <HAL_TIM_PWM_Start+0x114>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	bf14      	ite	ne
 8005e98:	2301      	movne	r3, #1
 8005e9a:	2300      	moveq	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	e015      	b.n	8005ecc <HAL_TIM_PWM_Start+0x140>
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	d109      	bne.n	8005eba <HAL_TIM_PWM_Start+0x12e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	bf14      	ite	ne
 8005eb2:	2301      	movne	r3, #1
 8005eb4:	2300      	moveq	r3, #0
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	e008      	b.n	8005ecc <HAL_TIM_PWM_Start+0x140>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	bf14      	ite	ne
 8005ec6:	2301      	movne	r3, #1
 8005ec8:	2300      	moveq	r3, #0
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <HAL_TIM_PWM_Start+0x148>
  {
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e072      	b.n	8005fba <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d104      	bne.n	8005ee4 <HAL_TIM_PWM_Start+0x158>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2202      	movs	r2, #2
 8005ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ee2:	e013      	b.n	8005f0c <HAL_TIM_PWM_Start+0x180>
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	d104      	bne.n	8005ef4 <HAL_TIM_PWM_Start+0x168>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ef2:	e00b      	b.n	8005f0c <HAL_TIM_PWM_Start+0x180>
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	2b08      	cmp	r3, #8
 8005ef8:	d104      	bne.n	8005f04 <HAL_TIM_PWM_Start+0x178>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2202      	movs	r2, #2
 8005efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f02:	e003      	b.n	8005f0c <HAL_TIM_PWM_Start+0x180>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2201      	movs	r2, #1
 8005f12:	6839      	ldr	r1, [r7, #0]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f001 fc55 	bl	80077c4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a29      	ldr	r2, [pc, #164]	@ (8005fc4 <HAL_TIM_PWM_Start+0x238>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d004      	beq.n	8005f2e <HAL_TIM_PWM_Start+0x1a2>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a27      	ldr	r2, [pc, #156]	@ (8005fc8 <HAL_TIM_PWM_Start+0x23c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d101      	bne.n	8005f32 <HAL_TIM_PWM_Start+0x1a6>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e000      	b.n	8005f34 <HAL_TIM_PWM_Start+0x1a8>
 8005f32:	2300      	movs	r3, #0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d007      	beq.n	8005f48 <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc4 <HAL_TIM_PWM_Start+0x238>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d018      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x1f8>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc8 <HAL_TIM_PWM_Start+0x23c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d013      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x1f8>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f64:	d00e      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x1f8>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a18      	ldr	r2, [pc, #96]	@ (8005fcc <HAL_TIM_PWM_Start+0x240>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d009      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x1f8>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a16      	ldr	r2, [pc, #88]	@ (8005fd0 <HAL_TIM_PWM_Start+0x244>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d004      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x1f8>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a15      	ldr	r2, [pc, #84]	@ (8005fd4 <HAL_TIM_PWM_Start+0x248>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d111      	bne.n	8005fa8 <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f003 0307 	and.w	r3, r3, #7
 8005f8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2b06      	cmp	r3, #6
 8005f94:	d010      	beq.n	8005fb8 <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa6:	e007      	b.n	8005fb8 <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0201 	orr.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40012c00 	.word	0x40012c00
 8005fc8:	40013400 	.word	0x40013400
 8005fcc:	40000400 	.word	0x40000400
 8005fd0:	40000800 	.word	0x40000800
 8005fd4:	40000c00 	.word	0x40000c00
 8005fd8:	080114bc 	.word	0x080114bc

08005fdc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b086      	sub	sp, #24
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d101      	bne.n	8005ff0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	e1a0      	b.n	8006332 <HAL_TIM_Encoder_Init+0x356>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a84      	ldr	r2, [pc, #528]	@ (8006208 <HAL_TIM_Encoder_Init+0x22c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d01d      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a83      	ldr	r2, [pc, #524]	@ (800620c <HAL_TIM_Encoder_Init+0x230>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d018      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800600c:	d013      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a7f      	ldr	r2, [pc, #508]	@ (8006210 <HAL_TIM_Encoder_Init+0x234>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00e      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a7d      	ldr	r2, [pc, #500]	@ (8006214 <HAL_TIM_Encoder_Init+0x238>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d009      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a7c      	ldr	r2, [pc, #496]	@ (8006218 <HAL_TIM_Encoder_Init+0x23c>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d004      	beq.n	8006036 <HAL_TIM_Encoder_Init+0x5a>
 800602c:	f640 31d8 	movw	r1, #3032	@ 0xbd8
 8006030:	487a      	ldr	r0, [pc, #488]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 8006032:	f7fb fed5 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d014      	beq.n	8006068 <HAL_TIM_Encoder_Init+0x8c>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	2b10      	cmp	r3, #16
 8006044:	d010      	beq.n	8006068 <HAL_TIM_Encoder_Init+0x8c>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	2b20      	cmp	r3, #32
 800604c:	d00c      	beq.n	8006068 <HAL_TIM_Encoder_Init+0x8c>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	2b40      	cmp	r3, #64	@ 0x40
 8006054:	d008      	beq.n	8006068 <HAL_TIM_Encoder_Init+0x8c>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	2b60      	cmp	r3, #96	@ 0x60
 800605c:	d004      	beq.n	8006068 <HAL_TIM_Encoder_Init+0x8c>
 800605e:	f640 31d9 	movw	r1, #3033	@ 0xbd9
 8006062:	486e      	ldr	r0, [pc, #440]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 8006064:	f7fb febc 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00e      	beq.n	800608e <HAL_TIM_Encoder_Init+0xb2>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006078:	d009      	beq.n	800608e <HAL_TIM_Encoder_Init+0xb2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
 800607e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006082:	d004      	beq.n	800608e <HAL_TIM_Encoder_Init+0xb2>
 8006084:	f640 31da 	movw	r1, #3034	@ 0xbda
 8006088:	4864      	ldr	r0, [pc, #400]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 800608a:	f7fb fea9 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d008      	beq.n	80060a8 <HAL_TIM_Encoder_Init+0xcc>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	2b80      	cmp	r3, #128	@ 0x80
 800609c:	d004      	beq.n	80060a8 <HAL_TIM_Encoder_Init+0xcc>
 800609e:	f640 31db 	movw	r1, #3035	@ 0xbdb
 80060a2:	485e      	ldr	r0, [pc, #376]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80060a4:	f7fb fe9c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d00c      	beq.n	80060ca <HAL_TIM_Encoder_Init+0xee>
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d008      	beq.n	80060ca <HAL_TIM_Encoder_Init+0xee>
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b03      	cmp	r3, #3
 80060be:	d004      	beq.n	80060ca <HAL_TIM_Encoder_Init+0xee>
 80060c0:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 80060c4:	4855      	ldr	r0, [pc, #340]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80060c6:	f7fb fe8b 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d00c      	beq.n	80060ec <HAL_TIM_Encoder_Init+0x110>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d008      	beq.n	80060ec <HAL_TIM_Encoder_Init+0x110>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	2b03      	cmp	r3, #3
 80060e0:	d004      	beq.n	80060ec <HAL_TIM_Encoder_Init+0x110>
 80060e2:	f640 31dd 	movw	r1, #3037	@ 0xbdd
 80060e6:	484d      	ldr	r0, [pc, #308]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80060e8:	f7fb fe7a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d00c      	beq.n	800610e <HAL_TIM_Encoder_Init+0x132>
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d008      	beq.n	800610e <HAL_TIM_Encoder_Init+0x132>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	2b03      	cmp	r3, #3
 8006102:	d004      	beq.n	800610e <HAL_TIM_Encoder_Init+0x132>
 8006104:	f640 31de 	movw	r1, #3038	@ 0xbde
 8006108:	4844      	ldr	r0, [pc, #272]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 800610a:	f7fb fe69 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d008      	beq.n	8006128 <HAL_TIM_Encoder_Init+0x14c>
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2b02      	cmp	r3, #2
 800611c:	d004      	beq.n	8006128 <HAL_TIM_Encoder_Init+0x14c>
 800611e:	f640 31df 	movw	r1, #3039	@ 0xbdf
 8006122:	483e      	ldr	r0, [pc, #248]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 8006124:	f7fb fe5c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d008      	beq.n	8006142 <HAL_TIM_Encoder_Init+0x166>
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	2b02      	cmp	r3, #2
 8006136:	d004      	beq.n	8006142 <HAL_TIM_Encoder_Init+0x166>
 8006138:	f44f 613e 	mov.w	r1, #3040	@ 0xbe0
 800613c:	4837      	ldr	r0, [pc, #220]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 800613e:	f7fb fe4f 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d010      	beq.n	800616c <HAL_TIM_Encoder_Init+0x190>
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	2b04      	cmp	r3, #4
 8006150:	d00c      	beq.n	800616c <HAL_TIM_Encoder_Init+0x190>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	68db      	ldr	r3, [r3, #12]
 8006156:	2b08      	cmp	r3, #8
 8006158:	d008      	beq.n	800616c <HAL_TIM_Encoder_Init+0x190>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	2b0c      	cmp	r3, #12
 8006160:	d004      	beq.n	800616c <HAL_TIM_Encoder_Init+0x190>
 8006162:	f640 31e1 	movw	r1, #3041	@ 0xbe1
 8006166:	482d      	ldr	r0, [pc, #180]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 8006168:	f7fb fe3a 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d010      	beq.n	8006196 <HAL_TIM_Encoder_Init+0x1ba>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	2b04      	cmp	r3, #4
 800617a:	d00c      	beq.n	8006196 <HAL_TIM_Encoder_Init+0x1ba>
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	69db      	ldr	r3, [r3, #28]
 8006180:	2b08      	cmp	r3, #8
 8006182:	d008      	beq.n	8006196 <HAL_TIM_Encoder_Init+0x1ba>
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	2b0c      	cmp	r3, #12
 800618a:	d004      	beq.n	8006196 <HAL_TIM_Encoder_Init+0x1ba>
 800618c:	f640 31e2 	movw	r1, #3042	@ 0xbe2
 8006190:	4822      	ldr	r0, [pc, #136]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 8006192:	f7fb fe25 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	2b0f      	cmp	r3, #15
 800619c:	d904      	bls.n	80061a8 <HAL_TIM_Encoder_Init+0x1cc>
 800619e:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 80061a2:	481e      	ldr	r0, [pc, #120]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80061a4:	f7fb fe1c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	2b0f      	cmp	r3, #15
 80061ae:	d904      	bls.n	80061ba <HAL_TIM_Encoder_Init+0x1de>
 80061b0:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 80061b4:	4819      	ldr	r0, [pc, #100]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80061b6:	f7fb fe13 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d004      	beq.n	80061cc <HAL_TIM_Encoder_Init+0x1f0>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061ca:	d304      	bcc.n	80061d6 <HAL_TIM_Encoder_Init+0x1fa>
 80061cc:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 80061d0:	4812      	ldr	r0, [pc, #72]	@ (800621c <HAL_TIM_Encoder_Init+0x240>)
 80061d2:	f7fb fe05 	bl	8001de0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d120      	bne.n	8006224 <HAL_TIM_Encoder_Init+0x248>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f001 fb4a 	bl	8007884 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d102      	bne.n	80061fe <HAL_TIM_Encoder_Init+0x222>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a09      	ldr	r2, [pc, #36]	@ (8006220 <HAL_TIM_Encoder_Init+0x244>)
 80061fc:	671a      	str	r2, [r3, #112]	@ 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	4798      	blx	r3
 8006206:	e00d      	b.n	8006224 <HAL_TIM_Encoder_Init+0x248>
 8006208:	40012c00 	.word	0x40012c00
 800620c:	40013400 	.word	0x40013400
 8006210:	40000400 	.word	0x40000400
 8006214:	40000800 	.word	0x40000800
 8006218:	40000c00 	.word	0x40000c00
 800621c:	080114bc 	.word	0x080114bc
 8006220:	08001ffd 	.word	0x08001ffd
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800623a:	f023 0307 	bic.w	r3, r3, #7
 800623e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	3304      	adds	r3, #4
 8006248:	4619      	mov	r1, r3
 800624a:	4610      	mov	r0, r2
 800624c:	f000 ff64 	bl	8007118 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6a1b      	ldr	r3, [r3, #32]
 8006266:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	4313      	orrs	r3, r2
 8006270:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006278:	f023 0303 	bic.w	r3, r3, #3
 800627c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	021b      	lsls	r3, r3, #8
 8006288:	4313      	orrs	r3, r2
 800628a:	693a      	ldr	r2, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006296:	f023 030c 	bic.w	r3, r3, #12
 800629a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	68da      	ldr	r2, [r3, #12]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	021b      	lsls	r3, r3, #8
 80062b2:	4313      	orrs	r3, r2
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	011a      	lsls	r2, r3, #4
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	6a1b      	ldr	r3, [r3, #32]
 80062c4:	031b      	lsls	r3, r3, #12
 80062c6:	4313      	orrs	r3, r2
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80062d4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	011b      	lsls	r3, r3, #4
 80062e0:	4313      	orrs	r3, r2
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3718      	adds	r7, #24
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop

0800633c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800634c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006354:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800635c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006364:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a5d      	ldr	r2, [pc, #372]	@ (80064e0 <HAL_TIM_Encoder_Start_IT+0x1a4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d01d      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a5b      	ldr	r2, [pc, #364]	@ (80064e4 <HAL_TIM_Encoder_Start_IT+0x1a8>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d018      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006382:	d013      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a57      	ldr	r2, [pc, #348]	@ (80064e8 <HAL_TIM_Encoder_Start_IT+0x1ac>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00e      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a56      	ldr	r2, [pc, #344]	@ (80064ec <HAL_TIM_Encoder_Start_IT+0x1b0>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d009      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a54      	ldr	r2, [pc, #336]	@ (80064f0 <HAL_TIM_Encoder_Start_IT+0x1b4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d004      	beq.n	80063ac <HAL_TIM_Encoder_Start_IT+0x70>
 80063a2:	f640 512f 	movw	r1, #3375	@ 0xd2f
 80063a6:	4853      	ldr	r0, [pc, #332]	@ (80064f4 <HAL_TIM_Encoder_Start_IT+0x1b8>)
 80063a8:	f7fb fd1a 	bl	8001de0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d110      	bne.n	80063d4 <HAL_TIM_Encoder_Start_IT+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063b2:	7bfb      	ldrb	r3, [r7, #15]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d102      	bne.n	80063be <HAL_TIM_Encoder_Start_IT+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80063b8:	7b7b      	ldrb	r3, [r7, #13]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d001      	beq.n	80063c2 <HAL_TIM_Encoder_Start_IT+0x86>
    {
      return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e089      	b.n	80064d6 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2202      	movs	r2, #2
 80063c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2202      	movs	r2, #2
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063d2:	e031      	b.n	8006438 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	2b04      	cmp	r3, #4
 80063d8:	d110      	bne.n	80063fc <HAL_TIM_Encoder_Start_IT+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063da:	7bbb      	ldrb	r3, [r7, #14]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d102      	bne.n	80063e6 <HAL_TIM_Encoder_Start_IT+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063e0:	7b3b      	ldrb	r3, [r7, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d001      	beq.n	80063ea <HAL_TIM_Encoder_Start_IT+0xae>
    {
      return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e075      	b.n	80064d6 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2202      	movs	r2, #2
 80063f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063fa:	e01d      	b.n	8006438 <HAL_TIM_Encoder_Start_IT+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d108      	bne.n	8006414 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006402:	7bbb      	ldrb	r3, [r7, #14]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d105      	bne.n	8006414 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006408:	7b7b      	ldrb	r3, [r7, #13]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d102      	bne.n	8006414 <HAL_TIM_Encoder_Start_IT+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800640e:	7b3b      	ldrb	r3, [r7, #12]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d001      	beq.n	8006418 <HAL_TIM_Encoder_Start_IT+0xdc>
    {
      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e05e      	b.n	80064d6 <HAL_TIM_Encoder_Start_IT+0x19a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2202      	movs	r2, #2
 800641c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2202      	movs	r2, #2
 8006434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_TIM_Encoder_Start_IT+0x10a>
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2b04      	cmp	r3, #4
 8006442:	d010      	beq.n	8006466 <HAL_TIM_Encoder_Start_IT+0x12a>
 8006444:	e01f      	b.n	8006486 <HAL_TIM_Encoder_Start_IT+0x14a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2201      	movs	r2, #1
 800644c:	2100      	movs	r1, #0
 800644e:	4618      	mov	r0, r3
 8006450:	f001 f9b8 	bl	80077c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0202 	orr.w	r2, r2, #2
 8006462:	60da      	str	r2, [r3, #12]
      break;
 8006464:	e02e      	b.n	80064c4 <HAL_TIM_Encoder_Start_IT+0x188>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2201      	movs	r2, #1
 800646c:	2104      	movs	r1, #4
 800646e:	4618      	mov	r0, r3
 8006470:	f001 f9a8 	bl	80077c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0204 	orr.w	r2, r2, #4
 8006482:	60da      	str	r2, [r3, #12]
      break;
 8006484:	e01e      	b.n	80064c4 <HAL_TIM_Encoder_Start_IT+0x188>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2201      	movs	r2, #1
 800648c:	2100      	movs	r1, #0
 800648e:	4618      	mov	r0, r3
 8006490:	f001 f998 	bl	80077c4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2201      	movs	r2, #1
 800649a:	2104      	movs	r1, #4
 800649c:	4618      	mov	r0, r3
 800649e:	f001 f991 	bl	80077c4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68da      	ldr	r2, [r3, #12]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f042 0202 	orr.w	r2, r2, #2
 80064b0:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68da      	ldr	r2, [r3, #12]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f042 0204 	orr.w	r2, r2, #4
 80064c0:	60da      	str	r2, [r3, #12]
      break;
 80064c2:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f042 0201 	orr.w	r2, r2, #1
 80064d2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	40012c00 	.word	0x40012c00
 80064e4:	40013400 	.word	0x40013400
 80064e8:	40000400 	.word	0x40000400
 80064ec:	40000800 	.word	0x40000800
 80064f0:	40000c00 	.word	0x40000c00
 80064f4:	080114bc 	.word	0x080114bc

080064f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d026      	beq.n	8006568 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b00      	cmp	r3, #0
 8006522:	d021      	beq.n	8006568 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0202 	mvn.w	r2, #2
 800652c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	699b      	ldr	r3, [r3, #24]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b00      	cmp	r3, #0
 8006540:	d005      	beq.n	800654e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	4798      	blx	r3
 800654c:	e009      	b.n	8006562 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	f003 0304 	and.w	r3, r3, #4
 800656e:	2b00      	cmp	r3, #0
 8006570:	d026      	beq.n	80065c0 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	d021      	beq.n	80065c0 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f06f 0204 	mvn.w	r2, #4
 8006584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2202      	movs	r2, #2
 800658a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006596:	2b00      	cmp	r3, #0
 8006598:	d005      	beq.n	80065a6 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	4798      	blx	r3
 80065a4:	e009      	b.n	80065ba <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	f003 0308 	and.w	r3, r3, #8
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d026      	beq.n	8006618 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f003 0308 	and.w	r3, r3, #8
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d021      	beq.n	8006618 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f06f 0208 	mvn.w	r2, #8
 80065dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2204      	movs	r2, #4
 80065e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	f003 0303 	and.w	r3, r3, #3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d005      	beq.n	80065fe <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	4798      	blx	r3
 80065fc:	e009      	b.n	8006612 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f003 0310 	and.w	r3, r3, #16
 800661e:	2b00      	cmp	r3, #0
 8006620:	d026      	beq.n	8006670 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f003 0310 	and.w	r3, r3, #16
 8006628:	2b00      	cmp	r3, #0
 800662a:	d021      	beq.n	8006670 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f06f 0210 	mvn.w	r2, #16
 8006634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2208      	movs	r2, #8
 800663a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006646:	2b00      	cmp	r3, #0
 8006648:	d005      	beq.n	8006656 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	4798      	blx	r3
 8006654:	e009      	b.n	800666a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d00e      	beq.n	8006698 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f003 0301 	and.w	r3, r3, #1
 8006680:	2b00      	cmp	r3, #0
 8006682:	d009      	beq.n	8006698 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0201 	mvn.w	r2, #1
 800668c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00e      	beq.n	80066c0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d009      	beq.n	80066c0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80066b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00e      	beq.n	80066e8 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d009      	beq.n	80066e8 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f003 0320 	and.w	r3, r3, #32
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00e      	beq.n	8006710 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d009      	beq.n	8006710 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0220 	mvn.w	r2, #32
 8006704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006710:	bf00      	nop
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b086      	sub	sp, #24
 800671c:	af00      	add	r7, sp, #0
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006724:	2300      	movs	r3, #0
 8006726:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d010      	beq.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x38>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b04      	cmp	r3, #4
 8006732:	d00d      	beq.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b08      	cmp	r3, #8
 8006738:	d00a      	beq.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x38>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2b0c      	cmp	r3, #12
 800673e:	d007      	beq.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b3c      	cmp	r3, #60	@ 0x3c
 8006744:	d004      	beq.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x38>
 8006746:	f241 0181 	movw	r1, #4225	@ 0x1081
 800674a:	4890      	ldr	r0, [pc, #576]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800674c:	f7fb fb48 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b60      	cmp	r3, #96	@ 0x60
 8006756:	d008      	beq.n	800676a <HAL_TIM_PWM_ConfigChannel+0x52>
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b70      	cmp	r3, #112	@ 0x70
 800675e:	d004      	beq.n	800676a <HAL_TIM_PWM_ConfigChannel+0x52>
 8006760:	f241 0182 	movw	r1, #4226	@ 0x1082
 8006764:	4889      	ldr	r0, [pc, #548]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006766:	f7fb fb3b 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d008      	beq.n	8006784 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d004      	beq.n	8006784 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800677a:	f241 0183 	movw	r1, #4227	@ 0x1083
 800677e:	4883      	ldr	r0, [pc, #524]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006780:	f7fb fb2e 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d008      	beq.n	800679e <HAL_TIM_PWM_ConfigChannel+0x86>
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	2b04      	cmp	r3, #4
 8006792:	d004      	beq.n	800679e <HAL_TIM_PWM_ConfigChannel+0x86>
 8006794:	f241 0184 	movw	r1, #4228	@ 0x1084
 8006798:	487c      	ldr	r0, [pc, #496]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800679a:	f7fb fb21 	bl	8001de0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIM_PWM_ConfigChannel+0x94>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e147      	b.n	8006a3c <HAL_TIM_PWM_ConfigChannel+0x324>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2b0c      	cmp	r3, #12
 80067b8:	f200 8138 	bhi.w	8006a2c <HAL_TIM_PWM_ConfigChannel+0x314>
 80067bc:	a201      	add	r2, pc, #4	@ (adr r2, 80067c4 <HAL_TIM_PWM_ConfigChannel+0xac>)
 80067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c2:	bf00      	nop
 80067c4:	080067f9 	.word	0x080067f9
 80067c8:	08006a2d 	.word	0x08006a2d
 80067cc:	08006a2d 	.word	0x08006a2d
 80067d0:	08006a2d 	.word	0x08006a2d
 80067d4:	0800687f 	.word	0x0800687f
 80067d8:	08006a2d 	.word	0x08006a2d
 80067dc:	08006a2d 	.word	0x08006a2d
 80067e0:	08006a2d 	.word	0x08006a2d
 80067e4:	08006907 	.word	0x08006907
 80067e8:	08006a2d 	.word	0x08006a2d
 80067ec:	08006a2d 	.word	0x08006a2d
 80067f0:	08006a2d 	.word	0x08006a2d
 80067f4:	080069a5 	.word	0x080069a5
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a64      	ldr	r2, [pc, #400]	@ (8006990 <HAL_TIM_PWM_ConfigChannel+0x278>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d01d      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a63      	ldr	r2, [pc, #396]	@ (8006994 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d018      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006814:	d013      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a5f      	ldr	r2, [pc, #380]	@ (8006998 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d00e      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a5d      	ldr	r2, [pc, #372]	@ (800699c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d009      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a5c      	ldr	r2, [pc, #368]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d004      	beq.n	800683e <HAL_TIM_PWM_ConfigChannel+0x126>
 8006834:	f241 018e 	movw	r1, #4238	@ 0x108e
 8006838:	4854      	ldr	r0, [pc, #336]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 800683a:	f7fb fad1 	bl	8001de0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68b9      	ldr	r1, [r7, #8]
 8006844:	4618      	mov	r0, r3
 8006846:	f000 fced 	bl	8007224 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	699a      	ldr	r2, [r3, #24]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f042 0208 	orr.w	r2, r2, #8
 8006858:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	699a      	ldr	r2, [r3, #24]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0204 	bic.w	r2, r2, #4
 8006868:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6999      	ldr	r1, [r3, #24]
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	691a      	ldr	r2, [r3, #16]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	430a      	orrs	r2, r1
 800687a:	619a      	str	r2, [r3, #24]
      break;
 800687c:	e0d9      	b.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x31a>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a43      	ldr	r2, [pc, #268]	@ (8006990 <HAL_TIM_PWM_ConfigChannel+0x278>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d01d      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a41      	ldr	r2, [pc, #260]	@ (8006994 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d018      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800689a:	d013      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a3d      	ldr	r2, [pc, #244]	@ (8006998 <HAL_TIM_PWM_ConfigChannel+0x280>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d00e      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a3c      	ldr	r2, [pc, #240]	@ (800699c <HAL_TIM_PWM_ConfigChannel+0x284>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d009      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a3a      	ldr	r2, [pc, #232]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d004      	beq.n	80068c4 <HAL_TIM_PWM_ConfigChannel+0x1ac>
 80068ba:	f241 019f 	movw	r1, #4255	@ 0x109f
 80068be:	4833      	ldr	r0, [pc, #204]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 80068c0:	f7fb fa8e 	bl	8001de0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68b9      	ldr	r1, [r7, #8]
 80068ca:	4618      	mov	r0, r3
 80068cc:	f000 fd44 	bl	8007358 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	699a      	ldr	r2, [r3, #24]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	699a      	ldr	r2, [r3, #24]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	6999      	ldr	r1, [r3, #24]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	021a      	lsls	r2, r3, #8
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	430a      	orrs	r2, r1
 8006902:	619a      	str	r2, [r3, #24]
      break;
 8006904:	e095      	b.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x31a>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a21      	ldr	r2, [pc, #132]	@ (8006990 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d01d      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1f      	ldr	r2, [pc, #124]	@ (8006994 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d018      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006922:	d013      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1b      	ldr	r2, [pc, #108]	@ (8006998 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d00e      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a1a      	ldr	r2, [pc, #104]	@ (800699c <HAL_TIM_PWM_ConfigChannel+0x284>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d009      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a18      	ldr	r2, [pc, #96]	@ (80069a0 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d004      	beq.n	800694c <HAL_TIM_PWM_ConfigChannel+0x234>
 8006942:	f241 01b0 	movw	r1, #4272	@ 0x10b0
 8006946:	4811      	ldr	r0, [pc, #68]	@ (800698c <HAL_TIM_PWM_ConfigChannel+0x274>)
 8006948:	f7fb fa4a 	bl	8001de0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68b9      	ldr	r1, [r7, #8]
 8006952:	4618      	mov	r0, r3
 8006954:	f000 fd9e 	bl	8007494 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	69da      	ldr	r2, [r3, #28]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f042 0208 	orr.w	r2, r2, #8
 8006966:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	69da      	ldr	r2, [r3, #28]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 0204 	bic.w	r2, r2, #4
 8006976:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	69d9      	ldr	r1, [r3, #28]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	691a      	ldr	r2, [r3, #16]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	430a      	orrs	r2, r1
 8006988:	61da      	str	r2, [r3, #28]
      break;
 800698a:	e052      	b.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x31a>
 800698c:	080114bc 	.word	0x080114bc
 8006990:	40012c00 	.word	0x40012c00
 8006994:	40013400 	.word	0x40013400
 8006998:	40000400 	.word	0x40000400
 800699c:	40000800 	.word	0x40000800
 80069a0:	40000c00 	.word	0x40000c00
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a26      	ldr	r2, [pc, #152]	@ (8006a44 <HAL_TIM_PWM_ConfigChannel+0x32c>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d01d      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a25      	ldr	r2, [pc, #148]	@ (8006a48 <HAL_TIM_PWM_ConfigChannel+0x330>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d018      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c0:	d013      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a21      	ldr	r2, [pc, #132]	@ (8006a4c <HAL_TIM_PWM_ConfigChannel+0x334>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d00e      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006a50 <HAL_TIM_PWM_ConfigChannel+0x338>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d009      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a1e      	ldr	r2, [pc, #120]	@ (8006a54 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d004      	beq.n	80069ea <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80069e0:	f241 01c1 	movw	r1, #4289	@ 0x10c1
 80069e4:	481c      	ldr	r0, [pc, #112]	@ (8006a58 <HAL_TIM_PWM_ConfigChannel+0x340>)
 80069e6:	f7fb f9fb 	bl	8001de0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68b9      	ldr	r1, [r7, #8]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 fded 	bl	80075d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	69da      	ldr	r2, [r3, #28]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69da      	ldr	r2, [r3, #28]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	69d9      	ldr	r1, [r3, #28]
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	021a      	lsls	r2, r3, #8
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	61da      	str	r2, [r3, #28]
      break;
 8006a2a:	e002      	b.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x31a>
    }

    default:
      status = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	40012c00 	.word	0x40012c00
 8006a48:	40013400 	.word	0x40013400
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800
 8006a54:	40000c00 	.word	0x40000c00
 8006a58:	080114bc 	.word	0x080114bc

08006a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a66:	2300      	movs	r3, #0
 8006a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d101      	bne.n	8006a78 <HAL_TIM_ConfigClockSource+0x1c>
 8006a74:	2302      	movs	r3, #2
 8006a76:	e2f6      	b.n	8007066 <HAL_TIM_ConfigClockSource+0x60a>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a90:	d029      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b70      	cmp	r3, #112	@ 0x70
 8006a98:	d025      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aa2:	d020      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b40      	cmp	r3, #64	@ 0x40
 8006aaa:	d01c      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b50      	cmp	r3, #80	@ 0x50
 8006ab2:	d018      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2b60      	cmp	r3, #96	@ 0x60
 8006aba:	d014      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d010      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b10      	cmp	r3, #16
 8006aca:	d00c      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b20      	cmp	r3, #32
 8006ad2:	d008      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2b30      	cmp	r3, #48	@ 0x30
 8006ada:	d004      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0x8a>
 8006adc:	f241 41c2 	movw	r1, #5314	@ 0x14c2
 8006ae0:	487c      	ldr	r0, [pc, #496]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006ae2:	f7fb f97d 	bl	8001de0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006af4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006afc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b0e:	f000 80f1 	beq.w	8006cf4 <HAL_TIM_ConfigClockSource+0x298>
 8006b12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b16:	f200 8299 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b1e:	d02d      	beq.n	8006b7c <HAL_TIM_ConfigClockSource+0x120>
 8006b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b24:	f200 8292 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b28:	2b70      	cmp	r3, #112	@ 0x70
 8006b2a:	d05d      	beq.n	8006be8 <HAL_TIM_ConfigClockSource+0x18c>
 8006b2c:	2b70      	cmp	r3, #112	@ 0x70
 8006b2e:	f200 828d 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b32:	2b60      	cmp	r3, #96	@ 0x60
 8006b34:	f000 81a5 	beq.w	8006e82 <HAL_TIM_ConfigClockSource+0x426>
 8006b38:	2b60      	cmp	r3, #96	@ 0x60
 8006b3a:	f200 8287 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b3e:	2b50      	cmp	r3, #80	@ 0x50
 8006b40:	f000 8149 	beq.w	8006dd6 <HAL_TIM_ConfigClockSource+0x37a>
 8006b44:	2b50      	cmp	r3, #80	@ 0x50
 8006b46:	f200 8281 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b4a:	2b40      	cmp	r3, #64	@ 0x40
 8006b4c:	f000 81fc 	beq.w	8006f48 <HAL_TIM_ConfigClockSource+0x4ec>
 8006b50:	2b40      	cmp	r3, #64	@ 0x40
 8006b52:	f200 827b 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b56:	2b30      	cmp	r3, #48	@ 0x30
 8006b58:	f000 824c 	beq.w	8006ff4 <HAL_TIM_ConfigClockSource+0x598>
 8006b5c:	2b30      	cmp	r3, #48	@ 0x30
 8006b5e:	f200 8275 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b62:	2b20      	cmp	r3, #32
 8006b64:	f000 8246 	beq.w	8006ff4 <HAL_TIM_ConfigClockSource+0x598>
 8006b68:	2b20      	cmp	r3, #32
 8006b6a:	f200 826f 	bhi.w	800704c <HAL_TIM_ConfigClockSource+0x5f0>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 8240 	beq.w	8006ff4 <HAL_TIM_ConfigClockSource+0x598>
 8006b74:	2b10      	cmp	r3, #16
 8006b76:	f000 823d 	beq.w	8006ff4 <HAL_TIM_ConfigClockSource+0x598>
 8006b7a:	e267      	b.n	800704c <HAL_TIM_ConfigClockSource+0x5f0>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a55      	ldr	r2, [pc, #340]	@ (8006cd8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	f000 8265 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a53      	ldr	r2, [pc, #332]	@ (8006cdc <HAL_TIM_ConfigClockSource+0x280>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	f000 825f 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b9c:	f000 8259 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a4e      	ldr	r2, [pc, #312]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x284>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	f000 8253 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8006ce4 <HAL_TIM_ConfigClockSource+0x288>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	f000 824d 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a4a      	ldr	r2, [pc, #296]	@ (8006ce8 <HAL_TIM_ConfigClockSource+0x28c>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	f000 8247 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a48      	ldr	r2, [pc, #288]	@ (8006cec <HAL_TIM_ConfigClockSource+0x290>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	f000 8241 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a46      	ldr	r2, [pc, #280]	@ (8006cf0 <HAL_TIM_ConfigClockSource+0x294>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	f000 823b 	beq.w	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
 8006bdc:	f241 41ce 	movw	r1, #5326	@ 0x14ce
 8006be0:	483c      	ldr	r0, [pc, #240]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006be2:	f7fb f8fd 	bl	8001de0 <assert_failed>
      break;
 8006be6:	e234      	b.n	8007052 <HAL_TIM_ConfigClockSource+0x5f6>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a3a      	ldr	r2, [pc, #232]	@ (8006cd8 <HAL_TIM_ConfigClockSource+0x27c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d01d      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a39      	ldr	r2, [pc, #228]	@ (8006cdc <HAL_TIM_ConfigClockSource+0x280>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d018      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c04:	d013      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a35      	ldr	r2, [pc, #212]	@ (8006ce0 <HAL_TIM_ConfigClockSource+0x284>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d00e      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a33      	ldr	r2, [pc, #204]	@ (8006ce4 <HAL_TIM_ConfigClockSource+0x288>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d009      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a32      	ldr	r2, [pc, #200]	@ (8006ce8 <HAL_TIM_ConfigClockSource+0x28c>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d004      	beq.n	8006c2e <HAL_TIM_ConfigClockSource+0x1d2>
 8006c24:	f241 41d5 	movw	r1, #5333	@ 0x14d5
 8006c28:	482a      	ldr	r0, [pc, #168]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006c2a:	f7fb f8d9 	bl	8001de0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d013      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x202>
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c3e:	d00e      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x202>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c48:	d009      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x202>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c52:	d004      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x202>
 8006c54:	f241 41d8 	movw	r1, #5336	@ 0x14d8
 8006c58:	481e      	ldr	r0, [pc, #120]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006c5a:	f7fb f8c1 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c66:	d014      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x236>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d010      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x236>
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00c      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x236>
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d008      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x236>
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b0a      	cmp	r3, #10
 8006c86:	d004      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x236>
 8006c88:	f241 41d9 	movw	r1, #5337	@ 0x14d9
 8006c8c:	4811      	ldr	r0, [pc, #68]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006c8e:	f7fb f8a7 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	2b0f      	cmp	r3, #15
 8006c98:	d904      	bls.n	8006ca4 <HAL_TIM_ConfigClockSource+0x248>
 8006c9a:	f241 41da 	movw	r1, #5338	@ 0x14da
 8006c9e:	480d      	ldr	r0, [pc, #52]	@ (8006cd4 <HAL_TIM_ConfigClockSource+0x278>)
 8006ca0:	f7fb f89e 	bl	8001de0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cb4:	f000 fd67 	bl	8007786 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006cc6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68ba      	ldr	r2, [r7, #8]
 8006cce:	609a      	str	r2, [r3, #8]
      break;
 8006cd0:	e1c0      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
 8006cd2:	bf00      	nop
 8006cd4:	080114bc 	.word	0x080114bc
 8006cd8:	40012c00 	.word	0x40012c00
 8006cdc:	40013400 	.word	0x40013400
 8006ce0:	40000400 	.word	0x40000400
 8006ce4:	40000800 	.word	0x40000800
 8006ce8:	40000c00 	.word	0x40000c00
 8006cec:	40001000 	.word	0x40001000
 8006cf0:	40001400 	.word	0x40001400
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a8d      	ldr	r2, [pc, #564]	@ (8006f30 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d01d      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a8c      	ldr	r2, [pc, #560]	@ (8006f34 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d018      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d10:	d013      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a88      	ldr	r2, [pc, #544]	@ (8006f38 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00e      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a86      	ldr	r2, [pc, #536]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d009      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a85      	ldr	r2, [pc, #532]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d004      	beq.n	8006d3a <HAL_TIM_ConfigClockSource+0x2de>
 8006d30:	f241 41ed 	movw	r1, #5357	@ 0x14ed
 8006d34:	4883      	ldr	r0, [pc, #524]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006d36:	f7fb f853 	bl	8001de0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d013      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x30e>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d4a:	d00e      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x30e>
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d54:	d009      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x30e>
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d5e:	d004      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x30e>
 8006d60:	f241 41f0 	movw	r1, #5360	@ 0x14f0
 8006d64:	4877      	ldr	r0, [pc, #476]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006d66:	f7fb f83b 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d72:	d014      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x342>
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d010      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x342>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00c      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x342>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d008      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x342>
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	2b0a      	cmp	r3, #10
 8006d92:	d004      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0x342>
 8006d94:	f241 41f1 	movw	r1, #5361	@ 0x14f1
 8006d98:	486a      	ldr	r0, [pc, #424]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006d9a:	f7fb f821 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	2b0f      	cmp	r3, #15
 8006da4:	d904      	bls.n	8006db0 <HAL_TIM_ConfigClockSource+0x354>
 8006da6:	f241 41f2 	movw	r1, #5362	@ 0x14f2
 8006daa:	4866      	ldr	r0, [pc, #408]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006dac:	f7fb f818 	bl	8001de0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dc0:	f000 fce1 	bl	8007786 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689a      	ldr	r2, [r3, #8]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dd2:	609a      	str	r2, [r3, #8]
      break;
 8006dd4:	e13e      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a55      	ldr	r2, [pc, #340]	@ (8006f30 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d01d      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a53      	ldr	r2, [pc, #332]	@ (8006f34 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d018      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df2:	d013      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a4f      	ldr	r2, [pc, #316]	@ (8006f38 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d00e      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a4e      	ldr	r2, [pc, #312]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d009      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a4c      	ldr	r2, [pc, #304]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d004      	beq.n	8006e1c <HAL_TIM_ConfigClockSource+0x3c0>
 8006e12:	f241 5101 	movw	r1, #5377	@ 0x1501
 8006e16:	484b      	ldr	r0, [pc, #300]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006e18:	f7fa ffe2 	bl	8001de0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e24:	d014      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x3f4>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d010      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x3f4>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00c      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x3f4>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d008      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x3f4>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	2b0a      	cmp	r3, #10
 8006e44:	d004      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x3f4>
 8006e46:	f241 5104 	movw	r1, #5380	@ 0x1504
 8006e4a:	483e      	ldr	r0, [pc, #248]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006e4c:	f7fa ffc8 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	2b0f      	cmp	r3, #15
 8006e56:	d904      	bls.n	8006e62 <HAL_TIM_ConfigClockSource+0x406>
 8006e58:	f241 5105 	movw	r1, #5381	@ 0x1505
 8006e5c:	4839      	ldr	r0, [pc, #228]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006e5e:	f7fa ffbf 	bl	8001de0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e6e:	461a      	mov	r2, r3
 8006e70:	f000 fc12 	bl	8007698 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2150      	movs	r1, #80	@ 0x50
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 fc69 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006e80:	e0e8      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a2a      	ldr	r2, [pc, #168]	@ (8006f30 <HAL_TIM_ConfigClockSource+0x4d4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d01d      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a28      	ldr	r2, [pc, #160]	@ (8006f34 <HAL_TIM_ConfigClockSource+0x4d8>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d018      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e9e:	d013      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a24      	ldr	r2, [pc, #144]	@ (8006f38 <HAL_TIM_ConfigClockSource+0x4dc>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d00e      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a23      	ldr	r2, [pc, #140]	@ (8006f3c <HAL_TIM_ConfigClockSource+0x4e0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d009      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a21      	ldr	r2, [pc, #132]	@ (8006f40 <HAL_TIM_ConfigClockSource+0x4e4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d004      	beq.n	8006ec8 <HAL_TIM_ConfigClockSource+0x46c>
 8006ebe:	f241 5111 	movw	r1, #5393	@ 0x1511
 8006ec2:	4820      	ldr	r0, [pc, #128]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006ec4:	f7fa ff8c 	bl	8001de0 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ed0:	d014      	beq.n	8006efc <HAL_TIM_ConfigClockSource+0x4a0>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d010      	beq.n	8006efc <HAL_TIM_ConfigClockSource+0x4a0>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00c      	beq.n	8006efc <HAL_TIM_ConfigClockSource+0x4a0>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	2b02      	cmp	r3, #2
 8006ee8:	d008      	beq.n	8006efc <HAL_TIM_ConfigClockSource+0x4a0>
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2b0a      	cmp	r3, #10
 8006ef0:	d004      	beq.n	8006efc <HAL_TIM_ConfigClockSource+0x4a0>
 8006ef2:	f241 5114 	movw	r1, #5396	@ 0x1514
 8006ef6:	4813      	ldr	r0, [pc, #76]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006ef8:	f7fa ff72 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	2b0f      	cmp	r3, #15
 8006f02:	d904      	bls.n	8006f0e <HAL_TIM_ConfigClockSource+0x4b2>
 8006f04:	f241 5115 	movw	r1, #5397	@ 0x1515
 8006f08:	480e      	ldr	r0, [pc, #56]	@ (8006f44 <HAL_TIM_ConfigClockSource+0x4e8>)
 8006f0a:	f7fa ff69 	bl	8001de0 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	f000 fbea 	bl	80076f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2160      	movs	r1, #96	@ 0x60
 8006f26:	4618      	mov	r0, r3
 8006f28:	f000 fc13 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006f2c:	e092      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
 8006f2e:	bf00      	nop
 8006f30:	40012c00 	.word	0x40012c00
 8006f34:	40013400 	.word	0x40013400
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	080114bc 	.word	0x080114bc
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a48      	ldr	r2, [pc, #288]	@ (8007070 <HAL_TIM_ConfigClockSource+0x614>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d01d      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a47      	ldr	r2, [pc, #284]	@ (8007074 <HAL_TIM_ConfigClockSource+0x618>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d018      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f64:	d013      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a43      	ldr	r2, [pc, #268]	@ (8007078 <HAL_TIM_ConfigClockSource+0x61c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d00e      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a41      	ldr	r2, [pc, #260]	@ (800707c <HAL_TIM_ConfigClockSource+0x620>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d009      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a40      	ldr	r2, [pc, #256]	@ (8007080 <HAL_TIM_ConfigClockSource+0x624>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d004      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x532>
 8006f84:	f241 5121 	movw	r1, #5409	@ 0x1521
 8006f88:	483e      	ldr	r0, [pc, #248]	@ (8007084 <HAL_TIM_ConfigClockSource+0x628>)
 8006f8a:	f7fa ff29 	bl	8001de0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f96:	d014      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x566>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d010      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x566>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00c      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x566>
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d008      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x566>
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	2b0a      	cmp	r3, #10
 8006fb6:	d004      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x566>
 8006fb8:	f241 5124 	movw	r1, #5412	@ 0x1524
 8006fbc:	4831      	ldr	r0, [pc, #196]	@ (8007084 <HAL_TIM_ConfigClockSource+0x628>)
 8006fbe:	f7fa ff0f 	bl	8001de0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	2b0f      	cmp	r3, #15
 8006fc8:	d904      	bls.n	8006fd4 <HAL_TIM_ConfigClockSource+0x578>
 8006fca:	f241 5125 	movw	r1, #5413	@ 0x1525
 8006fce:	482d      	ldr	r0, [pc, #180]	@ (8007084 <HAL_TIM_ConfigClockSource+0x628>)
 8006fd0:	f7fa ff06 	bl	8001de0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f000 fb59 	bl	8007698 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2140      	movs	r1, #64	@ 0x40
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 fbb0 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 8006ff2:	e02f      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a1d      	ldr	r2, [pc, #116]	@ (8007070 <HAL_TIM_ConfigClockSource+0x614>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d01d      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a1c      	ldr	r2, [pc, #112]	@ (8007074 <HAL_TIM_ConfigClockSource+0x618>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d018      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007010:	d013      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a18      	ldr	r2, [pc, #96]	@ (8007078 <HAL_TIM_ConfigClockSource+0x61c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00e      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a16      	ldr	r2, [pc, #88]	@ (800707c <HAL_TIM_ConfigClockSource+0x620>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d009      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a15      	ldr	r2, [pc, #84]	@ (8007080 <HAL_TIM_ConfigClockSource+0x624>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d004      	beq.n	800703a <HAL_TIM_ConfigClockSource+0x5de>
 8007030:	f241 5134 	movw	r1, #5428	@ 0x1534
 8007034:	4813      	ldr	r0, [pc, #76]	@ (8007084 <HAL_TIM_ConfigClockSource+0x628>)
 8007036:	f7fa fed3 	bl	8001de0 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4619      	mov	r1, r3
 8007044:	4610      	mov	r0, r2
 8007046:	f000 fb84 	bl	8007752 <TIM_ITRx_SetConfig>
      break;
 800704a:	e003      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
    }

    default:
      status = HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	73fb      	strb	r3, [r7, #15]
      break;
 8007050:	e000      	b.n	8007054 <HAL_TIM_ConfigClockSource+0x5f8>
      break;
 8007052:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007064:	7bfb      	ldrb	r3, [r7, #15]
}
 8007066:	4618      	mov	r0, r3
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40012c00 	.word	0x40012c00
 8007074:	40013400 	.word	0x40013400
 8007078:	40000400 	.word	0x40000400
 800707c:	40000800 	.word	0x40000800
 8007080:	40000c00 	.word	0x40000c00
 8007084:	080114bc 	.word	0x080114bc

08007088 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	bc80      	pop	{r7}
 8007098:	4770      	bx	lr

0800709a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800709a:	b480      	push	{r7}
 800709c:	b083      	sub	sp, #12
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070a2:	bf00      	nop
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bc80      	pop	{r7}
 80070aa:	4770      	bx	lr

080070ac <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bc80      	pop	{r7}
 80070bc:	4770      	bx	lr

080070be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070be:	b480      	push	{r7}
 80070c0:	b083      	sub	sp, #12
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070c6:	bf00      	nop
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bc80      	pop	{r7}
 80070ce:	4770      	bx	lr

080070d0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	bc80      	pop	{r7}
 80070e0:	4770      	bx	lr

080070e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b083      	sub	sp, #12
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070ea:	bf00      	nop
 80070ec:	370c      	adds	r7, #12
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bc80      	pop	{r7}
 80070f2:	4770      	bx	lr

080070f4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	bc80      	pop	{r7}
 8007104:	4770      	bx	lr

08007106 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800710e:	bf00      	nop
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	bc80      	pop	{r7}
 8007116:	4770      	bx	lr

08007118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a39      	ldr	r2, [pc, #228]	@ (8007210 <TIM_Base_SetConfig+0xf8>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d013      	beq.n	8007158 <TIM_Base_SetConfig+0x40>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a38      	ldr	r2, [pc, #224]	@ (8007214 <TIM_Base_SetConfig+0xfc>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d00f      	beq.n	8007158 <TIM_Base_SetConfig+0x40>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800713e:	d00b      	beq.n	8007158 <TIM_Base_SetConfig+0x40>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a35      	ldr	r2, [pc, #212]	@ (8007218 <TIM_Base_SetConfig+0x100>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d007      	beq.n	8007158 <TIM_Base_SetConfig+0x40>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a34      	ldr	r2, [pc, #208]	@ (800721c <TIM_Base_SetConfig+0x104>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d003      	beq.n	8007158 <TIM_Base_SetConfig+0x40>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a33      	ldr	r2, [pc, #204]	@ (8007220 <TIM_Base_SetConfig+0x108>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d108      	bne.n	800716a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800715e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	4313      	orrs	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a28      	ldr	r2, [pc, #160]	@ (8007210 <TIM_Base_SetConfig+0xf8>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d013      	beq.n	800719a <TIM_Base_SetConfig+0x82>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a27      	ldr	r2, [pc, #156]	@ (8007214 <TIM_Base_SetConfig+0xfc>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d00f      	beq.n	800719a <TIM_Base_SetConfig+0x82>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007180:	d00b      	beq.n	800719a <TIM_Base_SetConfig+0x82>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a24      	ldr	r2, [pc, #144]	@ (8007218 <TIM_Base_SetConfig+0x100>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d007      	beq.n	800719a <TIM_Base_SetConfig+0x82>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a23      	ldr	r2, [pc, #140]	@ (800721c <TIM_Base_SetConfig+0x104>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d003      	beq.n	800719a <TIM_Base_SetConfig+0x82>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a22      	ldr	r2, [pc, #136]	@ (8007220 <TIM_Base_SetConfig+0x108>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d108      	bne.n	80071ac <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a0f      	ldr	r2, [pc, #60]	@ (8007210 <TIM_Base_SetConfig+0xf8>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d003      	beq.n	80071e0 <TIM_Base_SetConfig+0xc8>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a0e      	ldr	r2, [pc, #56]	@ (8007214 <TIM_Base_SetConfig+0xfc>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d103      	bne.n	80071e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	691a      	ldr	r2, [r3, #16]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	691b      	ldr	r3, [r3, #16]
 80071f2:	f003 0301 	and.w	r3, r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d005      	beq.n	8007206 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	f023 0201 	bic.w	r2, r3, #1
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	611a      	str	r2, [r3, #16]
  }
}
 8007206:	bf00      	nop
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	bc80      	pop	{r7}
 800720e:	4770      	bx	lr
 8007210:	40012c00 	.word	0x40012c00
 8007214:	40013400 	.word	0x40013400
 8007218:	40000400 	.word	0x40000400
 800721c:	40000800 	.word	0x40000800
 8007220:	40000c00 	.word	0x40000c00

08007224 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	f023 0201 	bic.w	r2, r3, #1
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f023 0303 	bic.w	r3, r3, #3
 800725a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	4313      	orrs	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f023 0302 	bic.w	r3, r3, #2
 800726c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	4313      	orrs	r3, r2
 8007276:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a34      	ldr	r2, [pc, #208]	@ (800734c <TIM_OC1_SetConfig+0x128>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d003      	beq.n	8007288 <TIM_OC1_SetConfig+0x64>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a33      	ldr	r2, [pc, #204]	@ (8007350 <TIM_OC1_SetConfig+0x12c>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d119      	bne.n	80072bc <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d008      	beq.n	80072a2 <TIM_OC1_SetConfig+0x7e>
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	2b08      	cmp	r3, #8
 8007296:	d004      	beq.n	80072a2 <TIM_OC1_SetConfig+0x7e>
 8007298:	f641 21cf 	movw	r1, #6863	@ 0x1acf
 800729c:	482d      	ldr	r0, [pc, #180]	@ (8007354 <TIM_OC1_SetConfig+0x130>)
 800729e:	f7fa fd9f 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f023 0308 	bic.w	r3, r3, #8
 80072a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	697a      	ldr	r2, [r7, #20]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	f023 0304 	bic.w	r3, r3, #4
 80072ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a23      	ldr	r2, [pc, #140]	@ (800734c <TIM_OC1_SetConfig+0x128>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d003      	beq.n	80072cc <TIM_OC1_SetConfig+0xa8>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a22      	ldr	r2, [pc, #136]	@ (8007350 <TIM_OC1_SetConfig+0x12c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d12d      	bne.n	8007328 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d4:	d008      	beq.n	80072e8 <TIM_OC1_SetConfig+0xc4>
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d004      	beq.n	80072e8 <TIM_OC1_SetConfig+0xc4>
 80072de:	f641 21dc 	movw	r1, #6876	@ 0x1adc
 80072e2:	481c      	ldr	r0, [pc, #112]	@ (8007354 <TIM_OC1_SetConfig+0x130>)
 80072e4:	f7fa fd7c 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f0:	d008      	beq.n	8007304 <TIM_OC1_SetConfig+0xe0>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d004      	beq.n	8007304 <TIM_OC1_SetConfig+0xe0>
 80072fa:	f641 21dd 	movw	r1, #6877	@ 0x1add
 80072fe:	4815      	ldr	r0, [pc, #84]	@ (8007354 <TIM_OC1_SetConfig+0x130>)
 8007300:	f7fa fd6e 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800730a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007312:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	4313      	orrs	r3, r2
 800731c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	4313      	orrs	r3, r2
 8007326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685a      	ldr	r2, [r3, #4]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	697a      	ldr	r2, [r7, #20]
 8007340:	621a      	str	r2, [r3, #32]
}
 8007342:	bf00      	nop
 8007344:	3718      	adds	r7, #24
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	40012c00 	.word	0x40012c00
 8007350:	40013400 	.word	0x40013400
 8007354:	080114bc 	.word	0x080114bc

08007358 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	f023 0210 	bic.w	r2, r3, #16
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800738e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	021b      	lsls	r3, r3, #8
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	f023 0320 	bic.w	r3, r3, #32
 80073a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	011b      	lsls	r3, r3, #4
 80073aa:	697a      	ldr	r2, [r7, #20]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a35      	ldr	r2, [pc, #212]	@ (8007488 <TIM_OC2_SetConfig+0x130>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d003      	beq.n	80073c0 <TIM_OC2_SetConfig+0x68>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a34      	ldr	r2, [pc, #208]	@ (800748c <TIM_OC2_SetConfig+0x134>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d11a      	bne.n	80073f6 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d008      	beq.n	80073da <TIM_OC2_SetConfig+0x82>
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d004      	beq.n	80073da <TIM_OC2_SetConfig+0x82>
 80073d0:	f641 311b 	movw	r1, #6939	@ 0x1b1b
 80073d4:	482e      	ldr	r0, [pc, #184]	@ (8007490 <TIM_OC2_SetConfig+0x138>)
 80073d6:	f7fa fd03 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	011b      	lsls	r3, r3, #4
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a23      	ldr	r2, [pc, #140]	@ (8007488 <TIM_OC2_SetConfig+0x130>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d003      	beq.n	8007406 <TIM_OC2_SetConfig+0xae>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a22      	ldr	r2, [pc, #136]	@ (800748c <TIM_OC2_SetConfig+0x134>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d12f      	bne.n	8007466 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800740e:	d008      	beq.n	8007422 <TIM_OC2_SetConfig+0xca>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d004      	beq.n	8007422 <TIM_OC2_SetConfig+0xca>
 8007418:	f641 3128 	movw	r1, #6952	@ 0x1b28
 800741c:	481c      	ldr	r0, [pc, #112]	@ (8007490 <TIM_OC2_SetConfig+0x138>)
 800741e:	f7fa fcdf 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800742a:	d008      	beq.n	800743e <TIM_OC2_SetConfig+0xe6>
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d004      	beq.n	800743e <TIM_OC2_SetConfig+0xe6>
 8007434:	f641 3129 	movw	r1, #6953	@ 0x1b29
 8007438:	4815      	ldr	r0, [pc, #84]	@ (8007490 <TIM_OC2_SetConfig+0x138>)
 800743a:	f7fa fcd1 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800744c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	4313      	orrs	r3, r2
 8007458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	4313      	orrs	r3, r2
 8007464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	685a      	ldr	r2, [r3, #4]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	697a      	ldr	r2, [r7, #20]
 800747e:	621a      	str	r2, [r3, #32]
}
 8007480:	bf00      	nop
 8007482:	3718      	adds	r7, #24
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	40012c00 	.word	0x40012c00
 800748c:	40013400 	.word	0x40013400
 8007490:	080114bc 	.word	0x080114bc

08007494 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b086      	sub	sp, #24
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0303 	bic.w	r3, r3, #3
 80074ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	021b      	lsls	r3, r3, #8
 80074e4:	697a      	ldr	r2, [r7, #20]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a35      	ldr	r2, [pc, #212]	@ (80075c4 <TIM_OC3_SetConfig+0x130>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d003      	beq.n	80074fa <TIM_OC3_SetConfig+0x66>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a34      	ldr	r2, [pc, #208]	@ (80075c8 <TIM_OC3_SetConfig+0x134>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d11a      	bne.n	8007530 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <TIM_OC3_SetConfig+0x80>
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	2b08      	cmp	r3, #8
 8007508:	d004      	beq.n	8007514 <TIM_OC3_SetConfig+0x80>
 800750a:	f641 3166 	movw	r1, #7014	@ 0x1b66
 800750e:	482f      	ldr	r0, [pc, #188]	@ (80075cc <TIM_OC3_SetConfig+0x138>)
 8007510:	f7fa fc66 	bl	8001de0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800751a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	021b      	lsls	r3, r3, #8
 8007522:	697a      	ldr	r2, [r7, #20]
 8007524:	4313      	orrs	r3, r2
 8007526:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800752e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a24      	ldr	r2, [pc, #144]	@ (80075c4 <TIM_OC3_SetConfig+0x130>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d003      	beq.n	8007540 <TIM_OC3_SetConfig+0xac>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a23      	ldr	r2, [pc, #140]	@ (80075c8 <TIM_OC3_SetConfig+0x134>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d12f      	bne.n	80075a0 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	699b      	ldr	r3, [r3, #24]
 8007544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007548:	d008      	beq.n	800755c <TIM_OC3_SetConfig+0xc8>
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d004      	beq.n	800755c <TIM_OC3_SetConfig+0xc8>
 8007552:	f641 3173 	movw	r1, #7027	@ 0x1b73
 8007556:	481d      	ldr	r0, [pc, #116]	@ (80075cc <TIM_OC3_SetConfig+0x138>)
 8007558:	f7fa fc42 	bl	8001de0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	695b      	ldr	r3, [r3, #20]
 8007560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007564:	d008      	beq.n	8007578 <TIM_OC3_SetConfig+0xe4>
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d004      	beq.n	8007578 <TIM_OC3_SetConfig+0xe4>
 800756e:	f641 3174 	movw	r1, #7028	@ 0x1b74
 8007572:	4816      	ldr	r0, [pc, #88]	@ (80075cc <TIM_OC3_SetConfig+0x138>)
 8007574:	f7fa fc34 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800757e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007586:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	695b      	ldr	r3, [r3, #20]
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	693a      	ldr	r2, [r7, #16]
 8007590:	4313      	orrs	r3, r2
 8007592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	011b      	lsls	r3, r3, #4
 800759a:	693a      	ldr	r2, [r7, #16]
 800759c:	4313      	orrs	r3, r2
 800759e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	685a      	ldr	r2, [r3, #4]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	697a      	ldr	r2, [r7, #20]
 80075b8:	621a      	str	r2, [r3, #32]
}
 80075ba:	bf00      	nop
 80075bc:	3718      	adds	r7, #24
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	40012c00 	.word	0x40012c00
 80075c8:	40013400 	.word	0x40013400
 80075cc:	080114bc 	.word	0x080114bc

080075d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a1b      	ldr	r3, [r3, #32]
 80075de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6a1b      	ldr	r3, [r3, #32]
 80075e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	69db      	ldr	r3, [r3, #28]
 80075f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	021b      	lsls	r3, r3, #8
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	4313      	orrs	r3, r2
 8007612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800761a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	031b      	lsls	r3, r3, #12
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	4313      	orrs	r3, r2
 8007626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a18      	ldr	r2, [pc, #96]	@ (800768c <TIM_OC4_SetConfig+0xbc>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d003      	beq.n	8007638 <TIM_OC4_SetConfig+0x68>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a17      	ldr	r2, [pc, #92]	@ (8007690 <TIM_OC4_SetConfig+0xc0>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d117      	bne.n	8007668 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	695b      	ldr	r3, [r3, #20]
 800763c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007640:	d008      	beq.n	8007654 <TIM_OC4_SetConfig+0x84>
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d004      	beq.n	8007654 <TIM_OC4_SetConfig+0x84>
 800764a:	f641 31b3 	movw	r1, #7091	@ 0x1bb3
 800764e:	4811      	ldr	r0, [pc, #68]	@ (8007694 <TIM_OC4_SetConfig+0xc4>)
 8007650:	f7fa fbc6 	bl	8001de0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800765a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	695b      	ldr	r3, [r3, #20]
 8007660:	019b      	lsls	r3, r3, #6
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	4313      	orrs	r3, r2
 8007666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	621a      	str	r2, [r3, #32]
}
 8007682:	bf00      	nop
 8007684:	3718      	adds	r7, #24
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	40012c00 	.word	0x40012c00
 8007690:	40013400 	.word	0x40013400
 8007694:	080114bc 	.word	0x080114bc

08007698 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007698:	b480      	push	{r7}
 800769a:	b087      	sub	sp, #28
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6a1b      	ldr	r3, [r3, #32]
 80076a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	f023 0201 	bic.w	r2, r3, #1
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80076c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	011b      	lsls	r3, r3, #4
 80076c8:	693a      	ldr	r2, [r7, #16]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f023 030a 	bic.w	r3, r3, #10
 80076d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	4313      	orrs	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	693a      	ldr	r2, [r7, #16]
 80076e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	621a      	str	r2, [r3, #32]
}
 80076ea:	bf00      	nop
 80076ec:	371c      	adds	r7, #28
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bc80      	pop	{r7}
 80076f2:	4770      	bx	lr

080076f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b087      	sub	sp, #28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a1b      	ldr	r3, [r3, #32]
 8007704:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	f023 0210 	bic.w	r2, r3, #16
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	699b      	ldr	r3, [r3, #24]
 8007716:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800771e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	031b      	lsls	r3, r3, #12
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007730:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	697a      	ldr	r2, [r7, #20]
 8007746:	621a      	str	r2, [r3, #32]
}
 8007748:	bf00      	nop
 800774a:	371c      	adds	r7, #28
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr

08007752 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007752:	b480      	push	{r7}
 8007754:	b085      	sub	sp, #20
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	f043 0307 	orr.w	r3, r3, #7
 8007774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	609a      	str	r2, [r3, #8]
}
 800777c:	bf00      	nop
 800777e:	3714      	adds	r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	bc80      	pop	{r7}
 8007784:	4770      	bx	lr

08007786 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007786:	b480      	push	{r7}
 8007788:	b087      	sub	sp, #28
 800778a:	af00      	add	r7, sp, #0
 800778c:	60f8      	str	r0, [r7, #12]
 800778e:	60b9      	str	r1, [r7, #8]
 8007790:	607a      	str	r2, [r7, #4]
 8007792:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	021a      	lsls	r2, r3, #8
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	431a      	orrs	r2, r3
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	697a      	ldr	r2, [r7, #20]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	609a      	str	r2, [r3, #8]
}
 80077ba:	bf00      	nop
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bc80      	pop	{r7}
 80077c2:	4770      	bx	lr

080077c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	4a26      	ldr	r2, [pc, #152]	@ (800786c <TIM_CCxChannelCmd+0xa8>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d018      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	4a25      	ldr	r2, [pc, #148]	@ (8007870 <TIM_CCxChannelCmd+0xac>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d014      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077e6:	d010      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	4a22      	ldr	r2, [pc, #136]	@ (8007874 <TIM_CCxChannelCmd+0xb0>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d00c      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	4a21      	ldr	r2, [pc, #132]	@ (8007878 <TIM_CCxChannelCmd+0xb4>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d008      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	4a20      	ldr	r2, [pc, #128]	@ (800787c <TIM_CCxChannelCmd+0xb8>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d004      	beq.n	800780a <TIM_CCxChannelCmd+0x46>
 8007800:	f641 519c 	movw	r1, #7580	@ 0x1d9c
 8007804:	481e      	ldr	r0, [pc, #120]	@ (8007880 <TIM_CCxChannelCmd+0xbc>)
 8007806:	f7fa faeb 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d010      	beq.n	8007832 <TIM_CCxChannelCmd+0x6e>
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	2b04      	cmp	r3, #4
 8007814:	d00d      	beq.n	8007832 <TIM_CCxChannelCmd+0x6e>
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b08      	cmp	r3, #8
 800781a:	d00a      	beq.n	8007832 <TIM_CCxChannelCmd+0x6e>
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	2b0c      	cmp	r3, #12
 8007820:	d007      	beq.n	8007832 <TIM_CCxChannelCmd+0x6e>
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2b3c      	cmp	r3, #60	@ 0x3c
 8007826:	d004      	beq.n	8007832 <TIM_CCxChannelCmd+0x6e>
 8007828:	f641 519d 	movw	r1, #7581	@ 0x1d9d
 800782c:	4814      	ldr	r0, [pc, #80]	@ (8007880 <TIM_CCxChannelCmd+0xbc>)
 800782e:	f7fa fad7 	bl	8001de0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	f003 031f 	and.w	r3, r3, #31
 8007838:	2201      	movs	r2, #1
 800783a:	fa02 f303 	lsl.w	r3, r2, r3
 800783e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6a1a      	ldr	r2, [r3, #32]
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	43db      	mvns	r3, r3
 8007848:	401a      	ands	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a1a      	ldr	r2, [r3, #32]
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f003 031f 	and.w	r3, r3, #31
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	fa01 f303 	lsl.w	r3, r1, r3
 800785e:	431a      	orrs	r2, r3
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	621a      	str	r2, [r3, #32]
}
 8007864:	bf00      	nop
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40012c00 	.word	0x40012c00
 8007870:	40013400 	.word	0x40013400
 8007874:	40000400 	.word	0x40000400
 8007878:	40000800 	.word	0x40000800
 800787c:	40000c00 	.word	0x40000c00
 8007880:	080114bc 	.word	0x080114bc

08007884 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a1c      	ldr	r2, [pc, #112]	@ (8007900 <TIM_ResetCallback+0x7c>)
 8007890:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a1b      	ldr	r2, [pc, #108]	@ (8007904 <TIM_ResetCallback+0x80>)
 8007898:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a1a      	ldr	r2, [pc, #104]	@ (8007908 <TIM_ResetCallback+0x84>)
 80078a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a19      	ldr	r2, [pc, #100]	@ (800790c <TIM_ResetCallback+0x88>)
 80078a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a18      	ldr	r2, [pc, #96]	@ (8007910 <TIM_ResetCallback+0x8c>)
 80078b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a17      	ldr	r2, [pc, #92]	@ (8007914 <TIM_ResetCallback+0x90>)
 80078b8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a16      	ldr	r2, [pc, #88]	@ (8007918 <TIM_ResetCallback+0x94>)
 80078c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a15      	ldr	r2, [pc, #84]	@ (800791c <TIM_ResetCallback+0x98>)
 80078c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a14      	ldr	r2, [pc, #80]	@ (8007920 <TIM_ResetCallback+0x9c>)
 80078d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a13      	ldr	r2, [pc, #76]	@ (8007924 <TIM_ResetCallback+0xa0>)
 80078d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a12      	ldr	r2, [pc, #72]	@ (8007928 <TIM_ResetCallback+0xa4>)
 80078e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a11      	ldr	r2, [pc, #68]	@ (800792c <TIM_ResetCallback+0xa8>)
 80078e8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a10      	ldr	r2, [pc, #64]	@ (8007930 <TIM_ResetCallback+0xac>)
 80078f0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bc80      	pop	{r7}
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	08001d4d 	.word	0x08001d4d
 8007904:	08007089 	.word	0x08007089
 8007908:	080070e3 	.word	0x080070e3
 800790c:	080070f5 	.word	0x080070f5
 8007910:	08001d05 	.word	0x08001d05
 8007914:	080070ad 	.word	0x080070ad
 8007918:	0800709b 	.word	0x0800709b
 800791c:	080070bf 	.word	0x080070bf
 8007920:	080070d1 	.word	0x080070d1
 8007924:	08007107 	.word	0x08007107
 8007928:	08007c6d 	.word	0x08007c6d
 800792c:	08007c7f 	.word	0x08007c7f
 8007930:	08007c91 	.word	0x08007c91

08007934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a5c      	ldr	r2, [pc, #368]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d027      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d022      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795a:	d01d      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a56      	ldr	r2, [pc, #344]	@ (8007abc <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d018      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a55      	ldr	r2, [pc, #340]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d013      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a53      	ldr	r2, [pc, #332]	@ (8007ac4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d00e      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a52      	ldr	r2, [pc, #328]	@ (8007ac8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d009      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a50      	ldr	r2, [pc, #320]	@ (8007acc <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d004      	beq.n	8007998 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800798e:	f240 71a9 	movw	r1, #1961	@ 0x7a9
 8007992:	484f      	ldr	r0, [pc, #316]	@ (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8007994:	f7fa fa24 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d020      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2b10      	cmp	r3, #16
 80079a6:	d01c      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b20      	cmp	r3, #32
 80079ae:	d018      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b30      	cmp	r3, #48	@ 0x30
 80079b6:	d014      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b40      	cmp	r3, #64	@ 0x40
 80079be:	d010      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2b50      	cmp	r3, #80	@ 0x50
 80079c6:	d00c      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b60      	cmp	r3, #96	@ 0x60
 80079ce:	d008      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b70      	cmp	r3, #112	@ 0x70
 80079d6:	d004      	beq.n	80079e2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80079d8:	f240 71aa 	movw	r1, #1962	@ 0x7aa
 80079dc:	483c      	ldr	r0, [pc, #240]	@ (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80079de:	f7fa f9ff 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	2b80      	cmp	r3, #128	@ 0x80
 80079e8:	d008      	beq.n	80079fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d004      	beq.n	80079fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80079f2:	f240 71ab 	movw	r1, #1963	@ 0x7ab
 80079f6:	4836      	ldr	r0, [pc, #216]	@ (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 80079f8:	f7fa f9f2 	bl	8001de0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d101      	bne.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e050      	b.n	8007aac <HAL_TIMEx_MasterConfigSynchronization+0x178>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2202      	movs	r2, #2
 8007a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	68fa      	ldr	r2, [r7, #12]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a1a      	ldr	r2, [pc, #104]	@ (8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d018      	beq.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a19      	ldr	r2, [pc, #100]	@ (8007ab8 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d013      	beq.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a60:	d00e      	beq.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a15      	ldr	r2, [pc, #84]	@ (8007abc <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d009      	beq.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a13      	ldr	r2, [pc, #76]	@ (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d004      	beq.n	8007a80 <HAL_TIMEx_MasterConfigSynchronization+0x14c>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a12      	ldr	r2, [pc, #72]	@ (8007ac4 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d10c      	bne.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0x166>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	40012c00 	.word	0x40012c00
 8007ab8:	40013400 	.word	0x40013400
 8007abc:	40000400 	.word	0x40000400
 8007ac0:	40000800 	.word	0x40000800
 8007ac4:	40000c00 	.word	0x40000c00
 8007ac8:	40001000 	.word	0x40001000
 8007acc:	40001400 	.word	0x40001400
 8007ad0:	080114f4 	.word	0x080114f4

08007ad4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a5e      	ldr	r2, [pc, #376]	@ (8007c60 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d009      	beq.n	8007b00 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a5c      	ldr	r2, [pc, #368]	@ (8007c64 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d004      	beq.n	8007b00 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8007af6:	f240 71e6 	movw	r1, #2022	@ 0x7e6
 8007afa:	485b      	ldr	r0, [pc, #364]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007afc:	f7fa f970 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b08:	d008      	beq.n	8007b1c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d004      	beq.n	8007b1c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8007b12:	f240 71e7 	movw	r1, #2023	@ 0x7e7
 8007b16:	4854      	ldr	r0, [pc, #336]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b18:	f7fa f962 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b24:	d008      	beq.n	8007b38 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d004      	beq.n	8007b38 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8007b2e:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8007b32:	484d      	ldr	r0, [pc, #308]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b34:	f7fa f954 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d013      	beq.n	8007b68 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b48:	d00e      	beq.n	8007b68 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b52:	d009      	beq.n	8007b68 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b5c:	d004      	beq.n	8007b68 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8007b5e:	f240 71e9 	movw	r1, #2025	@ 0x7e9
 8007b62:	4841      	ldr	r0, [pc, #260]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b64:	f7fa f93c 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	2bff      	cmp	r3, #255	@ 0xff
 8007b6e:	d904      	bls.n	8007b7a <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8007b70:	f240 71ea 	movw	r1, #2026	@ 0x7ea
 8007b74:	483c      	ldr	r0, [pc, #240]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b76:	f7fa f933 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b82:	d008      	beq.n	8007b96 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	691b      	ldr	r3, [r3, #16]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d004      	beq.n	8007b96 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8007b8c:	f240 71eb 	movw	r1, #2027	@ 0x7eb
 8007b90:	4835      	ldr	r0, [pc, #212]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007b92:	f7fa f925 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d009      	beq.n	8007bb2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	695b      	ldr	r3, [r3, #20]
 8007ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ba6:	d004      	beq.n	8007bb2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007ba8:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 8007bac:	482e      	ldr	r0, [pc, #184]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007bae:	f7fa f917 	bl	8001de0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bba:	d008      	beq.n	8007bce <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d004      	beq.n	8007bce <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007bc4:	f240 71ed 	movw	r1, #2029	@ 0x7ed
 8007bc8:	4827      	ldr	r0, [pc, #156]	@ (8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007bca:	f7fa f909 	bl	8001de0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d101      	bne.n	8007bdc <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8007bd8:	2302      	movs	r3, #2
 8007bda:	e03d      	b.n	8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	40012c00 	.word	0x40012c00
 8007c64:	40013400 	.word	0x40013400
 8007c68:	080114f4 	.word	0x080114f4

08007c6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bc80      	pop	{r7}
 8007c7c:	4770      	bx	lr

08007c7e <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b083      	sub	sp, #12
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007c86:	bf00      	nop
 8007c88:	370c      	adds	r7, #12
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bc80      	pop	{r7}
 8007c8e:	4770      	bx	lr

08007c90 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c98:	bf00      	nop
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc80      	pop	{r7}
 8007ca0:	4770      	bx	lr
	...

08007ca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d101      	bne.n	8007cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e0aa      	b.n	8007e0c <HAL_UART_Init+0x168>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	699b      	ldr	r3, [r3, #24]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d02c      	beq.n	8007d18 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a54      	ldr	r2, [pc, #336]	@ (8007e14 <HAL_UART_Init+0x170>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d00e      	beq.n	8007ce6 <HAL_UART_Init+0x42>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a52      	ldr	r2, [pc, #328]	@ (8007e18 <HAL_UART_Init+0x174>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d009      	beq.n	8007ce6 <HAL_UART_Init+0x42>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a51      	ldr	r2, [pc, #324]	@ (8007e1c <HAL_UART_Init+0x178>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d004      	beq.n	8007ce6 <HAL_UART_Init+0x42>
 8007cdc:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 8007ce0:	484f      	ldr	r0, [pc, #316]	@ (8007e20 <HAL_UART_Init+0x17c>)
 8007ce2:	f7fa f87d 	bl	8001de0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d032      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cf6:	d02d      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d00:	d028      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	699b      	ldr	r3, [r3, #24]
 8007d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d0a:	d023      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d0c:	f240 116f 	movw	r1, #367	@ 0x16f
 8007d10:	4843      	ldr	r0, [pc, #268]	@ (8007e20 <HAL_UART_Init+0x17c>)
 8007d12:	f7fa f865 	bl	8001de0 <assert_failed>
 8007d16:	e01d      	b.n	8007d54 <HAL_UART_Init+0xb0>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a3d      	ldr	r2, [pc, #244]	@ (8007e14 <HAL_UART_Init+0x170>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d018      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a3c      	ldr	r2, [pc, #240]	@ (8007e18 <HAL_UART_Init+0x174>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d013      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a3a      	ldr	r2, [pc, #232]	@ (8007e1c <HAL_UART_Init+0x178>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d00e      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a3a      	ldr	r2, [pc, #232]	@ (8007e24 <HAL_UART_Init+0x180>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d009      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a38      	ldr	r2, [pc, #224]	@ (8007e28 <HAL_UART_Init+0x184>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d004      	beq.n	8007d54 <HAL_UART_Init+0xb0>
 8007d4a:	f240 1173 	movw	r1, #371	@ 0x173
 8007d4e:	4834      	ldr	r0, [pc, #208]	@ (8007e20 <HAL_UART_Init+0x17c>)
 8007d50:	f7fa f846 	bl	8001de0 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	689b      	ldr	r3, [r3, #8]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d009      	beq.n	8007d70 <HAL_UART_Init+0xcc>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d64:	d004      	beq.n	8007d70 <HAL_UART_Init+0xcc>
 8007d66:	f240 1175 	movw	r1, #373	@ 0x175
 8007d6a:	482d      	ldr	r0, [pc, #180]	@ (8007e20 <HAL_UART_Init+0x17c>)
 8007d6c:	f7fa f838 	bl	8001de0 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d111      	bne.n	8007da0 <HAL_UART_Init+0xfc>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fbdd 	bl	8008544 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d102      	bne.n	8007d98 <HAL_UART_Init+0xf4>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a25      	ldr	r2, [pc, #148]	@ (8007e2c <HAL_UART_Init+0x188>)
 8007d96:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2224      	movs	r2, #36	@ 0x24
 8007da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68da      	ldr	r2, [r3, #12]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007db6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fe2b 	bl	8008a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691a      	ldr	r2, [r3, #16]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007dcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	695a      	ldr	r2, [r3, #20]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ddc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68da      	ldr	r2, [r3, #12]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007dec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3708      	adds	r7, #8
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	40013800 	.word	0x40013800
 8007e18:	40004400 	.word	0x40004400
 8007e1c:	40004800 	.word	0x40004800
 8007e20:	08011530 	.word	0x08011530
 8007e24:	40004c00 	.word	0x40004c00
 8007e28:	40005000 	.word	0x40005000
 8007e2c:	08002285 	.word	0x08002285

08007e30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b08a      	sub	sp, #40	@ 0x28
 8007e34:	af02      	add	r7, sp, #8
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e40:	2300      	movs	r3, #0
 8007e42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	2b20      	cmp	r3, #32
 8007e4e:	d175      	bne.n	8007f3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <HAL_UART_Transmit+0x2c>
 8007e56:	88fb      	ldrh	r3, [r7, #6]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d101      	bne.n	8007e60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e06e      	b.n	8007f3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2221      	movs	r2, #33	@ 0x21
 8007e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e6e:	f7fa fc9b 	bl	80027a8 <HAL_GetTick>
 8007e72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	88fa      	ldrh	r2, [r7, #6]
 8007e78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	88fa      	ldrh	r2, [r7, #6]
 8007e7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e88:	d108      	bne.n	8007e9c <HAL_UART_Transmit+0x6c>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d104      	bne.n	8007e9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007e92:	2300      	movs	r3, #0
 8007e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	61bb      	str	r3, [r7, #24]
 8007e9a:	e003      	b.n	8007ea4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ea4:	e02e      	b.n	8007f04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	9300      	str	r3, [sp, #0]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2200      	movs	r2, #0
 8007eae:	2180      	movs	r1, #128	@ 0x80
 8007eb0:	68f8      	ldr	r0, [r7, #12]
 8007eb2:	f000 fb7d 	bl	80085b0 <UART_WaitOnFlagUntilTimeout>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d005      	beq.n	8007ec8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e03a      	b.n	8007f3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007ec8:	69fb      	ldr	r3, [r7, #28]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d10b      	bne.n	8007ee6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	881b      	ldrh	r3, [r3, #0]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007edc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	3302      	adds	r3, #2
 8007ee2:	61bb      	str	r3, [r7, #24]
 8007ee4:	e007      	b.n	8007ef6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	781a      	ldrb	r2, [r3, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ef0:	69fb      	ldr	r3, [r7, #28]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	3b01      	subs	r3, #1
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1cb      	bne.n	8007ea6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	2200      	movs	r2, #0
 8007f16:	2140      	movs	r1, #64	@ 0x40
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f000 fb49 	bl	80085b0 <UART_WaitOnFlagUntilTimeout>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d005      	beq.n	8007f30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2220      	movs	r2, #32
 8007f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e006      	b.n	8007f3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2220      	movs	r2, #32
 8007f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	e000      	b.n	8007f3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007f3c:	2302      	movs	r3, #2
  }
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3720      	adds	r7, #32
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	4613      	mov	r3, r2
 8007f52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b20      	cmp	r3, #32
 8007f5e:	d112      	bne.n	8007f86 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d002      	beq.n	8007f6c <HAL_UART_Receive_IT+0x26>
 8007f66:	88fb      	ldrh	r3, [r7, #6]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e00b      	b.n	8007f88 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f76:	88fb      	ldrh	r3, [r7, #6]
 8007f78:	461a      	mov	r2, r3
 8007f7a:	68b9      	ldr	r1, [r7, #8]
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f000 fb70 	bl	8008662 <UART_Start_Receive_IT>
 8007f82:	4603      	mov	r3, r0
 8007f84:	e000      	b.n	8007f88 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007f86:	2302      	movs	r3, #2
  }
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b0ba      	sub	sp, #232	@ 0xe8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fc6:	f003 030f 	and.w	r3, r3, #15
 8007fca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d10f      	bne.n	8007ff6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fda:	f003 0320 	and.w	r3, r3, #32
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d009      	beq.n	8007ff6 <HAL_UART_IRQHandler+0x66>
 8007fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fe6:	f003 0320 	and.w	r3, r3, #32
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d003      	beq.n	8007ff6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 fc4f 	bl	8008892 <UART_Receive_IT>
      return;
 8007ff4:	e260      	b.n	80084b8 <HAL_UART_IRQHandler+0x528>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f000 80e1 	beq.w	80081c2 <HAL_UART_IRQHandler+0x232>
 8008000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008004:	f003 0301 	and.w	r3, r3, #1
 8008008:	2b00      	cmp	r3, #0
 800800a:	d106      	bne.n	800801a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800800c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008010:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80d4 	beq.w	80081c2 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800801a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d00b      	beq.n	800803e <HAL_UART_IRQHandler+0xae>
 8008026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800802a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800802e:	2b00      	cmp	r3, #0
 8008030:	d005      	beq.n	800803e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008036:	f043 0201 	orr.w	r2, r3, #1
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800803e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008042:	f003 0304 	and.w	r3, r3, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00b      	beq.n	8008062 <HAL_UART_IRQHandler+0xd2>
 800804a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d005      	beq.n	8008062 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800805a:	f043 0202 	orr.w	r2, r3, #2
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008066:	f003 0302 	and.w	r3, r3, #2
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00b      	beq.n	8008086 <HAL_UART_IRQHandler+0xf6>
 800806e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d005      	beq.n	8008086 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807e:	f043 0204 	orr.w	r2, r3, #4
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808a:	f003 0308 	and.w	r3, r3, #8
 800808e:	2b00      	cmp	r3, #0
 8008090:	d011      	beq.n	80080b6 <HAL_UART_IRQHandler+0x126>
 8008092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008096:	f003 0320 	and.w	r3, r3, #32
 800809a:	2b00      	cmp	r3, #0
 800809c:	d105      	bne.n	80080aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800809e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d005      	beq.n	80080b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f043 0208 	orr.w	r2, r3, #8
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 81f7 	beq.w	80084ae <HAL_UART_IRQHandler+0x51e>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080c4:	f003 0320 	and.w	r3, r3, #32
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d008      	beq.n	80080de <HAL_UART_IRQHandler+0x14e>
 80080cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fbda 	bl	8008892 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	bf14      	ite	ne
 80080ec:	2301      	movne	r3, #1
 80080ee:	2300      	moveq	r3, #0
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080fa:	f003 0308 	and.w	r3, r3, #8
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d103      	bne.n	800810a <HAL_UART_IRQHandler+0x17a>
 8008102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008106:	2b00      	cmp	r3, #0
 8008108:	d051      	beq.n	80081ae <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 fae2 	bl	80086d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	695b      	ldr	r3, [r3, #20]
 8008116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800811a:	2b00      	cmp	r3, #0
 800811c:	d042      	beq.n	80081a4 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3314      	adds	r3, #20
 8008124:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008128:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800812c:	e853 3f00 	ldrex	r3, [r3]
 8008130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008134:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800813c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3314      	adds	r3, #20
 8008146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800814a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800814e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1d9      	bne.n	800811e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800816e:	2b00      	cmp	r3, #0
 8008170:	d013      	beq.n	800819a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008176:	4a80      	ldr	r2, [pc, #512]	@ (8008378 <HAL_UART_IRQHandler+0x3e8>)
 8008178:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800817e:	4618      	mov	r0, r3
 8008180:	f7fb f8aa 	bl	80032d8 <HAL_DMA_Abort_IT>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d019      	beq.n	80081be <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800818e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008194:	4610      	mov	r0, r2
 8008196:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008198:	e011      	b.n	80081be <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a2:	e00c      	b.n	80081be <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081ac:	e007      	b.n	80081be <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80081bc:	e177      	b.n	80084ae <HAL_UART_IRQHandler+0x51e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081be:	bf00      	nop
    return;
 80081c0:	e175      	b.n	80084ae <HAL_UART_IRQHandler+0x51e>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	f040 8151 	bne.w	800846e <HAL_UART_IRQHandler+0x4de>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081d0:	f003 0310 	and.w	r3, r3, #16
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 814a 	beq.w	800846e <HAL_UART_IRQHandler+0x4de>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80081da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081de:	f003 0310 	and.w	r3, r3, #16
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 8143 	beq.w	800846e <HAL_UART_IRQHandler+0x4de>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081e8:	2300      	movs	r3, #0
 80081ea:	60bb      	str	r3, [r7, #8]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	60bb      	str	r3, [r7, #8]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	60bb      	str	r3, [r7, #8]
 80081fc:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80b7 	beq.w	800837c <HAL_UART_IRQHandler+0x3ec>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800821a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 8147 	beq.w	80084b2 <HAL_UART_IRQHandler+0x522>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008228:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800822c:	429a      	cmp	r2, r3
 800822e:	f080 8140 	bcs.w	80084b2 <HAL_UART_IRQHandler+0x522>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008238:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800823e:	699b      	ldr	r3, [r3, #24]
 8008240:	2b20      	cmp	r3, #32
 8008242:	f000 8088 	beq.w	8008356 <HAL_UART_IRQHandler+0x3c6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	330c      	adds	r3, #12
 800824c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008254:	e853 3f00 	ldrex	r3, [r3]
 8008258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800825c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008264:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	330c      	adds	r3, #12
 800826e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008272:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008276:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800827e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800828a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1d9      	bne.n	8008246 <HAL_UART_IRQHandler+0x2b6>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	3314      	adds	r3, #20
 8008298:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800829c:	e853 3f00 	ldrex	r3, [r3]
 80082a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80082a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80082a4:	f023 0301 	bic.w	r3, r3, #1
 80082a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	3314      	adds	r3, #20
 80082b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80082ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80082be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80082c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e1      	bne.n	8008292 <HAL_UART_IRQHandler+0x302>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	3314      	adds	r3, #20
 80082d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	3314      	adds	r3, #20
 80082ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082fa:	e841 2300 	strex	r3, r2, [r1]
 80082fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008300:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1e3      	bne.n	80082ce <HAL_UART_IRQHandler+0x33e>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2220      	movs	r2, #32
 800830a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	330c      	adds	r3, #12
 800831a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008326:	f023 0310 	bic.w	r3, r3, #16
 800832a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	330c      	adds	r3, #12
 8008334:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008338:	65ba      	str	r2, [r7, #88]	@ 0x58
 800833a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800833e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008340:	e841 2300 	strex	r3, r2, [r1]
 8008344:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008346:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008348:	2b00      	cmp	r3, #0
 800834a:	d1e3      	bne.n	8008314 <HAL_UART_IRQHandler+0x384>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008350:	4618      	mov	r0, r3
 8008352:	f7fa ff85 	bl	8003260 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2202      	movs	r2, #2
 800835a:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8008368:	b292      	uxth	r2, r2
 800836a:	1a8a      	subs	r2, r1, r2
 800836c:	b292      	uxth	r2, r2
 800836e:	4611      	mov	r1, r2
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008374:	e09d      	b.n	80084b2 <HAL_UART_IRQHandler+0x522>
 8008376:	bf00      	nop
 8008378:	08008799 	.word	0x08008799
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008384:	b29b      	uxth	r3, r3
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008390:	b29b      	uxth	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	f000 808f 	beq.w	80084b6 <HAL_UART_IRQHandler+0x526>
          && (nb_rx_data > 0U))
 8008398:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 808a 	beq.w	80084b6 <HAL_UART_IRQHandler+0x526>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	330c      	adds	r3, #12
 80083a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ac:	e853 3f00 	ldrex	r3, [r3]
 80083b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80083b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	330c      	adds	r3, #12
 80083c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80083c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80083c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ce:	e841 2300 	strex	r3, r2, [r1]
 80083d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1e3      	bne.n	80083a2 <HAL_UART_IRQHandler+0x412>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3314      	adds	r3, #20
 80083e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	623b      	str	r3, [r7, #32]
   return(result);
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	f023 0301 	bic.w	r3, r3, #1
 80083f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	3314      	adds	r3, #20
 80083fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8008400:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008402:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008404:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008406:	e841 2300 	strex	r3, r2, [r1]
 800840a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1e3      	bne.n	80083da <HAL_UART_IRQHandler+0x44a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2220      	movs	r2, #32
 8008416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	330c      	adds	r3, #12
 8008426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	e853 3f00 	ldrex	r3, [r3]
 800842e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f023 0310 	bic.w	r3, r3, #16
 8008436:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	330c      	adds	r3, #12
 8008440:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008444:	61fa      	str	r2, [r7, #28]
 8008446:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008448:	69b9      	ldr	r1, [r7, #24]
 800844a:	69fa      	ldr	r2, [r7, #28]
 800844c:	e841 2300 	strex	r3, r2, [r1]
 8008450:	617b      	str	r3, [r7, #20]
   return(result);
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1e3      	bne.n	8008420 <HAL_UART_IRQHandler+0x490>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2202      	movs	r2, #2
 800845c:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008462:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008466:	4611      	mov	r1, r2
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800846c:	e023      	b.n	80084b6 <HAL_UART_IRQHandler+0x526>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800846e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008476:	2b00      	cmp	r3, #0
 8008478:	d009      	beq.n	800848e <HAL_UART_IRQHandler+0x4fe>
 800847a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800847e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <HAL_UART_IRQHandler+0x4fe>
  {
    UART_Transmit_IT(huart);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f99b 	bl	80087c2 <UART_Transmit_IT>
    return;
 800848c:	e014      	b.n	80084b8 <HAL_UART_IRQHandler+0x528>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800848e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00e      	beq.n	80084b8 <HAL_UART_IRQHandler+0x528>
 800849a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800849e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d008      	beq.n	80084b8 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 f9da 	bl	8008860 <UART_EndTransmit_IT>
    return;
 80084ac:	e004      	b.n	80084b8 <HAL_UART_IRQHandler+0x528>
    return;
 80084ae:	bf00      	nop
 80084b0:	e002      	b.n	80084b8 <HAL_UART_IRQHandler+0x528>
      return;
 80084b2:	bf00      	nop
 80084b4:	e000      	b.n	80084b8 <HAL_UART_IRQHandler+0x528>
      return;
 80084b6:	bf00      	nop
  }
}
 80084b8:	37e8      	adds	r7, #232	@ 0xe8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop

080084c0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bc80      	pop	{r7}
 80084d0:	4770      	bx	lr

080084d2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b083      	sub	sp, #12
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80084da:	bf00      	nop
 80084dc:	370c      	adds	r7, #12
 80084de:	46bd      	mov	sp, r7
 80084e0:	bc80      	pop	{r7}
 80084e2:	4770      	bx	lr

080084e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bc80      	pop	{r7}
 80084f4:	4770      	bx	lr

080084f6 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b083      	sub	sp, #12
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80084fe:	bf00      	nop
 8008500:	370c      	adds	r7, #12
 8008502:	46bd      	mov	sp, r7
 8008504:	bc80      	pop	{r7}
 8008506:	4770      	bx	lr

08008508 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	bc80      	pop	{r7}
 8008518:	4770      	bx	lr

0800851a <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800851a:	b480      	push	{r7}
 800851c:	b083      	sub	sp, #12
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008522:	bf00      	nop
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	bc80      	pop	{r7}
 800852a:	4770      	bx	lr

0800852c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	460b      	mov	r3, r1
 8008536:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	bc80      	pop	{r7}
 8008540:	4770      	bx	lr
	...

08008544 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a0f      	ldr	r2, [pc, #60]	@ (800858c <UART_InitCallbacksToDefault+0x48>)
 8008550:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a0e      	ldr	r2, [pc, #56]	@ (8008590 <UART_InitCallbacksToDefault+0x4c>)
 8008556:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a0e      	ldr	r2, [pc, #56]	@ (8008594 <UART_InitCallbacksToDefault+0x50>)
 800855c:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a0d      	ldr	r2, [pc, #52]	@ (8008598 <UART_InitCallbacksToDefault+0x54>)
 8008562:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a0d      	ldr	r2, [pc, #52]	@ (800859c <UART_InitCallbacksToDefault+0x58>)
 8008568:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a0c      	ldr	r2, [pc, #48]	@ (80085a0 <UART_InitCallbacksToDefault+0x5c>)
 800856e:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a0c      	ldr	r2, [pc, #48]	@ (80085a4 <UART_InitCallbacksToDefault+0x60>)
 8008574:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a0b      	ldr	r2, [pc, #44]	@ (80085a8 <UART_InitCallbacksToDefault+0x64>)
 800857a:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a0b      	ldr	r2, [pc, #44]	@ (80085ac <UART_InitCallbacksToDefault+0x68>)
 8008580:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 8008582:	bf00      	nop
 8008584:	370c      	adds	r7, #12
 8008586:	46bd      	mov	sp, r7
 8008588:	bc80      	pop	{r7}
 800858a:	4770      	bx	lr
 800858c:	080084c1 	.word	0x080084c1
 8008590:	08001d81 	.word	0x08001d81
 8008594:	080084d3 	.word	0x080084d3
 8008598:	08001d95 	.word	0x08001d95
 800859c:	080084e5 	.word	0x080084e5
 80085a0:	080084f7 	.word	0x080084f7
 80085a4:	08008509 	.word	0x08008509
 80085a8:	0800851b 	.word	0x0800851b
 80085ac:	0800852d 	.word	0x0800852d

080085b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b086      	sub	sp, #24
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	603b      	str	r3, [r7, #0]
 80085bc:	4613      	mov	r3, r2
 80085be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085c0:	e03b      	b.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085c2:	6a3b      	ldr	r3, [r7, #32]
 80085c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085c8:	d037      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085ca:	f7fa f8ed 	bl	80027a8 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	6a3a      	ldr	r2, [r7, #32]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d302      	bcc.n	80085e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80085da:	6a3b      	ldr	r3, [r7, #32]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d101      	bne.n	80085e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80085e0:	2303      	movs	r3, #3
 80085e2:	e03a      	b.n	800865a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	f003 0304 	and.w	r3, r3, #4
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d023      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2b80      	cmp	r3, #128	@ 0x80
 80085f6:	d020      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	2b40      	cmp	r3, #64	@ 0x40
 80085fc:	d01d      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0308 	and.w	r3, r3, #8
 8008608:	2b08      	cmp	r3, #8
 800860a:	d116      	bne.n	800863a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800860c:	2300      	movs	r3, #0
 800860e:	617b      	str	r3, [r7, #20]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	617b      	str	r3, [r7, #20]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	617b      	str	r3, [r7, #20]
 8008620:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	f000 f856 	bl	80086d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2208      	movs	r2, #8
 800862c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e00f      	b.n	800865a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	4013      	ands	r3, r2
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	429a      	cmp	r2, r3
 8008648:	bf0c      	ite	eq
 800864a:	2301      	moveq	r3, #1
 800864c:	2300      	movne	r3, #0
 800864e:	b2db      	uxtb	r3, r3
 8008650:	461a      	mov	r2, r3
 8008652:	79fb      	ldrb	r3, [r7, #7]
 8008654:	429a      	cmp	r2, r3
 8008656:	d0b4      	beq.n	80085c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008658:	2300      	movs	r3, #0
}
 800865a:	4618      	mov	r0, r3
 800865c:	3718      	adds	r7, #24
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}

08008662 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008662:	b480      	push	{r7}
 8008664:	b085      	sub	sp, #20
 8008666:	af00      	add	r7, sp, #0
 8008668:	60f8      	str	r0, [r7, #12]
 800866a:	60b9      	str	r1, [r7, #8]
 800866c:	4613      	mov	r3, r2
 800866e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	88fa      	ldrh	r2, [r7, #6]
 800867a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	88fa      	ldrh	r2, [r7, #6]
 8008680:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2222      	movs	r2, #34	@ 0x22
 800868c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	68da      	ldr	r2, [r3, #12]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086a6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	695a      	ldr	r2, [r3, #20]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f042 0201 	orr.w	r2, r2, #1
 80086b6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68da      	ldr	r2, [r3, #12]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f042 0220 	orr.w	r2, r2, #32
 80086c6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086c8:	2300      	movs	r3, #0
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bc80      	pop	{r7}
 80086d2:	4770      	bx	lr

080086d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b095      	sub	sp, #84	@ 0x54
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	330c      	adds	r3, #12
 80086e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e6:	e853 3f00 	ldrex	r3, [r3]
 80086ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	330c      	adds	r3, #12
 80086fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80086fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008702:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008704:	e841 2300 	strex	r3, r2, [r1]
 8008708:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800870a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1e5      	bne.n	80086dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3314      	adds	r3, #20
 8008716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008718:	6a3b      	ldr	r3, [r7, #32]
 800871a:	e853 3f00 	ldrex	r3, [r3]
 800871e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	f023 0301 	bic.w	r3, r3, #1
 8008726:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	3314      	adds	r3, #20
 800872e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008730:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008738:	e841 2300 	strex	r3, r2, [r1]
 800873c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800873e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1e5      	bne.n	8008710 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008748:	2b01      	cmp	r3, #1
 800874a:	d119      	bne.n	8008780 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	330c      	adds	r3, #12
 8008752:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	e853 3f00 	ldrex	r3, [r3]
 800875a:	60bb      	str	r3, [r7, #8]
   return(result);
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f023 0310 	bic.w	r3, r3, #16
 8008762:	647b      	str	r3, [r7, #68]	@ 0x44
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	330c      	adds	r3, #12
 800876a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800876c:	61ba      	str	r2, [r7, #24]
 800876e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008770:	6979      	ldr	r1, [r7, #20]
 8008772:	69ba      	ldr	r2, [r7, #24]
 8008774:	e841 2300 	strex	r3, r2, [r1]
 8008778:	613b      	str	r3, [r7, #16]
   return(result);
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d1e5      	bne.n	800874c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2220      	movs	r2, #32
 8008784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800878e:	bf00      	nop
 8008790:	3754      	adds	r7, #84	@ 0x54
 8008792:	46bd      	mov	sp, r7
 8008794:	bc80      	pop	{r7}
 8008796:	4770      	bx	lr

08008798 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2200      	movs	r2, #0
 80087b0:	84da      	strh	r2, [r3, #38]	@ 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ba:	bf00      	nop
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087c2:	b480      	push	{r7}
 80087c4:	b085      	sub	sp, #20
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b21      	cmp	r3, #33	@ 0x21
 80087d4:	d13e      	bne.n	8008854 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087de:	d114      	bne.n	800880a <UART_Transmit_IT+0x48>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d110      	bne.n	800880a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6a1b      	ldr	r3, [r3, #32]
 80087ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	881b      	ldrh	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6a1b      	ldr	r3, [r3, #32]
 8008802:	1c9a      	adds	r2, r3, #2
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	621a      	str	r2, [r3, #32]
 8008808:	e008      	b.n	800881c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	1c59      	adds	r1, r3, #1
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	6211      	str	r1, [r2, #32]
 8008814:	781a      	ldrb	r2, [r3, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008820:	b29b      	uxth	r3, r3
 8008822:	3b01      	subs	r3, #1
 8008824:	b29b      	uxth	r3, r3
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	4619      	mov	r1, r3
 800882a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800882c:	2b00      	cmp	r3, #0
 800882e:	d10f      	bne.n	8008850 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800883e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68da      	ldr	r2, [r3, #12]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800884e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008850:	2300      	movs	r3, #0
 8008852:	e000      	b.n	8008856 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008854:	2302      	movs	r3, #2
  }
}
 8008856:	4618      	mov	r0, r3
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	bc80      	pop	{r7}
 800885e:	4770      	bx	lr

08008860 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68da      	ldr	r2, [r3, #12]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008876:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2220      	movs	r2, #32
 800887c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b08c      	sub	sp, #48	@ 0x30
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b22      	cmp	r3, #34	@ 0x22
 80088a4:	f040 80b0 	bne.w	8008a08 <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088b0:	d117      	bne.n	80088e2 <UART_Receive_IT+0x50>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d113      	bne.n	80088e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088ba:	2300      	movs	r3, #0
 80088bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088da:	1c9a      	adds	r2, r3, #2
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	629a      	str	r2, [r3, #40]	@ 0x28
 80088e0:	e026      	b.n	8008930 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80088e8:	2300      	movs	r3, #0
 80088ea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088f4:	d007      	beq.n	8008906 <UART_Receive_IT+0x74>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d10a      	bne.n	8008914 <UART_Receive_IT+0x82>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d106      	bne.n	8008914 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	b2da      	uxtb	r2, r3
 800890e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008910:	701a      	strb	r2, [r3, #0]
 8008912:	e008      	b.n	8008926 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	b2db      	uxtb	r3, r3
 800891c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008920:	b2da      	uxtb	r2, r3
 8008922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008924:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800892a:	1c5a      	adds	r2, r3, #1
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008934:	b29b      	uxth	r3, r3
 8008936:	3b01      	subs	r3, #1
 8008938:	b29b      	uxth	r3, r3
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	4619      	mov	r1, r3
 800893e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008940:	2b00      	cmp	r3, #0
 8008942:	d15f      	bne.n	8008a04 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68da      	ldr	r2, [r3, #12]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f022 0220 	bic.w	r2, r2, #32
 8008952:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68da      	ldr	r2, [r3, #12]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008962:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	695a      	ldr	r2, [r3, #20]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0201 	bic.w	r2, r2, #1
 8008972:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2220      	movs	r2, #32
 8008978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008986:	2b01      	cmp	r3, #1
 8008988:	d136      	bne.n	80089f8 <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	330c      	adds	r3, #12
 8008996:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	e853 3f00 	ldrex	r3, [r3]
 800899e:	613b      	str	r3, [r7, #16]
   return(result);
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	f023 0310 	bic.w	r3, r3, #16
 80089a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	330c      	adds	r3, #12
 80089ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089b0:	623a      	str	r2, [r7, #32]
 80089b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b4:	69f9      	ldr	r1, [r7, #28]
 80089b6:	6a3a      	ldr	r2, [r7, #32]
 80089b8:	e841 2300 	strex	r3, r2, [r1]
 80089bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1e5      	bne.n	8008990 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f003 0310 	and.w	r3, r3, #16
 80089ce:	2b10      	cmp	r3, #16
 80089d0:	d10a      	bne.n	80089e8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089d2:	2300      	movs	r3, #0
 80089d4:	60fb      	str	r3, [r7, #12]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	60fb      	str	r3, [r7, #12]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	60fb      	str	r3, [r7, #12]
 80089e6:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80089f0:	4611      	mov	r1, r2
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	4798      	blx	r3
 80089f6:	e003      	b.n	8008a00 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a00:	2300      	movs	r3, #0
 8008a02:	e002      	b.n	8008a0a <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 8008a04:	2300      	movs	r3, #0
 8008a06:	e000      	b.n	8008a0a <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8008a08:	2302      	movs	r3, #2
  }
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3730      	adds	r7, #48	@ 0x30
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
	...

08008a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	4a5f      	ldr	r2, [pc, #380]	@ (8008ba0 <UART_SetConfig+0x18c>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d904      	bls.n	8008a30 <UART_SetConfig+0x1c>
 8008a26:	f640 6175 	movw	r1, #3701	@ 0xe75
 8008a2a:	485e      	ldr	r0, [pc, #376]	@ (8008ba4 <UART_SetConfig+0x190>)
 8008a2c:	f7f9 f9d8 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d009      	beq.n	8008a4c <UART_SetConfig+0x38>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a40:	d004      	beq.n	8008a4c <UART_SetConfig+0x38>
 8008a42:	f640 6176 	movw	r1, #3702	@ 0xe76
 8008a46:	4857      	ldr	r0, [pc, #348]	@ (8008ba4 <UART_SetConfig+0x190>)
 8008a48:	f7f9 f9ca 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00e      	beq.n	8008a72 <UART_SetConfig+0x5e>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	691b      	ldr	r3, [r3, #16]
 8008a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a5c:	d009      	beq.n	8008a72 <UART_SetConfig+0x5e>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008a66:	d004      	beq.n	8008a72 <UART_SetConfig+0x5e>
 8008a68:	f640 6177 	movw	r1, #3703	@ 0xe77
 8008a6c:	484d      	ldr	r0, [pc, #308]	@ (8008ba4 <UART_SetConfig+0x190>)
 8008a6e:	f7f9 f9b7 	bl	8001de0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	695a      	ldr	r2, [r3, #20]
 8008a76:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d103      	bne.n	8008a88 <UART_SetConfig+0x74>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	695b      	ldr	r3, [r3, #20]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d104      	bne.n	8008a92 <UART_SetConfig+0x7e>
 8008a88:	f640 6178 	movw	r1, #3704	@ 0xe78
 8008a8c:	4845      	ldr	r0, [pc, #276]	@ (8008ba4 <UART_SetConfig+0x190>)
 8008a8e:	f7f9 f9a7 	bl	8001de0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	430a      	orrs	r2, r1
 8008aa6:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	689a      	ldr	r2, [r3, #8]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	431a      	orrs	r2, r3
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8008ac4:	f023 030c 	bic.w	r3, r3, #12
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	6812      	ldr	r2, [r2, #0]
 8008acc:	68b9      	ldr	r1, [r7, #8]
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	695b      	ldr	r3, [r3, #20]
 8008ad8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	699a      	ldr	r2, [r3, #24]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a2e      	ldr	r2, [pc, #184]	@ (8008ba8 <UART_SetConfig+0x194>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d103      	bne.n	8008afa <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008af2:	f7fb fd77 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	e002      	b.n	8008b00 <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008afa:	f7fb fd5f 	bl	80045bc <HAL_RCC_GetPCLK1Freq>
 8008afe:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b00:	68fa      	ldr	r2, [r7, #12]
 8008b02:	4613      	mov	r3, r2
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	4413      	add	r3, r2
 8008b08:	009a      	lsls	r2, r3, #2
 8008b0a:	441a      	add	r2, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b16:	4a25      	ldr	r2, [pc, #148]	@ (8008bac <UART_SetConfig+0x198>)
 8008b18:	fba2 2303 	umull	r2, r3, r2, r3
 8008b1c:	095b      	lsrs	r3, r3, #5
 8008b1e:	0119      	lsls	r1, r3, #4
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	4613      	mov	r3, r2
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	4413      	add	r3, r2
 8008b28:	009a      	lsls	r2, r3, #2
 8008b2a:	441a      	add	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b36:	4b1d      	ldr	r3, [pc, #116]	@ (8008bac <UART_SetConfig+0x198>)
 8008b38:	fba3 0302 	umull	r0, r3, r3, r2
 8008b3c:	095b      	lsrs	r3, r3, #5
 8008b3e:	2064      	movs	r0, #100	@ 0x64
 8008b40:	fb00 f303 	mul.w	r3, r0, r3
 8008b44:	1ad3      	subs	r3, r2, r3
 8008b46:	011b      	lsls	r3, r3, #4
 8008b48:	3332      	adds	r3, #50	@ 0x32
 8008b4a:	4a18      	ldr	r2, [pc, #96]	@ (8008bac <UART_SetConfig+0x198>)
 8008b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008b50:	095b      	lsrs	r3, r3, #5
 8008b52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008b56:	4419      	add	r1, r3
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	4413      	add	r3, r2
 8008b60:	009a      	lsls	r2, r3, #2
 8008b62:	441a      	add	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8008bac <UART_SetConfig+0x198>)
 8008b70:	fba3 0302 	umull	r0, r3, r3, r2
 8008b74:	095b      	lsrs	r3, r3, #5
 8008b76:	2064      	movs	r0, #100	@ 0x64
 8008b78:	fb00 f303 	mul.w	r3, r0, r3
 8008b7c:	1ad3      	subs	r3, r2, r3
 8008b7e:	011b      	lsls	r3, r3, #4
 8008b80:	3332      	adds	r3, #50	@ 0x32
 8008b82:	4a0a      	ldr	r2, [pc, #40]	@ (8008bac <UART_SetConfig+0x198>)
 8008b84:	fba2 2303 	umull	r2, r3, r2, r3
 8008b88:	095b      	lsrs	r3, r3, #5
 8008b8a:	f003 020f 	and.w	r2, r3, #15
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	440a      	add	r2, r1
 8008b94:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008b96:	bf00      	nop
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	0044aa20 	.word	0x0044aa20
 8008ba4:	08011530 	.word	0x08011530
 8008ba8:	40013800 	.word	0x40013800
 8008bac:	51eb851f 	.word	0x51eb851f

08008bb0 <BAT_init>:
} T_ADC_Context;

static T_ADC_Context g_ADC_context;

void BAT_init(ADC_HandleTypeDef *p_adcHandle)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing battery check");
 8008bb8:	4905      	ldr	r1, [pc, #20]	@ (8008bd0 <BAT_init+0x20>)
 8008bba:	2001      	movs	r0, #1
 8008bbc:	f001 ff02 	bl	800a9c4 <LOG_log>

  g_ADC_context.adcHandle = p_adcHandle;
 8008bc0:	4a04      	ldr	r2, [pc, #16]	@ (8008bd4 <BAT_init+0x24>)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6013      	str	r3, [r2, #0]

  return;
 8008bc6:	bf00      	nop
}
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	0801156c 	.word	0x0801156c
 8008bd4:	200008dc 	.word	0x200008dc

08008bd8 <BAT_update>:

void BAT_update(uint32_t *p_voltageInMv)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  uint32_t l_adcRawData;
  float    l_voltageInV;

  l_adcRawData = HAL_ADC_GetValue(g_ADC_context.adcHandle);
 8008be0:	4b18      	ldr	r3, [pc, #96]	@ (8008c44 <BAT_update+0x6c>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7f9 ffaf 	bl	8002b48 <HAL_ADC_GetValue>
 8008bea:	60f8      	str	r0, [r7, #12]

  /* Apply conversion based on STM32 reference voltage & resolution */
  l_voltageInV  = (l_adcRawData * 3.30f ) / 4096.0f;
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7f8 f8dd 	bl	8000dac <__aeabi_ui2f>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	4914      	ldr	r1, [pc, #80]	@ (8008c48 <BAT_update+0x70>)
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f7f8 f930 	bl	8000e5c <__aeabi_fmul>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7f8 f9de 	bl	8000fc4 <__aeabi_fdiv>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	60bb      	str	r3, [r7, #8]

  /* Consider voltage divider used between the battery & the ADC input */
  l_voltageInV *= 11.0f;
 8008c0c:	490f      	ldr	r1, [pc, #60]	@ (8008c4c <BAT_update+0x74>)
 8008c0e:	68b8      	ldr	r0, [r7, #8]
 8008c10:	f7f8 f924 	bl	8000e5c <__aeabi_fmul>
 8008c14:	4603      	mov	r3, r0
 8008c16:	60bb      	str	r3, [r7, #8]

  *p_voltageInMv = (uint32_t)(l_voltageInV * 1000.0f);
 8008c18:	490d      	ldr	r1, [pc, #52]	@ (8008c50 <BAT_update+0x78>)
 8008c1a:	68b8      	ldr	r0, [r7, #8]
 8008c1c:	f7f8 f91e 	bl	8000e5c <__aeabi_fmul>
 8008c20:	4603      	mov	r3, r0
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7f8 fb06 	bl	8001234 <__aeabi_f2uiz>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	601a      	str	r2, [r3, #0]

  LOG_debug("Battery level: %u mV", *p_voltageInMv);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	4907      	ldr	r1, [pc, #28]	@ (8008c54 <BAT_update+0x7c>)
 8008c36:	2000      	movs	r0, #0
 8008c38:	f001 fec4 	bl	800a9c4 <LOG_log>

  return;
 8008c3c:	bf00      	nop
}
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	200008dc 	.word	0x200008dc
 8008c48:	40533333 	.word	0x40533333
 8008c4c:	41300000 	.word	0x41300000
 8008c50:	447a0000 	.word	0x447a0000
 8008c54:	08011588 	.word	0x08011588

08008c58 <BLU_sendCommand>:
static void         BLU_sendCommand(uint32_t  p_command);
static void         BLU_readData   (uint8_t  *p_buffer );
static T_BLU_BUTTON BLU_getButton  (uint8_t  *p_buffer );

static void BLU_sendCommand(uint32_t p_command)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  uint32_t l_bitValue;

  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8008c60:	2301      	movs	r3, #1
 8008c62:	60fb      	str	r3, [r7, #12]
 8008c64:	e02c      	b.n	8008cc0 <BLU_sendCommand+0x68>
  {
    if ((l_bitValue & p_command) != 0)
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	4013      	ands	r3, r2
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d006      	beq.n	8008c7e <BLU_sendCommand+0x26>
    {
      SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8008c70:	4b18      	ldr	r3, [pc, #96]	@ (8008cd4 <BLU_sendCommand+0x7c>)
 8008c72:	68db      	ldr	r3, [r3, #12]
 8008c74:	4a17      	ldr	r2, [pc, #92]	@ (8008cd4 <BLU_sendCommand+0x7c>)
 8008c76:	f043 0302 	orr.w	r3, r3, #2
 8008c7a:	60d3      	str	r3, [r2, #12]
 8008c7c:	e005      	b.n	8008c8a <BLU_sendCommand+0x32>
    }
    else
    {
      CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CMD_Pin);
 8008c7e:	4b15      	ldr	r3, [pc, #84]	@ (8008cd4 <BLU_sendCommand+0x7c>)
 8008c80:	68db      	ldr	r3, [r3, #12]
 8008c82:	4a14      	ldr	r2, [pc, #80]	@ (8008cd4 <BLU_sendCommand+0x7c>)
 8008c84:	f023 0302 	bic.w	r3, r3, #2
 8008c88:	60d3      	str	r3, [r2, #12]
    }

    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008c8a:	4b13      	ldr	r3, [pc, #76]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	4a12      	ldr	r2, [pc, #72]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008c90:	f043 0310 	orr.w	r3, r3, #16
 8008c94:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8008c96:	2005      	movs	r0, #5
 8008c98:	f002 ff34 	bl	800bb04 <UTI_delayUs>
    CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8008c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008ca2:	f023 0310 	bic.w	r3, r3, #16
 8008ca6:	60d3      	str	r3, [r2, #12]
    UTI_delayUs(5);
 8008ca8:	2005      	movs	r0, #5
 8008caa:	f002 ff2b 	bl	800bb04 <UTI_delayUs>
    SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008cae:	4b0a      	ldr	r3, [pc, #40]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	4a09      	ldr	r2, [pc, #36]	@ (8008cd8 <BLU_sendCommand+0x80>)
 8008cb4:	f043 0310 	orr.w	r3, r3, #16
 8008cb8:	60d3      	str	r3, [r2, #12]
  for (l_bitValue = 0x01; l_bitValue < 0x0100; l_bitValue <<= 1)
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	005b      	lsls	r3, r3, #1
 8008cbe:	60fb      	str	r3, [r7, #12]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2bff      	cmp	r3, #255	@ 0xff
 8008cc4:	d9cf      	bls.n	8008c66 <BLU_sendCommand+0xe>
  }
  UTI_delayUs(16);
 8008cc6:	2010      	movs	r0, #16
 8008cc8:	f002 ff1c 	bl	800bb04 <UTI_delayUs>

  return;
 8008ccc:	bf00      	nop
}
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	40011000 	.word	0x40011000
 8008cd8:	40010800 	.word	0x40010800

08008cdc <BLU_readData>:

static void BLU_readData(uint8_t *p_buffer)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t l_index;
  uint32_t l_bitValue;

  /* Reset buffer */
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]
 8008ce8:	e007      	b.n	8008cfa <BLU_readData+0x1e>
  {
    p_buffer[l_index] = 0x00;
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	4413      	add	r3, r2
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	701a      	strb	r2, [r3, #0]
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b06      	cmp	r3, #6
 8008cfe:	d9f4      	bls.n	8008cea <BLU_readData+0xe>
  }

  CLEAR_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8008d00:	4b2a      	ldr	r3, [pc, #168]	@ (8008dac <BLU_readData+0xd0>)
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	4a29      	ldr	r2, [pc, #164]	@ (8008dac <BLU_readData+0xd0>)
 8008d06:	f023 0308 	bic.w	r3, r3, #8
 8008d0a:	60d3      	str	r3, [r2, #12]

  BLU_sendCommand(0x01);
 8008d0c:	2001      	movs	r0, #1
 8008d0e:	f7ff ffa3 	bl	8008c58 <BLU_sendCommand>
  BLU_sendCommand(0x42);
 8008d12:	2042      	movs	r0, #66	@ 0x42
 8008d14:	f7ff ffa0 	bl	8008c58 <BLU_sendCommand>

  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008d18:	2300      	movs	r3, #0
 8008d1a:	60fb      	str	r3, [r7, #12]
 8008d1c:	e038      	b.n	8008d90 <BLU_readData+0xb4>
  {
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8008d1e:	2301      	movs	r3, #1
 8008d20:	60bb      	str	r3, [r7, #8]
 8008d22:	e02c      	b.n	8008d7e <BLU_readData+0xa2>
    {
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008d24:	4b22      	ldr	r3, [pc, #136]	@ (8008db0 <BLU_readData+0xd4>)
 8008d26:	68db      	ldr	r3, [r3, #12]
 8008d28:	4a21      	ldr	r2, [pc, #132]	@ (8008db0 <BLU_readData+0xd4>)
 8008d2a:	f043 0310 	orr.w	r3, r3, #16
 8008d2e:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 8008d30:	2005      	movs	r0, #5
 8008d32:	f002 fee7 	bl	800bb04 <UTI_delayUs>
      CLEAR_BIT(GPIOA->ODR, BLUETOOTH_SPI_CLK_Pin);
 8008d36:	4b1e      	ldr	r3, [pc, #120]	@ (8008db0 <BLU_readData+0xd4>)
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	4a1d      	ldr	r2, [pc, #116]	@ (8008db0 <BLU_readData+0xd4>)
 8008d3c:	f023 0310 	bic.w	r3, r3, #16
 8008d40:	60d3      	str	r3, [r2, #12]
      UTI_delayUs(5);
 8008d42:	2005      	movs	r0, #5
 8008d44:	f002 fede 	bl	800bb04 <UTI_delayUs>
      SET_BIT(GPIOA->ODR  , BLUETOOTH_SPI_CLK_Pin);
 8008d48:	4b19      	ldr	r3, [pc, #100]	@ (8008db0 <BLU_readData+0xd4>)
 8008d4a:	68db      	ldr	r3, [r3, #12]
 8008d4c:	4a18      	ldr	r2, [pc, #96]	@ (8008db0 <BLU_readData+0xd4>)
 8008d4e:	f043 0310 	orr.w	r3, r3, #16
 8008d52:	60d3      	str	r3, [r2, #12]

      if (READ_BIT(GPIOC->IDR, BLUETOOTH_SPI_DAT_Pin) != GPIO_PIN_RESET)
 8008d54:	4b15      	ldr	r3, [pc, #84]	@ (8008dac <BLU_readData+0xd0>)
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f003 0304 	and.w	r3, r3, #4
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00b      	beq.n	8008d78 <BLU_readData+0x9c>
      {
        p_buffer[l_index] |= l_bitValue;
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	4413      	add	r3, r2
 8008d66:	7819      	ldrb	r1, [r3, #0]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	b2da      	uxtb	r2, r3
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	4403      	add	r3, r0
 8008d72:	430a      	orrs	r2, r1
 8008d74:	b2d2      	uxtb	r2, r2
 8008d76:	701a      	strb	r2, [r3, #0]
    for (l_bitValue = 0x01; l_bitValue < 0x100; l_bitValue <<= 1)
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	005b      	lsls	r3, r3, #1
 8008d7c:	60bb      	str	r3, [r7, #8]
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2bff      	cmp	r3, #255	@ 0xff
 8008d82:	d9cf      	bls.n	8008d24 <BLU_readData+0x48>
      else
      {
        ; /* Nothing to do */
      }
    }
      UTI_delayUs(16);
 8008d84:	2010      	movs	r0, #16
 8008d86:	f002 febd 	bl	800bb04 <UTI_delayUs>
  for (l_index = 0; l_index < BLU_DATA_BUFFER_LENGTH; l_index++)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	3301      	adds	r3, #1
 8008d8e:	60fb      	str	r3, [r7, #12]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2b06      	cmp	r3, #6
 8008d94:	d9c3      	bls.n	8008d1e <BLU_readData+0x42>
  }

  SET_BIT(GPIOC->ODR, BLUETOOTH_SPI_CS_Pin);
 8008d96:	4b05      	ldr	r3, [pc, #20]	@ (8008dac <BLU_readData+0xd0>)
 8008d98:	68db      	ldr	r3, [r3, #12]
 8008d9a:	4a04      	ldr	r2, [pc, #16]	@ (8008dac <BLU_readData+0xd0>)
 8008d9c:	f043 0308 	orr.w	r3, r3, #8
 8008da0:	60d3      	str	r3, [r2, #12]

  return;
 8008da2:	bf00      	nop
}
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	40011000 	.word	0x40011000
 8008db0:	40010800 	.word	0x40010800

08008db4 <BLU_getButton>:

static T_BLU_BUTTON BLU_getButton(uint8_t *p_buffer)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  uint32_t l_buttonRawValue;
  uint32_t l_index;

  l_buttonRawValue = (p_buffer[BLU_BUTTON_HIGH_OFFSET] << 8) | p_buffer[BLU_BUTTON_LOW_OFFSET];
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	3302      	adds	r3, #2
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	021b      	lsls	r3, r3, #8
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	3201      	adds	r2, #1
 8008dc8:	7812      	ldrb	r2, [r2, #0]
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	60bb      	str	r3, [r7, #8]

  /* Ignore BLU_BUTTON_NONE value as it is not directly coded in raw data */
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8008dce:	2301      	movs	r3, #1
 8008dd0:	60fb      	str	r3, [r7, #12]
 8008dd2:	e00f      	b.n	8008df4 <BLU_getButton+0x40>
  {
    /* Stop decoding button data on 1st match (do not deal with multiple presses case) */
    if ((l_buttonRawValue & (1 << (l_index - 1))) == 0)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	2201      	movs	r2, #1
 8008dda:	fa02 f303 	lsl.w	r3, r2, r3
 8008dde:	461a      	mov	r2, r3
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	4013      	ands	r3, r2
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d102      	bne.n	8008dee <BLU_getButton+0x3a>
    {
      return l_index;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	e006      	b.n	8008dfc <BLU_getButton+0x48>
  for (l_index = BLU_BUTTON_SELECT; l_index < BLU_BUTTON_COUNT_VALUE; l_index++)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	3301      	adds	r3, #1
 8008df2:	60fb      	str	r3, [r7, #12]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2b10      	cmp	r3, #16
 8008df8:	d9ec      	bls.n	8008dd4 <BLU_getButton+0x20>
    {
      ; /* Nothing to do */
    }
  }

  return BLU_BUTTON_NONE;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3714      	adds	r7, #20
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bc80      	pop	{r7}
 8008e04:	4770      	bx	lr
	...

08008e08 <BLU_init>:

void BLU_init(void)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	af00      	add	r7, sp, #0
  LOG_info("Initializing bluetooth control");
 8008e0c:	4904      	ldr	r1, [pc, #16]	@ (8008e20 <BLU_init+0x18>)
 8008e0e:	2001      	movs	r0, #1
 8008e10:	f001 fdd8 	bl	800a9c4 <LOG_log>

  BLU_initData(&g_BLU_context.lastData);
 8008e14:	4803      	ldr	r0, [pc, #12]	@ (8008e24 <BLU_init+0x1c>)
 8008e16:	f000 f807 	bl	8008e28 <BLU_initData>

  return;
 8008e1a:	bf00      	nop
}
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	080115a0 	.word	0x080115a0
 8008e24:	200008e0 	.word	0x200008e0

08008e28 <BLU_initData>:

void BLU_initData(T_BLU_Data *p_data)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  p_data->leftX  = BLU_DATA_DEFAUT_DIRECTION;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2280      	movs	r2, #128	@ 0x80
 8008e34:	601a      	str	r2, [r3, #0]
  p_data->leftY  = BLU_DATA_DEFAUT_DIRECTION;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2280      	movs	r2, #128	@ 0x80
 8008e3a:	605a      	str	r2, [r3, #4]
  p_data->rightX = BLU_DATA_DEFAUT_DIRECTION;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2280      	movs	r2, #128	@ 0x80
 8008e40:	609a      	str	r2, [r3, #8]
  p_data->rightY = BLU_DATA_DEFAUT_DIRECTION;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2280      	movs	r2, #128	@ 0x80
 8008e46:	60da      	str	r2, [r3, #12]
  p_data->button = BLU_BUTTON_NONE;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	741a      	strb	r2, [r3, #16]

  return;
 8008e4e:	bf00      	nop
}
 8008e50:	370c      	adds	r7, #12
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bc80      	pop	{r7}
 8008e56:	4770      	bx	lr

08008e58 <BLU_receiveData>:

void BLU_receiveData(T_BLU_Data *p_data)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b08c      	sub	sp, #48	@ 0x30
 8008e5c:	af02      	add	r7, sp, #8
 8008e5e:	6078      	str	r0, [r7, #4]
  uint8_t    l_buffer[BLU_DATA_BUFFER_LENGTH];
  T_BLU_Data l_readData;

  /* Read raw data */
  BLU_readData(l_buffer);
 8008e60:	f107 0320 	add.w	r3, r7, #32
 8008e64:	4618      	mov	r0, r3
 8008e66:	f7ff ff39 	bl	8008cdc <BLU_readData>

  /* Start and decode raw data */
  l_readData.leftX  = l_buffer[BLU_LEFT_X_OFFSET ];
 8008e6a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008e6e:	60fb      	str	r3, [r7, #12]
  l_readData.leftY  = l_buffer[BLU_LEFT_Y_OFFSET ];
 8008e70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e74:	613b      	str	r3, [r7, #16]
  l_readData.rightX = l_buffer[BLU_RIGHT_X_OFFSET];
 8008e76:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008e7a:	617b      	str	r3, [r7, #20]
  l_readData.rightY = l_buffer[BLU_RIGHT_Y_OFFSET];
 8008e7c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008e80:	61bb      	str	r3, [r7, #24]
  l_readData.button = BLU_getButton(l_buffer);
 8008e82:	f107 0320 	add.w	r3, r7, #32
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7ff ff94 	bl	8008db4 <BLU_getButton>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	773b      	strb	r3, [r7, #28]

  /* Deal with startup condition, while read data is not valid yet */
  if  ((l_readData.leftX == 255 && l_readData.leftY == 255 && l_readData.rightX == 255 && l_readData.rightY ==255)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2bff      	cmp	r3, #255	@ 0xff
 8008e94:	d108      	bne.n	8008ea8 <BLU_receiveData+0x50>
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	2bff      	cmp	r3, #255	@ 0xff
 8008e9a:	d105      	bne.n	8008ea8 <BLU_receiveData+0x50>
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	2bff      	cmp	r3, #255	@ 0xff
 8008ea0:	d102      	bne.n	8008ea8 <BLU_receiveData+0x50>
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	2bff      	cmp	r3, #255	@ 0xff
 8008ea6:	d00b      	beq.n	8008ec0 <BLU_receiveData+0x68>
    || (l_readData.leftX ==   0 && l_readData.leftY ==   0 && l_readData.rightX ==   0 && l_readData.rightY ==  0))
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10e      	bne.n	8008ecc <BLU_receiveData+0x74>
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10b      	bne.n	8008ecc <BLU_receiveData+0x74>
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d108      	bne.n	8008ecc <BLU_receiveData+0x74>
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d105      	bne.n	8008ecc <BLU_receiveData+0x74>
  {
    BLU_initData(&l_readData);
 8008ec0:	f107 030c 	add.w	r3, r7, #12
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f7ff ffaf 	bl	8008e28 <BLU_initData>
 8008eca:	e053      	b.n	8008f74 <BLU_receiveData+0x11c>
  }
  /* Use a confirmation mechanism, on 2 cycles, as glitches are observed */
  else if ((l_readData.leftX  == g_BLU_context.lastData.leftX) &&
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	4b33      	ldr	r3, [pc, #204]	@ (8008f9c <BLU_receiveData+0x144>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d14e      	bne.n	8008f74 <BLU_receiveData+0x11c>
           (l_readData.leftY  == g_BLU_context.lastData.leftY) &&
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	4b30      	ldr	r3, [pc, #192]	@ (8008f9c <BLU_receiveData+0x144>)
 8008eda:	685b      	ldr	r3, [r3, #4]
  else if ((l_readData.leftX  == g_BLU_context.lastData.leftX) &&
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d149      	bne.n	8008f74 <BLU_receiveData+0x11c>
           (l_readData.rightX == g_BLU_context.lastData.rightX) &&
 8008ee0:	697a      	ldr	r2, [r7, #20]
 8008ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8008f9c <BLU_receiveData+0x144>)
 8008ee4:	689b      	ldr	r3, [r3, #8]
           (l_readData.leftY  == g_BLU_context.lastData.leftY) &&
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d144      	bne.n	8008f74 <BLU_receiveData+0x11c>
           (l_readData.rightY == g_BLU_context.lastData.rightY) &&
 8008eea:	69ba      	ldr	r2, [r7, #24]
 8008eec:	4b2b      	ldr	r3, [pc, #172]	@ (8008f9c <BLU_receiveData+0x144>)
 8008eee:	68db      	ldr	r3, [r3, #12]
           (l_readData.rightX == g_BLU_context.lastData.rightX) &&
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d13f      	bne.n	8008f74 <BLU_receiveData+0x11c>
           (l_readData.button == g_BLU_context.lastData.button))
 8008ef4:	7f3a      	ldrb	r2, [r7, #28]
 8008ef6:	4b29      	ldr	r3, [pc, #164]	@ (8008f9c <BLU_receiveData+0x144>)
 8008ef8:	7c1b      	ldrb	r3, [r3, #16]
           (l_readData.rightY == g_BLU_context.lastData.rightY) &&
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d13a      	bne.n	8008f74 <BLU_receiveData+0x11c>
  {
    /* Normalize directions data in range [-MAX..MAX] */
    p_data->leftX  = UTI_normalizeIntValue(l_readData.leftX , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 8008efe:	68f8      	ldr	r0, [r7, #12]
 8008f00:	2300      	movs	r3, #0
 8008f02:	9301      	str	r3, [sp, #4]
 8008f04:	233c      	movs	r3, #60	@ 0x3c
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	f06f 033b 	mvn.w	r3, #59	@ 0x3b
 8008f0c:	22ff      	movs	r2, #255	@ 0xff
 8008f0e:	2100      	movs	r1, #0
 8008f10:	f002 febf 	bl	800bc92 <UTI_normalizeIntValue>
 8008f14:	4602      	mov	r2, r0
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	601a      	str	r2, [r3, #0]
    p_data->leftY  = UTI_normalizeIntValue(l_readData.leftY , 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 8008f1a:	6938      	ldr	r0, [r7, #16]
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	9301      	str	r3, [sp, #4]
 8008f20:	233c      	movs	r3, #60	@ 0x3c
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	f06f 033b 	mvn.w	r3, #59	@ 0x3b
 8008f28:	22ff      	movs	r2, #255	@ 0xff
 8008f2a:	2100      	movs	r1, #0
 8008f2c:	f002 feb1 	bl	800bc92 <UTI_normalizeIntValue>
 8008f30:	4602      	mov	r2, r0
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	605a      	str	r2, [r3, #4]
    p_data->rightX = UTI_normalizeIntValue(l_readData.rightX, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, false);
 8008f36:	6978      	ldr	r0, [r7, #20]
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9301      	str	r3, [sp, #4]
 8008f3c:	233c      	movs	r3, #60	@ 0x3c
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	f06f 033b 	mvn.w	r3, #59	@ 0x3b
 8008f44:	22ff      	movs	r2, #255	@ 0xff
 8008f46:	2100      	movs	r1, #0
 8008f48:	f002 fea3 	bl	800bc92 <UTI_normalizeIntValue>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	609a      	str	r2, [r3, #8]
    p_data->rightY = UTI_normalizeIntValue(l_readData.rightY, 0, 255, -STP_DRIVE_MAX_SPEED, STP_DRIVE_MAX_SPEED, true );
 8008f52:	69b8      	ldr	r0, [r7, #24]
 8008f54:	2301      	movs	r3, #1
 8008f56:	9301      	str	r3, [sp, #4]
 8008f58:	233c      	movs	r3, #60	@ 0x3c
 8008f5a:	9300      	str	r3, [sp, #0]
 8008f5c:	f06f 033b 	mvn.w	r3, #59	@ 0x3b
 8008f60:	22ff      	movs	r2, #255	@ 0xff
 8008f62:	2100      	movs	r1, #0
 8008f64:	f002 fe95 	bl	800bc92 <UTI_normalizeIntValue>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	60da      	str	r2, [r3, #12]
    p_data->button = l_readData.button;
 8008f6e:	7f3a      	ldrb	r2, [r7, #28]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	741a      	strb	r2, [r3, #16]
  {
    ; /* Nothing to do */
  }

  /* Saved received data for later use in confirmation mechanism */
  g_BLU_context.lastData.leftX  = l_readData.leftX;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4a09      	ldr	r2, [pc, #36]	@ (8008f9c <BLU_receiveData+0x144>)
 8008f78:	6013      	str	r3, [r2, #0]
  g_BLU_context.lastData.leftY  = l_readData.leftY;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	4a07      	ldr	r2, [pc, #28]	@ (8008f9c <BLU_receiveData+0x144>)
 8008f7e:	6053      	str	r3, [r2, #4]
  g_BLU_context.lastData.rightX = l_readData.rightX;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	4a06      	ldr	r2, [pc, #24]	@ (8008f9c <BLU_receiveData+0x144>)
 8008f84:	6093      	str	r3, [r2, #8]
  g_BLU_context.lastData.rightY = l_readData.rightY;
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	4a04      	ldr	r2, [pc, #16]	@ (8008f9c <BLU_receiveData+0x144>)
 8008f8a:	60d3      	str	r3, [r2, #12]
  g_BLU_context.lastData.button = l_readData.button;
 8008f8c:	7f3a      	ldrb	r2, [r7, #28]
 8008f8e:	4b03      	ldr	r3, [pc, #12]	@ (8008f9c <BLU_receiveData+0x144>)
 8008f90:	741a      	strb	r2, [r3, #16]

  return;
 8008f92:	bf00      	nop
}
 8008f94:	3728      	adds	r7, #40	@ 0x28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	200008e0 	.word	0x200008e0

08008fa0 <CHR_init>:
} T_CHR_Context;

static T_CHR_Context g_CHR_context;

void CHR_init(TIM_HandleTypeDef *p_usTimerHandle)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b082      	sub	sp, #8
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing micro-second chronometer");
 8008fa8:	4907      	ldr	r1, [pc, #28]	@ (8008fc8 <CHR_init+0x28>)
 8008faa:	2001      	movs	r0, #1
 8008fac:	f001 fd0a 	bl	800a9c4 <LOG_log>

  g_CHR_context.timerHandle = p_usTimerHandle;
 8008fb0:	4a06      	ldr	r2, [pc, #24]	@ (8008fcc <CHR_init+0x2c>)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6013      	str	r3, [r2, #0]
  g_CHR_context.isStarted   = false;
 8008fb6:	4b05      	ldr	r3, [pc, #20]	@ (8008fcc <CHR_init+0x2c>)
 8008fb8:	2200      	movs	r2, #0
 8008fba:	711a      	strb	r2, [r3, #4]

  CHR_reset();
 8008fbc:	f000 f85a 	bl	8009074 <CHR_reset>

  return;
 8008fc0:	bf00      	nop
}
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	080115c0 	.word	0x080115c0
 8008fcc:	200008f4 	.word	0x200008f4

08008fd0 <CHR_start>:

void CHR_start(void)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b082      	sub	sp, #8
 8008fd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef l_halReturnCode;

  if (g_CHR_context.isStarted == true)
 8008fd6:	4b11      	ldr	r3, [pc, #68]	@ (800901c <CHR_start+0x4c>)
 8008fd8:	791b      	ldrb	r3, [r3, #4]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d004      	beq.n	8008fe8 <CHR_start+0x18>
  {
    LOG_error("Trying to start chronometer twice");
 8008fde:	4910      	ldr	r1, [pc, #64]	@ (8009020 <CHR_start+0x50>)
 8008fe0:	2003      	movs	r0, #3
 8008fe2:	f001 fcef 	bl	800a9c4 <LOG_log>
    {
      g_CHR_context.isStarted = true;
    }
  }

  return;
 8008fe6:	e016      	b.n	8009016 <CHR_start+0x46>
    CHR_reset();
 8008fe8:	f000 f844 	bl	8009074 <CHR_reset>
    l_halReturnCode = HAL_TIM_Base_Start_IT(g_CHR_context.timerHandle);
 8008fec:	4b0b      	ldr	r3, [pc, #44]	@ (800901c <CHR_start+0x4c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fc fd4f 	bl	8005a94 <HAL_TIM_Base_Start_IT>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	71fb      	strb	r3, [r7, #7]
    if (l_halReturnCode != HAL_OK)
 8008ffa:	79fb      	ldrb	r3, [r7, #7]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d006      	beq.n	800900e <CHR_start+0x3e>
      LOG_error("HAL_TIM_Base_Start_IT() returned an error code: %d", l_halReturnCode);
 8009000:	79fb      	ldrb	r3, [r7, #7]
 8009002:	461a      	mov	r2, r3
 8009004:	4907      	ldr	r1, [pc, #28]	@ (8009024 <CHR_start+0x54>)
 8009006:	2003      	movs	r0, #3
 8009008:	f001 fcdc 	bl	800a9c4 <LOG_log>
  return;
 800900c:	e003      	b.n	8009016 <CHR_start+0x46>
      g_CHR_context.isStarted = true;
 800900e:	4b03      	ldr	r3, [pc, #12]	@ (800901c <CHR_start+0x4c>)
 8009010:	2201      	movs	r2, #1
 8009012:	711a      	strb	r2, [r3, #4]
  return;
 8009014:	bf00      	nop
}
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	200008f4 	.word	0x200008f4
 8009020:	080115e8 	.word	0x080115e8
 8009024:	0801160c 	.word	0x0801160c

08009028 <CHR_getTimeUs>:

  return;
}

uint32_t CHR_getTimeUs(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
  uint32_t l_currentTimeInUs;

  if (g_CHR_context.wasOverflowed == true)
 800902e:	4b09      	ldr	r3, [pc, #36]	@ (8009054 <CHR_getTimeUs+0x2c>)
 8009030:	795b      	ldrb	r3, [r3, #5]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d003      	beq.n	800903e <CHR_getTimeUs+0x16>
  {
    LOG_warning("Chronometer overflowed");
 8009036:	4908      	ldr	r1, [pc, #32]	@ (8009058 <CHR_getTimeUs+0x30>)
 8009038:	2002      	movs	r0, #2
 800903a:	f001 fcc3 	bl	800a9c4 <LOG_log>
  else
  {
    ; /* Nothing to do */
  }

  l_currentTimeInUs = __HAL_TIM_GET_COUNTER(g_CHR_context.timerHandle);
 800903e:	4b05      	ldr	r3, [pc, #20]	@ (8009054 <CHR_getTimeUs+0x2c>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009046:	607b      	str	r3, [r7, #4]

  return l_currentTimeInUs;
 8009048:	687b      	ldr	r3, [r7, #4]
}
 800904a:	4618      	mov	r0, r3
 800904c:	3708      	adds	r7, #8
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	200008f4 	.word	0x200008f4
 8009058:	080116a8 	.word	0x080116a8

0800905c <CHR_overflow>:

void CHR_overflow(void)
{
 800905c:	b480      	push	{r7}
 800905e:	af00      	add	r7, sp, #0
  g_CHR_context.wasOverflowed = true;
 8009060:	4b03      	ldr	r3, [pc, #12]	@ (8009070 <CHR_overflow+0x14>)
 8009062:	2201      	movs	r2, #1
 8009064:	715a      	strb	r2, [r3, #5]

  return;
 8009066:	bf00      	nop
}
 8009068:	46bd      	mov	sp, r7
 800906a:	bc80      	pop	{r7}
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	200008f4 	.word	0x200008f4

08009074 <CHR_reset>:

void CHR_reset(void)
{
 8009074:	b480      	push	{r7}
 8009076:	af00      	add	r7, sp, #0
  __HAL_TIM_SET_COUNTER(g_CHR_context.timerHandle, 0);
 8009078:	4b08      	ldr	r3, [pc, #32]	@ (800909c <CHR_reset+0x28>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2200      	movs	r2, #0
 8009080:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_CLEAR_IT   (g_CHR_context.timerHandle, TIM_IT_UPDATE);
 8009082:	4b06      	ldr	r3, [pc, #24]	@ (800909c <CHR_reset+0x28>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f06f 0201 	mvn.w	r2, #1
 800908c:	611a      	str	r2, [r3, #16]

  g_CHR_context.wasOverflowed = false;
 800908e:	4b03      	ldr	r3, [pc, #12]	@ (800909c <CHR_reset+0x28>)
 8009090:	2200      	movs	r2, #0
 8009092:	715a      	strb	r2, [r3, #5]

  return;
 8009094:	bf00      	nop
}
 8009096:	46bd      	mov	sp, r7
 8009098:	bc80      	pop	{r7}
 800909a:	4770      	bx	lr
 800909c:	200008f4 	.word	0x200008f4

080090a0 <CBU_init>:
#include "circular_buffer.h"

#include "log.h"

void CBU_init(T_CBU_Handle *p_buffer)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  uint32_t l_index;

  LOG_debug("Initializing circular buffer");
 80090a8:	490e      	ldr	r1, [pc, #56]	@ (80090e4 <CBU_init+0x44>)
 80090aa:	2000      	movs	r0, #0
 80090ac:	f001 fc8a 	bl	800a9c4 <LOG_log>

  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 80090b0:	2300      	movs	r3, #0
 80090b2:	60fb      	str	r3, [r7, #12]
 80090b4:	e008      	b.n	80090c8 <CBU_init+0x28>
  {
    p_buffer->elements[l_index] = 0.0f;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	f04f 0100 	mov.w	r1, #0
 80090be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (l_index = 0; l_index < CST_CIRCULAR_BUFFER_MAX_ELEMENTS; l_index++)
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	3301      	adds	r3, #1
 80090c6:	60fb      	str	r3, [r7, #12]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d9f3      	bls.n	80090b6 <CBU_init+0x16>
  }

  p_buffer->count = 0;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_buffer->index = 0;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	629a      	str	r2, [r3, #40]	@ 0x28

  return;
 80090da:	bf00      	nop
}
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	080116c0 	.word	0x080116c0

080090e8 <CBU_push>:

void CBU_push(T_CBU_Handle *p_buffer, float p_element)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  if (p_buffer->index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090f6:	2b09      	cmp	r3, #9
 80090f8:	d103      	bne.n	8009102 <CBU_push+0x1a>
  {
    p_buffer->index = 0;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8009100:	e004      	b.n	800910c <CBU_push+0x24>
  }
  else
  {
    p_buffer->index++;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009106:	1c5a      	adds	r2, r3, #1
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  p_buffer->elements[p_buffer->index] = p_element;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  if (p_buffer->count < CST_CIRCULAR_BUFFER_MAX_ELEMENTS)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800911c:	2b09      	cmp	r3, #9
 800911e:	d805      	bhi.n	800912c <CBU_push+0x44>
  {
    p_buffer->count++;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009124:	1c5a      	adds	r2, r3, #1
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	62da      	str	r2, [r3, #44]	@ 0x2c
  else
  {
    ; /* Nothing to do */
  }

  return;
 800912a:	bf00      	nop
 800912c:	bf00      	nop
}
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	bc80      	pop	{r7}
 8009134:	4770      	bx	lr

08009136 <CBU_getAverage>:
{
  return p_buffer->count;
}

float CBU_getAverage(T_CBU_Handle *p_buffer)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b086      	sub	sp, #24
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  uint32_t l_index;
  uint32_t l_count;
  float    l_average;

  l_index   = p_buffer->index;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009142:	617b      	str	r3, [r7, #20]
  l_count   = 0;
 8009144:	2300      	movs	r3, #0
 8009146:	613b      	str	r3, [r7, #16]
  l_average = 0.0f;
 8009148:	f04f 0300 	mov.w	r3, #0
 800914c:	60fb      	str	r3, [r7, #12]

  while (l_count < p_buffer->count)
 800914e:	e015      	b.n	800917c <CBU_getAverage+0x46>
  {
    l_average += p_buffer->elements[l_index];
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009158:	4619      	mov	r1, r3
 800915a:	68f8      	ldr	r0, [r7, #12]
 800915c:	f7f7 fd76 	bl	8000c4c <__addsf3>
 8009160:	4603      	mov	r3, r0
 8009162:	60fb      	str	r3, [r7, #12]

    if (l_index == CST_CIRCULAR_BUFFER_MAX_ELEMENTS - 1)
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	2b09      	cmp	r3, #9
 8009168:	d102      	bne.n	8009170 <CBU_getAverage+0x3a>
    {
      l_index = 0;
 800916a:	2300      	movs	r3, #0
 800916c:	617b      	str	r3, [r7, #20]
 800916e:	e002      	b.n	8009176 <CBU_getAverage+0x40>
    }
    else
    {
      l_index++;
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	3301      	adds	r3, #1
 8009174:	617b      	str	r3, [r7, #20]
    }

    l_count++;
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	3301      	adds	r3, #1
 800917a:	613b      	str	r3, [r7, #16]
  while (l_count < p_buffer->count)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	429a      	cmp	r2, r3
 8009184:	d3e4      	bcc.n	8009150 <CBU_getAverage+0x1a>
  }

  l_average /= (float)p_buffer->count;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918a:	4618      	mov	r0, r3
 800918c:	f7f7 fe0e 	bl	8000dac <__aeabi_ui2f>
 8009190:	4603      	mov	r3, r0
 8009192:	4619      	mov	r1, r3
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f7f7 ff15 	bl	8000fc4 <__aeabi_fdiv>
 800919a:	4603      	mov	r3, r0
 800919c:	60fb      	str	r3, [r7, #12]

  return l_average;
 800919e:	68fb      	ldr	r3, [r7, #12]
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3718      	adds	r7, #24
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <CON_init>:
} T_CON_Context;

static T_CON_Context g_CON_context;

void CON_init(UART_HandleTypeDef *p_uartHandle)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing console");
 80091b0:	490d      	ldr	r1, [pc, #52]	@ (80091e8 <CON_init+0x40>)
 80091b2:	2001      	movs	r0, #1
 80091b4:	f001 fc06 	bl	800a9c4 <LOG_log>

  g_CON_context.uartHandle     = p_uartHandle;
 80091b8:	4a0c      	ldr	r2, [pc, #48]	@ (80091ec <CON_init+0x44>)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6013      	str	r3, [r2, #0]
  g_CON_context.dataSize       = 0;
 80091be:	4b0b      	ldr	r3, [pc, #44]	@ (80091ec <CON_init+0x44>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	61da      	str	r2, [r3, #28]
  g_CON_context.isDataComplete = false;
 80091c4:	4b09      	ldr	r3, [pc, #36]	@ (80091ec <CON_init+0x44>)
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 2020 	strb.w	r2, [r3, #32]

  SFO_initData(&g_CON_context.data);
 80091cc:	4808      	ldr	r0, [pc, #32]	@ (80091f0 <CON_init+0x48>)
 80091ce:	f002 fb5d 	bl	800b88c <SFO_initData>

  HAL_UART_Receive_IT(g_CON_context.uartHandle, &g_CON_context.datum, 1);
 80091d2:	4b06      	ldr	r3, [pc, #24]	@ (80091ec <CON_init+0x44>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2201      	movs	r2, #1
 80091d8:	4906      	ldr	r1, [pc, #24]	@ (80091f4 <CON_init+0x4c>)
 80091da:	4618      	mov	r0, r3
 80091dc:	f7fe feb3 	bl	8007f46 <HAL_UART_Receive_IT>

  return;
 80091e0:	bf00      	nop
}
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	08011724 	.word	0x08011724
 80091ec:	200008fc 	.word	0x200008fc
 80091f0:	20000901 	.word	0x20000901
 80091f4:	20000900 	.word	0x20000900

080091f8 <CON_receiveData>:

void CON_receiveData(void)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_CON_context.isDataComplete == true)
 80091fc:	4b11      	ldr	r3, [pc, #68]	@ (8009244 <CON_receiveData+0x4c>)
 80091fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d115      	bne.n	8009232 <CON_receiveData+0x3a>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_CON_context.datum == '\r')
 8009206:	4b0f      	ldr	r3, [pc, #60]	@ (8009244 <CON_receiveData+0x4c>)
 8009208:	791b      	ldrb	r3, [r3, #4]
 800920a:	2b0d      	cmp	r3, #13
 800920c:	d104      	bne.n	8009218 <CON_receiveData+0x20>
    {
      g_CON_context.isDataComplete = true;
 800920e:	4b0d      	ldr	r3, [pc, #52]	@ (8009244 <CON_receiveData+0x4c>)
 8009210:	2201      	movs	r2, #1
 8009212:	f883 2020 	strb.w	r2, [r3, #32]
 8009216:	e00c      	b.n	8009232 <CON_receiveData+0x3a>
    }
    else
    {
      g_CON_context.data[g_CON_context.dataSize] = g_CON_context.datum;
 8009218:	4b0a      	ldr	r3, [pc, #40]	@ (8009244 <CON_receiveData+0x4c>)
 800921a:	69db      	ldr	r3, [r3, #28]
 800921c:	4a09      	ldr	r2, [pc, #36]	@ (8009244 <CON_receiveData+0x4c>)
 800921e:	7911      	ldrb	r1, [r2, #4]
 8009220:	4a08      	ldr	r2, [pc, #32]	@ (8009244 <CON_receiveData+0x4c>)
 8009222:	4413      	add	r3, r2
 8009224:	460a      	mov	r2, r1
 8009226:	715a      	strb	r2, [r3, #5]
      g_CON_context.dataSize++;
 8009228:	4b06      	ldr	r3, [pc, #24]	@ (8009244 <CON_receiveData+0x4c>)
 800922a:	69db      	ldr	r3, [r3, #28]
 800922c:	3301      	adds	r3, #1
 800922e:	4a05      	ldr	r2, [pc, #20]	@ (8009244 <CON_receiveData+0x4c>)
 8009230:	61d3      	str	r3, [r2, #28]
    }
  }

  HAL_UART_Receive_IT(g_CON_context.uartHandle, &g_CON_context.datum, 1);
 8009232:	4b04      	ldr	r3, [pc, #16]	@ (8009244 <CON_receiveData+0x4c>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2201      	movs	r2, #1
 8009238:	4903      	ldr	r1, [pc, #12]	@ (8009248 <CON_receiveData+0x50>)
 800923a:	4618      	mov	r0, r3
 800923c:	f7fe fe83 	bl	8007f46 <HAL_UART_Receive_IT>

  return;
 8009240:	bf00      	nop
}
 8009242:	bd80      	pop	{r7, pc}
 8009244:	200008fc 	.word	0x200008fc
 8009248:	20000900 	.word	0x20000900

0800924c <CON_updateFifo>:

void CON_updateFifo(T_SFO_Handle *p_fifo)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  if (g_CON_context.isDataComplete == false)
 8009254:	4b0d      	ldr	r3, [pc, #52]	@ (800928c <CON_updateFifo+0x40>)
 8009256:	f893 3020 	ldrb.w	r3, [r3, #32]
 800925a:	f083 0301 	eor.w	r3, r3, #1
 800925e:	b2db      	uxtb	r3, r3
 8009260:	2b00      	cmp	r3, #0
 8009262:	d10e      	bne.n	8009282 <CON_updateFifo+0x36>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_CON_context.data);
 8009264:	490a      	ldr	r1, [pc, #40]	@ (8009290 <CON_updateFifo+0x44>)
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f002 fb36 	bl	800b8d8 <SFO_push>
    SFO_initData(        &g_CON_context.data);
 800926c:	4808      	ldr	r0, [pc, #32]	@ (8009290 <CON_updateFifo+0x44>)
 800926e:	f002 fb0d 	bl	800b88c <SFO_initData>

    g_CON_context.dataSize       = 0;
 8009272:	4b06      	ldr	r3, [pc, #24]	@ (800928c <CON_updateFifo+0x40>)
 8009274:	2200      	movs	r2, #0
 8009276:	61da      	str	r2, [r3, #28]
    g_CON_context.isDataComplete = false;
 8009278:	4b04      	ldr	r3, [pc, #16]	@ (800928c <CON_updateFifo+0x40>)
 800927a:	2200      	movs	r2, #0
 800927c:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return;
 8009280:	bf00      	nop
 8009282:	bf00      	nop
}
 8009284:	3708      	adds	r7, #8
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	200008fc 	.word	0x200008fc
 8009290:	20000901 	.word	0x20000901

08009294 <CON_sendString>:

void CON_sendString(char *p_string, uint32_t p_length)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
  (void)HAL_UART_Transmit(g_CON_context.uartHandle,
 800929e:	4b06      	ldr	r3, [pc, #24]	@ (80092b8 <CON_sendString+0x24>)
 80092a0:	6818      	ldr	r0, [r3, #0]
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80092aa:	6879      	ldr	r1, [r7, #4]
 80092ac:	f7fe fdc0 	bl	8007e30 <HAL_UART_Transmit>
               (uint8_t *)p_string,
                          p_length,
                          CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 80092b0:	bf00      	nop
}
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	200008fc 	.word	0x200008fc

080092bc <DRV_init>:
void DRV_init(TIM_HandleTypeDef *p_pwmTimerHandle,
              TIM_HandleTypeDef *p_rearLeftEncoderTimerHandle,
              TIM_HandleTypeDef *p_rearRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontRightEncoderTimerHandle,
              TIM_HandleTypeDef *p_frontLeftEncoderTimerHandle)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b08e      	sub	sp, #56	@ 0x38
 80092c0:	af08      	add	r7, sp, #32
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	607a      	str	r2, [r7, #4]
 80092c8:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing Drive module");
 80092ca:	493c      	ldr	r1, [pc, #240]	@ (80093bc <DRV_init+0x100>)
 80092cc:	2001      	movs	r0, #1
 80092ce:	f001 fb79 	bl	800a9c4 <LOG_log>

  g_DRV_context.selectPressedStartTimeInS = 0;
 80092d2:	4b3b      	ldr	r3, [pc, #236]	@ (80093c0 <DRV_init+0x104>)
 80092d4:	2200      	movs	r2, #0
 80092d6:	601a      	str	r2, [r3, #0]

  int32_t right_trim = STP_DRIVE_PWM_TRIM_RIGHT;
 80092d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80092dc:	617b      	str	r3, [r7, #20]
  int32_t left_trim = -right_trim;
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	425b      	negs	r3, r3
 80092e2:	613b      	str	r3, [r7, #16]
  /* Setup all 4 wheels */
  WHL_init(&g_DRV_context.wheelFrontRight,
 80092e4:	2301      	movs	r3, #1
 80092e6:	9307      	str	r3, [sp, #28]
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	9306      	str	r3, [sp, #24]
 80092ec:	2301      	movs	r3, #1
 80092ee:	9305      	str	r3, [sp, #20]
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	9304      	str	r3, [sp, #16]
 80092f4:	2308      	movs	r3, #8
 80092f6:	9303      	str	r3, [sp, #12]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	9302      	str	r3, [sp, #8]
 80092fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009300:	9301      	str	r3, [sp, #4]
 8009302:	4b30      	ldr	r3, [pc, #192]	@ (80093c4 <DRV_init+0x108>)
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	2304      	movs	r3, #4
 8009308:	4a2f      	ldr	r2, [pc, #188]	@ (80093c8 <DRV_init+0x10c>)
 800930a:	4930      	ldr	r1, [pc, #192]	@ (80093cc <DRV_init+0x110>)
 800930c:	4830      	ldr	r0, [pc, #192]	@ (80093d0 <DRV_init+0x114>)
 800930e:	f002 fd71 	bl	800bdf4 <WHL_init>
			right_trim,
            true,
            p_frontRightEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelFrontLeft,
 8009312:	2301      	movs	r3, #1
 8009314:	9307      	str	r3, [sp, #28]
 8009316:	6a3b      	ldr	r3, [r7, #32]
 8009318:	9306      	str	r3, [sp, #24]
 800931a:	2300      	movs	r3, #0
 800931c:	9305      	str	r3, [sp, #20]
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	9304      	str	r3, [sp, #16]
 8009322:	230c      	movs	r3, #12
 8009324:	9303      	str	r3, [sp, #12]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	9302      	str	r3, [sp, #8]
 800932a:	2310      	movs	r3, #16
 800932c:	9301      	str	r3, [sp, #4]
 800932e:	4b29      	ldr	r3, [pc, #164]	@ (80093d4 <DRV_init+0x118>)
 8009330:	9300      	str	r3, [sp, #0]
 8009332:	2320      	movs	r3, #32
 8009334:	4a27      	ldr	r2, [pc, #156]	@ (80093d4 <DRV_init+0x118>)
 8009336:	4928      	ldr	r1, [pc, #160]	@ (80093d8 <DRV_init+0x11c>)
 8009338:	4828      	ldr	r0, [pc, #160]	@ (80093dc <DRV_init+0x120>)
 800933a:	f002 fd5b 	bl	800bdf4 <WHL_init>
			left_trim,
            false,
            p_frontLeftEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelRearLeft,
 800933e:	2301      	movs	r3, #1
 8009340:	9307      	str	r3, [sp, #28]
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	9306      	str	r3, [sp, #24]
 8009346:	2300      	movs	r3, #0
 8009348:	9305      	str	r3, [sp, #20]
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	9304      	str	r3, [sp, #16]
 800934e:	2304      	movs	r3, #4
 8009350:	9303      	str	r3, [sp, #12]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	9302      	str	r3, [sp, #8]
 8009356:	2320      	movs	r3, #32
 8009358:	9301      	str	r3, [sp, #4]
 800935a:	4b1a      	ldr	r3, [pc, #104]	@ (80093c4 <DRV_init+0x108>)
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	2310      	movs	r3, #16
 8009360:	4a18      	ldr	r2, [pc, #96]	@ (80093c4 <DRV_init+0x108>)
 8009362:	491f      	ldr	r1, [pc, #124]	@ (80093e0 <DRV_init+0x124>)
 8009364:	481f      	ldr	r0, [pc, #124]	@ (80093e4 <DRV_init+0x128>)
 8009366:	f002 fd45 	bl	800bdf4 <WHL_init>
			left_trim,
            false,
            p_rearLeftEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  WHL_init(&g_DRV_context.wheelRearRight,
 800936a:	2301      	movs	r3, #1
 800936c:	9307      	str	r3, [sp, #28]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	9306      	str	r3, [sp, #24]
 8009372:	2301      	movs	r3, #1
 8009374:	9305      	str	r3, [sp, #20]
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	9304      	str	r3, [sp, #16]
 800937a:	2300      	movs	r3, #0
 800937c:	9303      	str	r3, [sp, #12]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	9302      	str	r3, [sp, #8]
 8009382:	2302      	movs	r3, #2
 8009384:	9301      	str	r3, [sp, #4]
 8009386:	4b13      	ldr	r3, [pc, #76]	@ (80093d4 <DRV_init+0x118>)
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	2301      	movs	r3, #1
 800938c:	4a11      	ldr	r2, [pc, #68]	@ (80093d4 <DRV_init+0x118>)
 800938e:	4916      	ldr	r1, [pc, #88]	@ (80093e8 <DRV_init+0x12c>)
 8009390:	4816      	ldr	r0, [pc, #88]	@ (80093ec <DRV_init+0x130>)
 8009392:	f002 fd2f 	bl	800bdf4 <WHL_init>
            true,
            p_rearRightEncoderTimerHandle,
            STP_DEFAULT_MOTORS_MODE);

  /* Consider that bluetooth controller is OFF by default. Pressing START is needed. */
  g_DRV_context.isBluetoothOn = false;
 8009396:	4b0a      	ldr	r3, [pc, #40]	@ (80093c0 <DRV_init+0x104>)
 8009398:	2200      	movs	r2, #0
 800939a:	711a      	strb	r2, [r3, #4]

  /* Activate motors or not by default (de-activating them is used for debug) */
  g_DRV_context.areMotorsOn = STP_DEFAULT_MOTORS_MODE;
 800939c:	4b08      	ldr	r3, [pc, #32]	@ (80093c0 <DRV_init+0x104>)
 800939e:	2201      	movs	r2, #1
 80093a0:	715a      	strb	r2, [r3, #5]

  /* Use wheels PIDs by default */
  g_DRV_context.isPidModeOn = true;
 80093a2:	4b07      	ldr	r3, [pc, #28]	@ (80093c0 <DRV_init+0x104>)
 80093a4:	2201      	movs	r2, #1
 80093a6:	719a      	strb	r2, [r3, #6]

  /* Start with default drive mode (different in debug and in release) */
  g_DRV_context.mode = STP_DEFAULT_DRIVE_MODE;
 80093a8:	4b05      	ldr	r3, [pc, #20]	@ (80093c0 <DRV_init+0x104>)
 80093aa:	2202      	movs	r2, #2
 80093ac:	71da      	strb	r2, [r3, #7]

  DRV_logInfo(false);
 80093ae:	2000      	movs	r0, #0
 80093b0:	f000 fce4 	bl	8009d7c <DRV_logInfo>

  return;
 80093b4:	bf00      	nop
}
 80093b6:	3718      	adds	r7, #24
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	0801173c 	.word	0x0801173c
 80093c0:	20000920 	.word	0x20000920
 80093c4:	40011000 	.word	0x40011000
 80093c8:	40011400 	.word	0x40011400
 80093cc:	08011758 	.word	0x08011758
 80093d0:	20000928 	.word	0x20000928
 80093d4:	40010c00 	.word	0x40010c00
 80093d8:	08011764 	.word	0x08011764
 80093dc:	200009d4 	.word	0x200009d4
 80093e0:	08011770 	.word	0x08011770
 80093e4:	20000a80 	.word	0x20000a80
 80093e8:	0801177c 	.word	0x0801177c
 80093ec:	20000b2c 	.word	0x20000b2c

080093f0 <DRV_updateEncoder>:

void DRV_updateEncoder(TIM_HandleTypeDef *p_encoderTimerHandle)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  int16_t l_count;

  l_count = __HAL_TIM_GET_COUNTER(p_encoderTimerHandle);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093fe:	81fb      	strh	r3, [r7, #14]

  /* Check the handle of the triggering timer and update encoder accordingly */
  if (p_encoderTimerHandle == g_DRV_context.wheelFrontRight.encoder.timerHandle)
 8009400:	4b1b      	ldr	r3, [pc, #108]	@ (8009470 <DRV_updateEncoder+0x80>)
 8009402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	429a      	cmp	r2, r3
 8009408:	d106      	bne.n	8009418 <DRV_updateEncoder+0x28>
  {
    WHL_updateEncoder(&g_DRV_context.wheelFrontRight, l_count);
 800940a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800940e:	4619      	mov	r1, r3
 8009410:	4818      	ldr	r0, [pc, #96]	@ (8009474 <DRV_updateEncoder+0x84>)
 8009412:	f002 fd6c 	bl	800beee <WHL_updateEncoder>
  else
  {
    ; /* Nothing to do */
  }

  return;
 8009416:	e026      	b.n	8009466 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelFrontLeft.encoder.timerHandle)
 8009418:	4b15      	ldr	r3, [pc, #84]	@ (8009470 <DRV_updateEncoder+0x80>)
 800941a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	429a      	cmp	r2, r3
 8009422:	d106      	bne.n	8009432 <DRV_updateEncoder+0x42>
    WHL_updateEncoder(&g_DRV_context.wheelFrontLeft, l_count);
 8009424:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009428:	4619      	mov	r1, r3
 800942a:	4813      	ldr	r0, [pc, #76]	@ (8009478 <DRV_updateEncoder+0x88>)
 800942c:	f002 fd5f 	bl	800beee <WHL_updateEncoder>
  return;
 8009430:	e019      	b.n	8009466 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelRearRight.encoder.timerHandle)
 8009432:	4b0f      	ldr	r3, [pc, #60]	@ (8009470 <DRV_updateEncoder+0x80>)
 8009434:	f8d3 3244 	ldr.w	r3, [r3, #580]	@ 0x244
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	429a      	cmp	r2, r3
 800943c:	d106      	bne.n	800944c <DRV_updateEncoder+0x5c>
    WHL_updateEncoder(&g_DRV_context.wheelRearRight, l_count);
 800943e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8009442:	4619      	mov	r1, r3
 8009444:	480d      	ldr	r0, [pc, #52]	@ (800947c <DRV_updateEncoder+0x8c>)
 8009446:	f002 fd52 	bl	800beee <WHL_updateEncoder>
  return;
 800944a:	e00c      	b.n	8009466 <DRV_updateEncoder+0x76>
  else if (p_encoderTimerHandle == g_DRV_context.wheelRearLeft.encoder.timerHandle)
 800944c:	4b08      	ldr	r3, [pc, #32]	@ (8009470 <DRV_updateEncoder+0x80>)
 800944e:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d106      	bne.n	8009466 <DRV_updateEncoder+0x76>
    WHL_updateEncoder(&g_DRV_context.wheelRearLeft, l_count);
 8009458:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800945c:	4619      	mov	r1, r3
 800945e:	4808      	ldr	r0, [pc, #32]	@ (8009480 <DRV_updateEncoder+0x90>)
 8009460:	f002 fd45 	bl	800beee <WHL_updateEncoder>
  return;
 8009464:	bf00      	nop
 8009466:	bf00      	nop
}
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	20000920 	.word	0x20000920
 8009474:	20000928 	.word	0x20000928
 8009478:	200009d4 	.word	0x200009d4
 800947c:	20000b2c 	.word	0x20000b2c
 8009480:	20000a80 	.word	0x20000a80

08009484 <DRV_updateAverageSpeeds>:

void DRV_updateAverageSpeeds(void)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	af00      	add	r7, sp, #0
  /* Update all 4 wheels average speeds */
  WHL_updateAverageSpeed(&g_DRV_context.wheelFrontRight);
 8009488:	4806      	ldr	r0, [pc, #24]	@ (80094a4 <DRV_updateAverageSpeeds+0x20>)
 800948a:	f002 fdc9 	bl	800c020 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelFrontLeft );
 800948e:	4806      	ldr	r0, [pc, #24]	@ (80094a8 <DRV_updateAverageSpeeds+0x24>)
 8009490:	f002 fdc6 	bl	800c020 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelRearRight );
 8009494:	4805      	ldr	r0, [pc, #20]	@ (80094ac <DRV_updateAverageSpeeds+0x28>)
 8009496:	f002 fdc3 	bl	800c020 <WHL_updateAverageSpeed>
  WHL_updateAverageSpeed(&g_DRV_context.wheelRearLeft  );
 800949a:	4805      	ldr	r0, [pc, #20]	@ (80094b0 <DRV_updateAverageSpeeds+0x2c>)
 800949c:	f002 fdc0 	bl	800c020 <WHL_updateAverageSpeed>

  return;
 80094a0:	bf00      	nop
}
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	20000928 	.word	0x20000928
 80094a8:	200009d4 	.word	0x200009d4
 80094ac:	20000b2c 	.word	0x20000b2c
 80094b0:	20000a80 	.word	0x20000a80

080094b4 <DRV_updateFromBluetooth>:

void DRV_updateFromBluetooth(T_BLU_Data *p_bluetoothData, bool p_logInfo)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
  uint32_t l_currentTimeInS;
  uint32_t l_speed;

  if (p_bluetoothData->button == BLU_BUTTON_START)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	7c1b      	ldrb	r3, [r3, #16]
 80094c4:	2b04      	cmp	r3, #4
 80094c6:	d10f      	bne.n	80094e8 <DRV_updateFromBluetooth+0x34>
  {
    if (g_DRV_context.isBluetoothOn == false)
 80094c8:	4b9b      	ldr	r3, [pc, #620]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80094ca:	791b      	ldrb	r3, [r3, #4]
 80094cc:	f083 0301 	eor.w	r3, r3, #1
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 814b 	beq.w	800976e <DRV_updateFromBluetooth+0x2ba>
    {
      LOG_info("Bluetooth controller detected ON");
 80094d8:	4998      	ldr	r1, [pc, #608]	@ (800973c <DRV_updateFromBluetooth+0x288>)
 80094da:	2001      	movs	r0, #1
 80094dc:	f001 fa72 	bl	800a9c4 <LOG_log>
      g_DRV_context.isBluetoothOn = true;
 80094e0:	4b95      	ldr	r3, [pc, #596]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80094e2:	2201      	movs	r2, #1
 80094e4:	711a      	strb	r2, [r3, #4]
        ; /* Nothing to do */
      }
    }
  }

  return;
 80094e6:	e142      	b.n	800976e <DRV_updateFromBluetooth+0x2ba>
  else if (g_DRV_context.isBluetoothOn == false)
 80094e8:	4b93      	ldr	r3, [pc, #588]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80094ea:	791b      	ldrb	r3, [r3, #4]
 80094ec:	f083 0301 	eor.w	r3, r3, #1
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f040 813b 	bne.w	800976e <DRV_updateFromBluetooth+0x2ba>
    l_currentTimeInS = UTI_getTimeS();
 80094f8:	f002 fb2e 	bl	800bb58 <UTI_getTimeS>
 80094fc:	60f8      	str	r0, [r7, #12]
    switch (p_bluetoothData->button)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	7c1b      	ldrb	r3, [r3, #16]
 8009502:	3b01      	subs	r3, #1
 8009504:	2b0f      	cmp	r3, #15
 8009506:	d861      	bhi.n	80095cc <DRV_updateFromBluetooth+0x118>
 8009508:	a201      	add	r2, pc, #4	@ (adr r2, 8009510 <DRV_updateFromBluetooth+0x5c>)
 800950a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950e:	bf00      	nop
 8009510:	080095a5 	.word	0x080095a5
 8009514:	080095cd 	.word	0x080095cd
 8009518:	080095cd 	.word	0x080095cd
 800951c:	080095cd 	.word	0x080095cd
 8009520:	080095cd 	.word	0x080095cd
 8009524:	080095cd 	.word	0x080095cd
 8009528:	080095cd 	.word	0x080095cd
 800952c:	080095cd 	.word	0x080095cd
 8009530:	080095cd 	.word	0x080095cd
 8009534:	080095cd 	.word	0x080095cd
 8009538:	080095cd 	.word	0x080095cd
 800953c:	080095cd 	.word	0x080095cd
 8009540:	080095cd 	.word	0x080095cd
 8009544:	08009589 	.word	0x08009589
 8009548:	0800956d 	.word	0x0800956d
 800954c:	08009551 	.word	0x08009551
        if (g_DRV_context.mode != DRV_MODE_MANUAL_FIXED_SPEED)
 8009550:	4b79      	ldr	r3, [pc, #484]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 8009552:	79db      	ldrb	r3, [r3, #7]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d03b      	beq.n	80095d0 <DRV_updateFromBluetooth+0x11c>
          DRV_stop();
 8009558:	f000 feee 	bl	800a338 <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MANUAL_FIXED_SPEED;
 800955c:	4b76      	ldr	r3, [pc, #472]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 800955e:	2200      	movs	r2, #0
 8009560:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MANUAL_FIXED_SPEED");
 8009562:	4977      	ldr	r1, [pc, #476]	@ (8009740 <DRV_updateFromBluetooth+0x28c>)
 8009564:	2001      	movs	r0, #1
 8009566:	f001 fa2d 	bl	800a9c4 <LOG_log>
        break;
 800956a:	e031      	b.n	80095d0 <DRV_updateFromBluetooth+0x11c>
        if (g_DRV_context.mode != DRV_MODE_MANUAL_VARIABLE_SPEED)
 800956c:	4b72      	ldr	r3, [pc, #456]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 800956e:	79db      	ldrb	r3, [r3, #7]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d02f      	beq.n	80095d4 <DRV_updateFromBluetooth+0x120>
          DRV_stop();
 8009574:	f000 fee0 	bl	800a338 <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MANUAL_VARIABLE_SPEED;
 8009578:	4b6f      	ldr	r3, [pc, #444]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 800957a:	2201      	movs	r2, #1
 800957c:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MANUAL_VARIABLE_SPEED");
 800957e:	4971      	ldr	r1, [pc, #452]	@ (8009744 <DRV_updateFromBluetooth+0x290>)
 8009580:	2001      	movs	r0, #1
 8009582:	f001 fa1f 	bl	800a9c4 <LOG_log>
        break;
 8009586:	e025      	b.n	80095d4 <DRV_updateFromBluetooth+0x120>
        if (g_DRV_context.mode != DRV_MODE_MASTER_BOARD_CONTROL)
 8009588:	4b6b      	ldr	r3, [pc, #428]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 800958a:	79db      	ldrb	r3, [r3, #7]
 800958c:	2b02      	cmp	r3, #2
 800958e:	d023      	beq.n	80095d8 <DRV_updateFromBluetooth+0x124>
          DRV_stop();
 8009590:	f000 fed2 	bl	800a338 <DRV_stop>
          g_DRV_context.mode = DRV_MODE_MASTER_BOARD_CONTROL;
 8009594:	4b68      	ldr	r3, [pc, #416]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 8009596:	2202      	movs	r2, #2
 8009598:	71da      	strb	r2, [r3, #7]
          LOG_info("Drive mode now DRV_MODE_MASTER_BOARD_CONTROL");
 800959a:	496b      	ldr	r1, [pc, #428]	@ (8009748 <DRV_updateFromBluetooth+0x294>)
 800959c:	2001      	movs	r0, #1
 800959e:	f001 fa11 	bl	800a9c4 <LOG_log>
        break;
 80095a2:	e019      	b.n	80095d8 <DRV_updateFromBluetooth+0x124>
        if (g_DRV_context.selectPressedStartTimeInS == 0)
 80095a4:	4b64      	ldr	r3, [pc, #400]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d105      	bne.n	80095b8 <DRV_updateFromBluetooth+0x104>
          g_DRV_context.selectPressedStartTimeInS = l_currentTimeInS;
 80095ac:	4a62      	ldr	r2, [pc, #392]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6013      	str	r3, [r2, #0]
          DRV_toggleMotorsState();
 80095b2:	f000 fd39 	bl	800a028 <DRV_toggleMotorsState>
        break;
 80095b6:	e011      	b.n	80095dc <DRV_updateFromBluetooth+0x128>
        else if (l_currentTimeInS - g_DRV_context.selectPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 80095b8:	4b5f      	ldr	r3, [pc, #380]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	68fa      	ldr	r2, [r7, #12]
 80095be:	1ad3      	subs	r3, r2, r3
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d90b      	bls.n	80095dc <DRV_updateFromBluetooth+0x128>
          g_DRV_context.selectPressedStartTimeInS = 0;
 80095c4:	4b5c      	ldr	r3, [pc, #368]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	601a      	str	r2, [r3, #0]
        break;
 80095ca:	e007      	b.n	80095dc <DRV_updateFromBluetooth+0x128>
        break;
 80095cc:	bf00      	nop
 80095ce:	e006      	b.n	80095de <DRV_updateFromBluetooth+0x12a>
        break;
 80095d0:	bf00      	nop
 80095d2:	e004      	b.n	80095de <DRV_updateFromBluetooth+0x12a>
        break;
 80095d4:	bf00      	nop
 80095d6:	e002      	b.n	80095de <DRV_updateFromBluetooth+0x12a>
        break;
 80095d8:	bf00      	nop
 80095da:	e000      	b.n	80095de <DRV_updateFromBluetooth+0x12a>
        break;
 80095dc:	bf00      	nop
    if (g_DRV_context.mode == DRV_MODE_MASTER_BOARD_CONTROL)
 80095de:	4b56      	ldr	r3, [pc, #344]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095e0:	79db      	ldrb	r3, [r3, #7]
 80095e2:	2b02      	cmp	r3, #2
 80095e4:	f000 80c3 	beq.w	800976e <DRV_updateFromBluetooth+0x2ba>
      if (p_bluetoothData->leftY > STP_JOYSTICKS_THRESHOLD)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	2b0f      	cmp	r3, #15
 80095ee:	dd0c      	ble.n	800960a <DRV_updateFromBluetooth+0x156>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftY;
 80095f0:	4b51      	ldr	r3, [pc, #324]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80095f2:	79db      	ldrb	r3, [r3, #7]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d002      	beq.n	80095fe <DRV_updateFromBluetooth+0x14a>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	e000      	b.n	8009600 <DRV_updateFromBluetooth+0x14c>
 80095fe:	2314      	movs	r3, #20
 8009600:	60bb      	str	r3, [r7, #8]
        DRV_moveForward(l_speed);
 8009602:	68b8      	ldr	r0, [r7, #8]
 8009604:	f000 feb6 	bl	800a374 <DRV_moveForward>
 8009608:	e0aa      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightY > STP_JOYSTICKS_THRESHOLD)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68db      	ldr	r3, [r3, #12]
 800960e:	2b0f      	cmp	r3, #15
 8009610:	dd0c      	ble.n	800962c <DRV_updateFromBluetooth+0x178>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightY;
 8009612:	4b49      	ldr	r3, [pc, #292]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 8009614:	79db      	ldrb	r3, [r3, #7]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d002      	beq.n	8009620 <DRV_updateFromBluetooth+0x16c>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	e000      	b.n	8009622 <DRV_updateFromBluetooth+0x16e>
 8009620:	2314      	movs	r3, #20
 8009622:	60bb      	str	r3, [r7, #8]
        DRV_moveForward(l_speed);
 8009624:	68b8      	ldr	r0, [r7, #8]
 8009626:	f000 fea5 	bl	800a374 <DRV_moveForward>
 800962a:	e099      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftY < -STP_JOYSTICKS_THRESHOLD)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	f113 0f0f 	cmn.w	r3, #15
 8009634:	da0d      	bge.n	8009652 <DRV_updateFromBluetooth+0x19e>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftY;
 8009636:	4b40      	ldr	r3, [pc, #256]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 8009638:	79db      	ldrb	r3, [r3, #7]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <DRV_updateFromBluetooth+0x192>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	425b      	negs	r3, r3
 8009644:	e000      	b.n	8009648 <DRV_updateFromBluetooth+0x194>
 8009646:	2314      	movs	r3, #20
 8009648:	60bb      	str	r3, [r7, #8]
        DRV_moveBackward(l_speed);
 800964a:	68b8      	ldr	r0, [r7, #8]
 800964c:	f000 febc 	bl	800a3c8 <DRV_moveBackward>
 8009650:	e086      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightY < -STP_JOYSTICKS_THRESHOLD)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	f113 0f0f 	cmn.w	r3, #15
 800965a:	da0d      	bge.n	8009678 <DRV_updateFromBluetooth+0x1c4>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightY;
 800965c:	4b36      	ldr	r3, [pc, #216]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 800965e:	79db      	ldrb	r3, [r3, #7]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d003      	beq.n	800966c <DRV_updateFromBluetooth+0x1b8>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	425b      	negs	r3, r3
 800966a:	e000      	b.n	800966e <DRV_updateFromBluetooth+0x1ba>
 800966c:	2314      	movs	r3, #20
 800966e:	60bb      	str	r3, [r7, #8]
        DRV_moveBackward(l_speed);
 8009670:	68b8      	ldr	r0, [r7, #8]
 8009672:	f000 fea9 	bl	800a3c8 <DRV_moveBackward>
 8009676:	e073      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftX < -STP_JOYSTICKS_THRESHOLD)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f113 0f0f 	cmn.w	r3, #15
 8009680:	da0d      	bge.n	800969e <DRV_updateFromBluetooth+0x1ea>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->leftX;
 8009682:	4b2d      	ldr	r3, [pc, #180]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 8009684:	79db      	ldrb	r3, [r3, #7]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d003      	beq.n	8009692 <DRV_updateFromBluetooth+0x1de>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	425b      	negs	r3, r3
 8009690:	e000      	b.n	8009694 <DRV_updateFromBluetooth+0x1e0>
 8009692:	2314      	movs	r3, #20
 8009694:	60bb      	str	r3, [r7, #8]
        DRV_turnLeft(l_speed);
 8009696:	68b8      	ldr	r0, [r7, #8]
 8009698:	f000 ff68 	bl	800a56c <DRV_turnLeft>
 800969c:	e060      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->leftX > STP_JOYSTICKS_THRESHOLD)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b0f      	cmp	r3, #15
 80096a4:	dd0c      	ble.n	80096c0 <DRV_updateFromBluetooth+0x20c>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->leftX;
 80096a6:	4b24      	ldr	r3, [pc, #144]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80096a8:	79db      	ldrb	r3, [r3, #7]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d002      	beq.n	80096b4 <DRV_updateFromBluetooth+0x200>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	e000      	b.n	80096b6 <DRV_updateFromBluetooth+0x202>
 80096b4:	2314      	movs	r3, #20
 80096b6:	60bb      	str	r3, [r7, #8]
        DRV_turnRight(l_speed);
 80096b8:	68b8      	ldr	r0, [r7, #8]
 80096ba:	f000 ff81 	bl	800a5c0 <DRV_turnRight>
 80096be:	e04f      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightX < -STP_JOYSTICKS_THRESHOLD)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	f113 0f0f 	cmn.w	r3, #15
 80096c8:	da0d      	bge.n	80096e6 <DRV_updateFromBluetooth+0x232>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : -p_bluetoothData->rightX;
 80096ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80096cc:	79db      	ldrb	r3, [r3, #7]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d003      	beq.n	80096da <DRV_updateFromBluetooth+0x226>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	425b      	negs	r3, r3
 80096d8:	e000      	b.n	80096dc <DRV_updateFromBluetooth+0x228>
 80096da:	2314      	movs	r3, #20
 80096dc:	60bb      	str	r3, [r7, #8]
        DRV_translateLeft(l_speed);
 80096de:	68b8      	ldr	r0, [r7, #8]
 80096e0:	f000 ff98 	bl	800a614 <DRV_translateLeft>
 80096e4:	e03c      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->rightX > STP_JOYSTICKS_THRESHOLD)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	2b0f      	cmp	r3, #15
 80096ec:	dd0c      	ble.n	8009708 <DRV_updateFromBluetooth+0x254>
        l_speed = g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED ? STP_JOYSTICKS_FIXED_SPEED : p_bluetoothData->rightX;
 80096ee:	4b12      	ldr	r3, [pc, #72]	@ (8009738 <DRV_updateFromBluetooth+0x284>)
 80096f0:	79db      	ldrb	r3, [r3, #7]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d002      	beq.n	80096fc <DRV_updateFromBluetooth+0x248>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	e000      	b.n	80096fe <DRV_updateFromBluetooth+0x24a>
 80096fc:	2314      	movs	r3, #20
 80096fe:	60bb      	str	r3, [r7, #8]
        DRV_translateRight(l_speed);
 8009700:	68b8      	ldr	r0, [r7, #8]
 8009702:	f000 ffb1 	bl	800a668 <DRV_translateRight>
 8009706:	e02b      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_L1)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	7c1b      	ldrb	r3, [r3, #16]
 800970c:	2b0b      	cmp	r3, #11
 800970e:	d103      	bne.n	8009718 <DRV_updateFromBluetooth+0x264>
        DRV_moveForwardLeft(STP_BUTTONS_FIXED_SPEED);
 8009710:	2028      	movs	r0, #40	@ 0x28
 8009712:	f000 fead 	bl	800a470 <DRV_moveForwardLeft>
 8009716:	e023      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_L2)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	7c1b      	ldrb	r3, [r3, #16]
 800971c:	2b09      	cmp	r3, #9
 800971e:	d103      	bne.n	8009728 <DRV_updateFromBluetooth+0x274>
        DRV_moveBackwardRight(STP_BUTTONS_FIXED_SPEED);
 8009720:	2028      	movs	r0, #40	@ 0x28
 8009722:	f000 fecf 	bl	800a4c4 <DRV_moveBackwardRight>
 8009726:	e01b      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
      else if (p_bluetoothData->button == BLU_BUTTON_R1)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	7c1b      	ldrb	r3, [r3, #16]
 800972c:	2b0c      	cmp	r3, #12
 800972e:	d10d      	bne.n	800974c <DRV_updateFromBluetooth+0x298>
        DRV_moveForwardRight(STP_BUTTONS_FIXED_SPEED);
 8009730:	2028      	movs	r0, #40	@ 0x28
 8009732:	f000 fe73 	bl	800a41c <DRV_moveForwardRight>
 8009736:	e013      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
 8009738:	20000920 	.word	0x20000920
 800973c:	08011788 	.word	0x08011788
 8009740:	080117ac 	.word	0x080117ac
 8009744:	080117d8 	.word	0x080117d8
 8009748:	08011808 	.word	0x08011808
      else if (p_bluetoothData->button == BLU_BUTTON_R2)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	7c1b      	ldrb	r3, [r3, #16]
 8009750:	2b0a      	cmp	r3, #10
 8009752:	d103      	bne.n	800975c <DRV_updateFromBluetooth+0x2a8>
        DRV_moveBackwardLeft(STP_BUTTONS_FIXED_SPEED);
 8009754:	2028      	movs	r0, #40	@ 0x28
 8009756:	f000 fedf 	bl	800a518 <DRV_moveBackwardLeft>
 800975a:	e001      	b.n	8009760 <DRV_updateFromBluetooth+0x2ac>
        DRV_stop();
 800975c:	f000 fdec 	bl	800a338 <DRV_stop>
      if (p_logInfo == true)
 8009760:	78fb      	ldrb	r3, [r7, #3]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d003      	beq.n	800976e <DRV_updateFromBluetooth+0x2ba>
        DRV_logInfo(true);
 8009766:	2001      	movs	r0, #1
 8009768:	f000 fb08 	bl	8009d7c <DRV_logInfo>
  return;
 800976c:	bf00      	nop
 800976e:	bf00      	nop
}
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop

08009778 <DRV_updateFromCommands>:

void DRV_updateFromCommands(T_SFO_Handle *p_commandsFifo, bool p_logInfo)
{
 8009778:	b590      	push	{r4, r7, lr}
 800977a:	b091      	sub	sp, #68	@ 0x44
 800977c:	af02      	add	r7, sp, #8
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	460b      	mov	r3, r1
 8009782:	70fb      	strb	r3, [r7, #3]
  int32_t    l_rearRightSpeed;
  int32_t    l_rearLeftSpeed;
  float      l_value;

  /* Ignore master board data when a manual mode is selected */
  if (g_DRV_context.mode != DRV_MODE_MASTER_BOARD_CONTROL)
 8009784:	4bba      	ldr	r3, [pc, #744]	@ (8009a70 <DRV_updateFromCommands+0x2f8>)
 8009786:	79db      	ldrb	r3, [r3, #7]
 8009788:	2b02      	cmp	r3, #2
 800978a:	f040 8290 	bne.w	8009cae <DRV_updateFromCommands+0x536>
  }
  else
  {
    /* Deal with only one command per cycle. If a FIFO overflow occurs, */
    /* FIFO string will report an error, showing us a design issue...   */
    if (SFO_getCount(p_commandsFifo) != 0)
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f002 f920 	bl	800b9d4 <SFO_getCount>
 8009794:	4603      	mov	r3, r0
 8009796:	2b00      	cmp	r3, #0
 8009798:	f000 827b 	beq.w	8009c92 <DRV_updateFromCommands+0x51a>
    {
      SFO_logInfo(p_commandsFifo);
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f002 f925 	bl	800b9ec <SFO_logInfo>
      SFO_pop    (p_commandsFifo         , &l_command);
 80097a2:	f107 0320 	add.w	r3, r7, #32
 80097a6:	4619      	mov	r1, r3
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f002 f8d3 	bl	800b954 <SFO_pop>
      LOG_info   ("Drive got command: %s",  l_command);
 80097ae:	f107 0320 	add.w	r3, r7, #32
 80097b2:	461a      	mov	r2, r3
 80097b4:	49af      	ldr	r1, [pc, #700]	@ (8009a74 <DRV_updateFromCommands+0x2fc>)
 80097b6:	2001      	movs	r0, #1
 80097b8:	f001 f904 	bl	800a9c4 <LOG_log>

      /* Most commands expect PID mode */
      g_DRV_context.isPidModeOn = true;
 80097bc:	4bac      	ldr	r3, [pc, #688]	@ (8009a70 <DRV_updateFromCommands+0x2f8>)
 80097be:	2201      	movs	r2, #1
 80097c0:	719a      	strb	r2, [r3, #6]

      /* Stop */
      if ((l_command[0] == 'S') && (l_command[1] == 'T'))
 80097c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097c6:	2b53      	cmp	r3, #83	@ 0x53
 80097c8:	d116      	bne.n	80097f8 <DRV_updateFromCommands+0x80>
 80097ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80097ce:	2b54      	cmp	r3, #84	@ 0x54
 80097d0:	d112      	bne.n	80097f8 <DRV_updateFromCommands+0x80>
      {
        DRV_setDirectionsStop();
 80097d2:	f000 fc69 	bl	800a0a8 <DRV_setDirectionsStop>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, 0);
 80097d6:	2100      	movs	r1, #0
 80097d8:	48a7      	ldr	r0, [pc, #668]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 80097da:	f002 fc00 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , 0);
 80097de:	2100      	movs	r1, #0
 80097e0:	48a6      	ldr	r0, [pc, #664]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 80097e2:	f002 fbfc 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , 0);
 80097e6:	2100      	movs	r1, #0
 80097e8:	48a5      	ldr	r0, [pc, #660]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 80097ea:	f002 fbf8 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , 0);
 80097ee:	2100      	movs	r1, #0
 80097f0:	48a4      	ldr	r0, [pc, #656]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 80097f2:	f002 fbf4 	bl	800bfde <WHL_setPidTarget>
 80097f6:	e24c      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Straight */
      else if ((l_command[0] == 'F') && (l_command[1] == 'S'))
 80097f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097fc:	2b46      	cmp	r3, #70	@ 0x46
 80097fe:	d123      	bne.n	8009848 <DRV_updateFromCommands+0xd0>
 8009800:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009804:	2b53      	cmp	r3, #83	@ 0x53
 8009806:	d11f      	bne.n	8009848 <DRV_updateFromCommands+0xd0>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009808:	f107 021c 	add.w	r2, r7, #28
 800980c:	f107 0320 	add.w	r3, r7, #32
 8009810:	3302      	adds	r3, #2
 8009812:	4611      	mov	r1, r2
 8009814:	4618      	mov	r0, r3
 8009816:	f000 fb01 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsForward();
 800981a:	f000 fc61 	bl	800a0e0 <DRV_setDirectionsForward>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	4619      	mov	r1, r3
 8009822:	4895      	ldr	r0, [pc, #596]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009824:	f002 fbdb 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	4619      	mov	r1, r3
 800982c:	4893      	ldr	r0, [pc, #588]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 800982e:	f002 fbd6 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	4619      	mov	r1, r3
 8009836:	4892      	ldr	r0, [pc, #584]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009838:	f002 fbd1 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	4619      	mov	r1, r3
 8009840:	4890      	ldr	r0, [pc, #576]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009842:	f002 fbcc 	bl	800bfde <WHL_setPidTarget>
 8009846:	e224      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Move Backward */
      else if ((l_command[0] == 'B') && (l_command[1] == 'S'))
 8009848:	f897 3020 	ldrb.w	r3, [r7, #32]
 800984c:	2b42      	cmp	r3, #66	@ 0x42
 800984e:	d123      	bne.n	8009898 <DRV_updateFromCommands+0x120>
 8009850:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009854:	2b53      	cmp	r3, #83	@ 0x53
 8009856:	d11f      	bne.n	8009898 <DRV_updateFromCommands+0x120>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009858:	f107 021c 	add.w	r2, r7, #28
 800985c:	f107 0320 	add.w	r3, r7, #32
 8009860:	3302      	adds	r3, #2
 8009862:	4611      	mov	r1, r2
 8009864:	4618      	mov	r0, r3
 8009866:	f000 fad9 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackward();
 800986a:	f000 fc55 	bl	800a118 <DRV_setDirectionsBackward>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800986e:	69fb      	ldr	r3, [r7, #28]
 8009870:	4619      	mov	r1, r3
 8009872:	4881      	ldr	r0, [pc, #516]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009874:	f002 fbb3 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	4619      	mov	r1, r3
 800987c:	487f      	ldr	r0, [pc, #508]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 800987e:	f002 fbae 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	4619      	mov	r1, r3
 8009886:	487e      	ldr	r0, [pc, #504]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009888:	f002 fba9 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800988c:	69fb      	ldr	r3, [r7, #28]
 800988e:	4619      	mov	r1, r3
 8009890:	487c      	ldr	r0, [pc, #496]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009892:	f002 fba4 	bl	800bfde <WHL_setPidTarget>
 8009896:	e1fc      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* TuRn (i.e. Rotate) Left */
      else if ((l_command[0] == 'R') && (l_command[1] == 'L'))
 8009898:	f897 3020 	ldrb.w	r3, [r7, #32]
 800989c:	2b52      	cmp	r3, #82	@ 0x52
 800989e:	d123      	bne.n	80098e8 <DRV_updateFromCommands+0x170>
 80098a0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80098a4:	2b4c      	cmp	r3, #76	@ 0x4c
 80098a6:	d11f      	bne.n	80098e8 <DRV_updateFromCommands+0x170>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80098a8:	f107 021c 	add.w	r2, r7, #28
 80098ac:	f107 0320 	add.w	r3, r7, #32
 80098b0:	3302      	adds	r3, #2
 80098b2:	4611      	mov	r1, r2
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 fab1 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsTurnLeft();
 80098ba:	f000 fc89 	bl	800a1d0 <DRV_setDirectionsTurnLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	4619      	mov	r1, r3
 80098c2:	486d      	ldr	r0, [pc, #436]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 80098c4:	f002 fb8b 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	4619      	mov	r1, r3
 80098cc:	486b      	ldr	r0, [pc, #428]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 80098ce:	f002 fb86 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	4619      	mov	r1, r3
 80098d6:	486a      	ldr	r0, [pc, #424]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 80098d8:	f002 fb81 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	4619      	mov	r1, r3
 80098e0:	4868      	ldr	r0, [pc, #416]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 80098e2:	f002 fb7c 	bl	800bfde <WHL_setPidTarget>
 80098e6:	e1d4      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* TuRn (i.e. Rotate) Right */
      else if ((l_command[0] == 'R') && (l_command[1] == 'R'))
 80098e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80098ec:	2b52      	cmp	r3, #82	@ 0x52
 80098ee:	d123      	bne.n	8009938 <DRV_updateFromCommands+0x1c0>
 80098f0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80098f4:	2b52      	cmp	r3, #82	@ 0x52
 80098f6:	d11f      	bne.n	8009938 <DRV_updateFromCommands+0x1c0>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80098f8:	f107 021c 	add.w	r2, r7, #28
 80098fc:	f107 0320 	add.w	r3, r7, #32
 8009900:	3302      	adds	r3, #2
 8009902:	4611      	mov	r1, r2
 8009904:	4618      	mov	r0, r3
 8009906:	f000 fa89 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsTurnRight();
 800990a:	f000 fc7d 	bl	800a208 <DRV_setDirectionsTurnRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	4619      	mov	r1, r3
 8009912:	4859      	ldr	r0, [pc, #356]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009914:	f002 fb63 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	4619      	mov	r1, r3
 800991c:	4857      	ldr	r0, [pc, #348]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 800991e:	f002 fb5e 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	4619      	mov	r1, r3
 8009926:	4856      	ldr	r0, [pc, #344]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009928:	f002 fb59 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	4619      	mov	r1, r3
 8009930:	4854      	ldr	r0, [pc, #336]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009932:	f002 fb54 	bl	800bfde <WHL_setPidTarget>
 8009936:	e1ac      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Translate Left */
      else if ((l_command[0] == 'T') && (l_command[1] == 'L'))
 8009938:	f897 3020 	ldrb.w	r3, [r7, #32]
 800993c:	2b54      	cmp	r3, #84	@ 0x54
 800993e:	d123      	bne.n	8009988 <DRV_updateFromCommands+0x210>
 8009940:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009944:	2b4c      	cmp	r3, #76	@ 0x4c
 8009946:	d11f      	bne.n	8009988 <DRV_updateFromCommands+0x210>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009948:	f107 021c 	add.w	r2, r7, #28
 800994c:	f107 0320 	add.w	r3, r7, #32
 8009950:	3302      	adds	r3, #2
 8009952:	4611      	mov	r1, r2
 8009954:	4618      	mov	r0, r3
 8009956:	f000 fa61 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsTranslateLeft();
 800995a:	f000 fc71 	bl	800a240 <DRV_setDirectionsTranslateLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	4619      	mov	r1, r3
 8009962:	4845      	ldr	r0, [pc, #276]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009964:	f002 fb3b 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	4619      	mov	r1, r3
 800996c:	4843      	ldr	r0, [pc, #268]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 800996e:	f002 fb36 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	4619      	mov	r1, r3
 8009976:	4842      	ldr	r0, [pc, #264]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009978:	f002 fb31 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	4619      	mov	r1, r3
 8009980:	4840      	ldr	r0, [pc, #256]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009982:	f002 fb2c 	bl	800bfde <WHL_setPidTarget>
 8009986:	e184      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Translate Right */
      else if ((l_command[0] == 'T') && (l_command[1] == 'R'))
 8009988:	f897 3020 	ldrb.w	r3, [r7, #32]
 800998c:	2b54      	cmp	r3, #84	@ 0x54
 800998e:	d123      	bne.n	80099d8 <DRV_updateFromCommands+0x260>
 8009990:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009994:	2b52      	cmp	r3, #82	@ 0x52
 8009996:	d11f      	bne.n	80099d8 <DRV_updateFromCommands+0x260>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009998:	f107 021c 	add.w	r2, r7, #28
 800999c:	f107 0320 	add.w	r3, r7, #32
 80099a0:	3302      	adds	r3, #2
 80099a2:	4611      	mov	r1, r2
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fa39 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsTranslateRight();
 80099aa:	f000 fc65 	bl	800a278 <DRV_setDirectionsTranslateRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 80099ae:	69fb      	ldr	r3, [r7, #28]
 80099b0:	4619      	mov	r1, r3
 80099b2:	4831      	ldr	r0, [pc, #196]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 80099b4:	f002 fb13 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 80099b8:	69fb      	ldr	r3, [r7, #28]
 80099ba:	4619      	mov	r1, r3
 80099bc:	482f      	ldr	r0, [pc, #188]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 80099be:	f002 fb0e 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4619      	mov	r1, r3
 80099c6:	482e      	ldr	r0, [pc, #184]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 80099c8:	f002 fb09 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	4619      	mov	r1, r3
 80099d0:	482c      	ldr	r0, [pc, #176]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 80099d2:	f002 fb04 	bl	800bfde <WHL_setPidTarget>
 80099d6:	e15c      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Left */
      else if ((l_command[0] == 'F') && (l_command[1] == 'L'))
 80099d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80099dc:	2b46      	cmp	r3, #70	@ 0x46
 80099de:	d121      	bne.n	8009a24 <DRV_updateFromCommands+0x2ac>
 80099e0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80099e4:	2b4c      	cmp	r3, #76	@ 0x4c
 80099e6:	d11d      	bne.n	8009a24 <DRV_updateFromCommands+0x2ac>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 80099e8:	f107 021c 	add.w	r2, r7, #28
 80099ec:	f107 0320 	add.w	r3, r7, #32
 80099f0:	3302      	adds	r3, #2
 80099f2:	4611      	mov	r1, r2
 80099f4:	4618      	mov	r0, r3
 80099f6:	f000 fa11 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsForwardLeft();
 80099fa:	f000 fbb9 	bl	800a170 <DRV_setDirectionsForwardLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 80099fe:	69fb      	ldr	r3, [r7, #28]
 8009a00:	4619      	mov	r1, r3
 8009a02:	481d      	ldr	r0, [pc, #116]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009a04:	f002 faeb 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft ,       0);
 8009a08:	2100      	movs	r1, #0
 8009a0a:	481c      	ldr	r0, [pc, #112]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 8009a0c:	f002 fae7 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight ,       0);
 8009a10:	2100      	movs	r1, #0
 8009a12:	481b      	ldr	r0, [pc, #108]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009a14:	f002 fae3 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	4819      	ldr	r0, [pc, #100]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009a1e:	f002 fade 	bl	800bfde <WHL_setPidTarget>
 8009a22:	e136      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Forward Right */
      else if ((l_command[0] == 'F') && (l_command[1] == 'R'))
 8009a24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a28:	2b46      	cmp	r3, #70	@ 0x46
 8009a2a:	d12d      	bne.n	8009a88 <DRV_updateFromCommands+0x310>
 8009a2c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009a30:	2b52      	cmp	r3, #82	@ 0x52
 8009a32:	d129      	bne.n	8009a88 <DRV_updateFromCommands+0x310>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009a34:	f107 021c 	add.w	r2, r7, #28
 8009a38:	f107 0320 	add.w	r3, r7, #32
 8009a3c:	3302      	adds	r3, #2
 8009a3e:	4611      	mov	r1, r2
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 f9eb 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsForwardRight();
 8009a46:	f000 fb83 	bl	800a150 <DRV_setDirectionsForwardRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight,       0);
 8009a4a:	2100      	movs	r1, #0
 8009a4c:	480a      	ldr	r0, [pc, #40]	@ (8009a78 <DRV_updateFromCommands+0x300>)
 8009a4e:	f002 fac6 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	4619      	mov	r1, r3
 8009a56:	4809      	ldr	r0, [pc, #36]	@ (8009a7c <DRV_updateFromCommands+0x304>)
 8009a58:	f002 fac1 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	4619      	mov	r1, r3
 8009a60:	4807      	ldr	r0, [pc, #28]	@ (8009a80 <DRV_updateFromCommands+0x308>)
 8009a62:	f002 fabc 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  ,       0);
 8009a66:	2100      	movs	r1, #0
 8009a68:	4806      	ldr	r0, [pc, #24]	@ (8009a84 <DRV_updateFromCommands+0x30c>)
 8009a6a:	f002 fab8 	bl	800bfde <WHL_setPidTarget>
 8009a6e:	e110      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
 8009a70:	20000920 	.word	0x20000920
 8009a74:	08011838 	.word	0x08011838
 8009a78:	20000928 	.word	0x20000928
 8009a7c:	200009d4 	.word	0x200009d4
 8009a80:	20000b2c 	.word	0x20000b2c
 8009a84:	20000a80 	.word	0x20000a80
      }
      /* Backward Left */
      else if ((l_command[0] == 'B') && (l_command[1] == 'L'))
 8009a88:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a8c:	2b42      	cmp	r3, #66	@ 0x42
 8009a8e:	d121      	bne.n	8009ad4 <DRV_updateFromCommands+0x35c>
 8009a90:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009a94:	2b4c      	cmp	r3, #76	@ 0x4c
 8009a96:	d11d      	bne.n	8009ad4 <DRV_updateFromCommands+0x35c>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009a98:	f107 021c 	add.w	r2, r7, #28
 8009a9c:	f107 0320 	add.w	r3, r7, #32
 8009aa0:	3302      	adds	r3, #2
 8009aa2:	4611      	mov	r1, r2
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f000 f9b9 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackwardLeft();
 8009aaa:	f000 fb81 	bl	800a1b0 <DRV_setDirectionsBackwardLeft>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight,       0);
 8009aae:	2100      	movs	r1, #0
 8009ab0:	4881      	ldr	r0, [pc, #516]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009ab2:	f002 fa94 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft , l_speed);
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4880      	ldr	r0, [pc, #512]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009abc:	f002 fa8f 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight , l_speed);
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	487e      	ldr	r0, [pc, #504]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009ac6:	f002 fa8a 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  ,       0);
 8009aca:	2100      	movs	r1, #0
 8009acc:	487d      	ldr	r0, [pc, #500]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009ace:	f002 fa86 	bl	800bfde <WHL_setPidTarget>
 8009ad2:	e0de      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Backward Right */
      else if ((l_command[0] == 'B') && (l_command[1] == 'R'))
 8009ad4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009ad8:	2b42      	cmp	r3, #66	@ 0x42
 8009ada:	d121      	bne.n	8009b20 <DRV_updateFromCommands+0x3a8>
 8009adc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009ae0:	2b52      	cmp	r3, #82	@ 0x52
 8009ae2:	d11d      	bne.n	8009b20 <DRV_updateFromCommands+0x3a8>
      {
        DRV_getSpeedFromCommand(&l_command[2], &l_speed);
 8009ae4:	f107 021c 	add.w	r2, r7, #28
 8009ae8:	f107 0320 	add.w	r3, r7, #32
 8009aec:	3302      	adds	r3, #2
 8009aee:	4611      	mov	r1, r2
 8009af0:	4618      	mov	r0, r3
 8009af2:	f000 f993 	bl	8009e1c <DRV_getSpeedFromCommand>

        DRV_setDirectionsBackwardRight();
 8009af6:	f000 fb4b 	bl	800a190 <DRV_setDirectionsBackwardRight>

        WHL_setPidTarget(&g_DRV_context.wheelFrontRight, l_speed);
 8009afa:	69fb      	ldr	r3, [r7, #28]
 8009afc:	4619      	mov	r1, r3
 8009afe:	486e      	ldr	r0, [pc, #440]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009b00:	f002 fa6d 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelFrontLeft ,       0);
 8009b04:	2100      	movs	r1, #0
 8009b06:	486d      	ldr	r0, [pc, #436]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009b08:	f002 fa69 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearRight ,       0);
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	486c      	ldr	r0, [pc, #432]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009b10:	f002 fa65 	bl	800bfde <WHL_setPidTarget>
        WHL_setPidTarget(&g_DRV_context.wheelRearLeft  , l_speed);
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	4619      	mov	r1, r3
 8009b18:	486a      	ldr	r0, [pc, #424]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009b1a:	f002 fa60 	bl	800bfde <WHL_setPidTarget>
 8009b1e:	e0b8      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      /* Custom */
      else if (l_command[0] == 'C')
 8009b20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009b24:	2b43      	cmp	r3, #67	@ 0x43
 8009b26:	d138      	bne.n	8009b9a <DRV_updateFromCommands+0x422>
      {
        g_DRV_context.isPidModeOn = false;
 8009b28:	4b67      	ldr	r3, [pc, #412]	@ (8009cc8 <DRV_updateFromCommands+0x550>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	719a      	strb	r2, [r3, #6]

        DRV_getSpeedsFromCommand(&l_command[1],
 8009b2e:	f107 0410 	add.w	r4, r7, #16
 8009b32:	f107 0214 	add.w	r2, r7, #20
 8009b36:	f107 0118 	add.w	r1, r7, #24
 8009b3a:	f107 0320 	add.w	r3, r7, #32
 8009b3e:	1c58      	adds	r0, r3, #1
 8009b40:	f107 030c 	add.w	r3, r7, #12
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	4623      	mov	r3, r4
 8009b48:	f000 f990 	bl	8009e6c <DRV_getSpeedsFromCommand>
                                 &l_frontRightSpeed,
                                 &l_frontLeftSpeed,
                                 &l_rearRightSpeed,
                                 &l_rearLeftSpeed);

        DRV_setDirectionsCustom(l_frontRightSpeed,
 8009b4c:	69b8      	ldr	r0, [r7, #24]
 8009b4e:	6979      	ldr	r1, [r7, #20]
 8009b50:	693a      	ldr	r2, [r7, #16]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f000 fbac 	bl	800a2b0 <DRV_setDirectionsCustom>
                                l_frontLeftSpeed,
                                l_rearRightSpeed,
                                l_rearLeftSpeed);

        WHL_setDirectTarget(&g_DRV_context.wheelFrontRight, abs(l_frontRightSpeed));
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	bfb8      	it	lt
 8009b5e:	425b      	neglt	r3, r3
 8009b60:	4619      	mov	r1, r3
 8009b62:	4855      	ldr	r0, [pc, #340]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009b64:	f002 fa4f 	bl	800c006 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelFrontLeft , abs(l_frontLeftSpeed ));
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bfb8      	it	lt
 8009b6e:	425b      	neglt	r3, r3
 8009b70:	4619      	mov	r1, r3
 8009b72:	4852      	ldr	r0, [pc, #328]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009b74:	f002 fa47 	bl	800c006 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelRearRight , abs(l_rearRightSpeed ));
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bfb8      	it	lt
 8009b7e:	425b      	neglt	r3, r3
 8009b80:	4619      	mov	r1, r3
 8009b82:	484f      	ldr	r0, [pc, #316]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009b84:	f002 fa3f 	bl	800c006 <WHL_setDirectTarget>
        WHL_setDirectTarget(&g_DRV_context.wheelRearLeft  , abs(l_rearLeftSpeed  ));
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	bfb8      	it	lt
 8009b8e:	425b      	neglt	r3, r3
 8009b90:	4619      	mov	r1, r3
 8009b92:	484c      	ldr	r0, [pc, #304]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009b94:	f002 fa37 	bl	800c006 <WHL_setDirectTarget>
 8009b98:	e07b      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'P'))
 8009b9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009b9e:	2b4b      	cmp	r3, #75	@ 0x4b
 8009ba0:	d122      	bne.n	8009be8 <DRV_updateFromCommands+0x470>
 8009ba2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009ba6:	2b50      	cmp	r3, #80	@ 0x50
 8009ba8:	d11e      	bne.n	8009be8 <DRV_updateFromCommands+0x470>
      {
        l_value = atof(&l_command[2]);
 8009baa:	f107 0320 	add.w	r3, r7, #32
 8009bae:	3302      	adds	r3, #2
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f002 fae7 	bl	800c184 <atof>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	460b      	mov	r3, r1
 8009bba:	4610      	mov	r0, r2
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	f7f6 ffef 	bl	8000ba0 <__aeabi_d2f>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKp(&g_DRV_context.wheelFrontRight, l_value);
 8009bc6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009bc8:	483b      	ldr	r0, [pc, #236]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009bca:	f002 f9db 	bl	800bf84 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelFrontLeft , l_value);
 8009bce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009bd0:	483a      	ldr	r0, [pc, #232]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009bd2:	f002 f9d7 	bl	800bf84 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelRearRight , l_value);
 8009bd6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009bd8:	4839      	ldr	r0, [pc, #228]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009bda:	f002 f9d3 	bl	800bf84 <WHL_setPidKp>
        WHL_setPidKp(&g_DRV_context.wheelRearLeft  , l_value);
 8009bde:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009be0:	4838      	ldr	r0, [pc, #224]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009be2:	f002 f9cf 	bl	800bf84 <WHL_setPidKp>
 8009be6:	e054      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'I'))
 8009be8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009bec:	2b4b      	cmp	r3, #75	@ 0x4b
 8009bee:	d122      	bne.n	8009c36 <DRV_updateFromCommands+0x4be>
 8009bf0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009bf4:	2b49      	cmp	r3, #73	@ 0x49
 8009bf6:	d11e      	bne.n	8009c36 <DRV_updateFromCommands+0x4be>
      {
        l_value = atof(&l_command[2]);
 8009bf8:	f107 0320 	add.w	r3, r7, #32
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f002 fac0 	bl	800c184 <atof>
 8009c04:	4602      	mov	r2, r0
 8009c06:	460b      	mov	r3, r1
 8009c08:	4610      	mov	r0, r2
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	f7f6 ffc8 	bl	8000ba0 <__aeabi_d2f>
 8009c10:	4603      	mov	r3, r0
 8009c12:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKi(&g_DRV_context.wheelFrontRight, l_value);
 8009c14:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c16:	4828      	ldr	r0, [pc, #160]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009c18:	f002 f9c3 	bl	800bfa2 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelFrontLeft , l_value);
 8009c1c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c1e:	4827      	ldr	r0, [pc, #156]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009c20:	f002 f9bf 	bl	800bfa2 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelRearRight , l_value);
 8009c24:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c26:	4826      	ldr	r0, [pc, #152]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009c28:	f002 f9bb 	bl	800bfa2 <WHL_setPidKi>
        WHL_setPidKi(&g_DRV_context.wheelRearLeft  , l_value);
 8009c2c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c2e:	4825      	ldr	r0, [pc, #148]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009c30:	f002 f9b7 	bl	800bfa2 <WHL_setPidKi>
 8009c34:	e02d      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      else if ((l_command[0] == 'K') && (l_command[1] == 'D'))
 8009c36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009c3a:	2b4b      	cmp	r3, #75	@ 0x4b
 8009c3c:	d122      	bne.n	8009c84 <DRV_updateFromCommands+0x50c>
 8009c3e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009c42:	2b44      	cmp	r3, #68	@ 0x44
 8009c44:	d11e      	bne.n	8009c84 <DRV_updateFromCommands+0x50c>
      {
        l_value = atof(&l_command[2]);
 8009c46:	f107 0320 	add.w	r3, r7, #32
 8009c4a:	3302      	adds	r3, #2
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f002 fa99 	bl	800c184 <atof>
 8009c52:	4602      	mov	r2, r0
 8009c54:	460b      	mov	r3, r1
 8009c56:	4610      	mov	r0, r2
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f7f6 ffa1 	bl	8000ba0 <__aeabi_d2f>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	637b      	str	r3, [r7, #52]	@ 0x34

        WHL_setPidKd(&g_DRV_context.wheelFrontRight, l_value);
 8009c62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c64:	4814      	ldr	r0, [pc, #80]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009c66:	f002 f9ab 	bl	800bfc0 <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelFrontLeft , l_value);
 8009c6a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c6c:	4813      	ldr	r0, [pc, #76]	@ (8009cbc <DRV_updateFromCommands+0x544>)
 8009c6e:	f002 f9a7 	bl	800bfc0 <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelRearRight , l_value);
 8009c72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c74:	4812      	ldr	r0, [pc, #72]	@ (8009cc0 <DRV_updateFromCommands+0x548>)
 8009c76:	f002 f9a3 	bl	800bfc0 <WHL_setPidKd>
        WHL_setPidKd(&g_DRV_context.wheelRearLeft  , l_value);
 8009c7a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009c7c:	4811      	ldr	r0, [pc, #68]	@ (8009cc4 <DRV_updateFromCommands+0x54c>)
 8009c7e:	f002 f99f 	bl	800bfc0 <WHL_setPidKd>
 8009c82:	e006      	b.n	8009c92 <DRV_updateFromCommands+0x51a>
      }
      else
      {
        LOG_error("Drive got unsupported command: '%s'", l_command);
 8009c84:	f107 0320 	add.w	r3, r7, #32
 8009c88:	461a      	mov	r2, r3
 8009c8a:	4910      	ldr	r1, [pc, #64]	@ (8009ccc <DRV_updateFromCommands+0x554>)
 8009c8c:	2003      	movs	r0, #3
 8009c8e:	f000 fe99 	bl	800a9c4 <LOG_log>
      }
    }

    if (g_DRV_context.isPidModeOn == true)
 8009c92:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc8 <DRV_updateFromCommands+0x550>)
 8009c94:	799b      	ldrb	r3, [r3, #6]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d002      	beq.n	8009ca0 <DRV_updateFromCommands+0x528>
    {
      /* Update all 4 wheels PIDs, adjusting speeds, to reach targets */
      WHL_updatePidSpeed(&g_DRV_context.wheelFrontRight);
 8009c9a:	4807      	ldr	r0, [pc, #28]	@ (8009cb8 <DRV_updateFromCommands+0x540>)
 8009c9c:	f002 f9f6 	bl	800c08c <WHL_updatePidSpeed>
    else
    {
      /* Nothing to do */
    }

    if (p_logInfo == true)
 8009ca0:	78fb      	ldrb	r3, [r7, #3]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d003      	beq.n	8009cae <DRV_updateFromCommands+0x536>
    {
      DRV_logInfo(true);
 8009ca6:	2001      	movs	r0, #1
 8009ca8:	f000 f868 	bl	8009d7c <DRV_logInfo>
    {
      ; /* Nothing to do */
    }
  }

  return;
 8009cac:	bf00      	nop
 8009cae:	bf00      	nop
}
 8009cb0:	373c      	adds	r7, #60	@ 0x3c
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd90      	pop	{r4, r7, pc}
 8009cb6:	bf00      	nop
 8009cb8:	20000928 	.word	0x20000928
 8009cbc:	200009d4 	.word	0x200009d4
 8009cc0:	20000b2c 	.word	0x20000b2c
 8009cc4:	20000a80 	.word	0x20000a80
 8009cc8:	20000920 	.word	0x20000920
 8009ccc:	08011850 	.word	0x08011850

08009cd0 <DRV_reportVelocity>:

void DRV_reportVelocity(void)
{
 8009cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cd2:	b08f      	sub	sp, #60	@ 0x3c
 8009cd4:	af04      	add	r7, sp, #16
  float l_averageSpeedFrontLeft;
  float l_averageSpeedRearRight;
  float l_averageSpeedRearLeft;
  char  l_buffer[CST_MASTER_VELOCITY_STRING_LENGTH];

  (void)memset((void *)l_buffer, 0, CST_MASTER_VELOCITY_STRING_LENGTH);
 8009cd6:	463b      	mov	r3, r7
 8009cd8:	2215      	movs	r2, #21
 8009cda:	2100      	movs	r1, #0
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f004 f9e9 	bl	800e0b4 <memset>

  l_averageSpeedFrontRight = WHL_getAverageSpeed(&g_DRV_context.wheelFrontRight);
 8009ce2:	481c      	ldr	r0, [pc, #112]	@ (8009d54 <DRV_reportVelocity+0x84>)
 8009ce4:	f002 f9fa 	bl	800c0dc <WHL_getAverageSpeed>
 8009ce8:	6278      	str	r0, [r7, #36]	@ 0x24
  l_averageSpeedFrontLeft  = WHL_getAverageSpeed(&g_DRV_context.wheelFrontLeft );
 8009cea:	481b      	ldr	r0, [pc, #108]	@ (8009d58 <DRV_reportVelocity+0x88>)
 8009cec:	f002 f9f6 	bl	800c0dc <WHL_getAverageSpeed>
 8009cf0:	6238      	str	r0, [r7, #32]
  l_averageSpeedRearRight  = WHL_getAverageSpeed(&g_DRV_context.wheelRearRight );
 8009cf2:	481a      	ldr	r0, [pc, #104]	@ (8009d5c <DRV_reportVelocity+0x8c>)
 8009cf4:	f002 f9f2 	bl	800c0dc <WHL_getAverageSpeed>
 8009cf8:	61f8      	str	r0, [r7, #28]
  l_averageSpeedRearLeft   = WHL_getAverageSpeed(&g_DRV_context.wheelRearLeft  );
 8009cfa:	4819      	ldr	r0, [pc, #100]	@ (8009d60 <DRV_reportVelocity+0x90>)
 8009cfc:	f002 f9ee 	bl	800c0dc <WHL_getAverageSpeed>
 8009d00:	61b8      	str	r0, [r7, #24]

  (void)snprintf(l_buffer,
 8009d02:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d04:	f7f7 fa70 	bl	80011e8 <__aeabi_f2iz>
 8009d08:	4606      	mov	r6, r0
 8009d0a:	6a38      	ldr	r0, [r7, #32]
 8009d0c:	f7f7 fa6c 	bl	80011e8 <__aeabi_f2iz>
 8009d10:	4604      	mov	r4, r0
 8009d12:	69f8      	ldr	r0, [r7, #28]
 8009d14:	f7f7 fa68 	bl	80011e8 <__aeabi_f2iz>
 8009d18:	4605      	mov	r5, r0
 8009d1a:	69b8      	ldr	r0, [r7, #24]
 8009d1c:	f7f7 fa64 	bl	80011e8 <__aeabi_f2iz>
 8009d20:	4603      	mov	r3, r0
 8009d22:	4638      	mov	r0, r7
 8009d24:	9302      	str	r3, [sp, #8]
 8009d26:	9501      	str	r5, [sp, #4]
 8009d28:	9400      	str	r4, [sp, #0]
 8009d2a:	4633      	mov	r3, r6
 8009d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8009d64 <DRV_reportVelocity+0x94>)
 8009d2e:	2115      	movs	r1, #21
 8009d30:	f004 f8ba 	bl	800dea8 <sniprintf>
            (int)l_averageSpeedFrontRight,
            (int)l_averageSpeedFrontLeft ,
            (int)l_averageSpeedRearRight ,
            (int)l_averageSpeedRearLeft  );

  MAS_sendString(l_buffer, strnlen(l_buffer, CST_MASTER_VELOCITY_STRING_LENGTH));
 8009d34:	463b      	mov	r3, r7
 8009d36:	2115      	movs	r1, #21
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f004 f9e8 	bl	800e10e <strnlen>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	463b      	mov	r3, r7
 8009d42:	4611      	mov	r1, r2
 8009d44:	4618      	mov	r0, r3
 8009d46:	f000 ff1d 	bl	800ab84 <MAS_sendString>

  return;
 8009d4a:	bf00      	nop
}
 8009d4c:	372c      	adds	r7, #44	@ 0x2c
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d52:	bf00      	nop
 8009d54:	20000928 	.word	0x20000928
 8009d58:	200009d4 	.word	0x200009d4
 8009d5c:	20000b2c 	.word	0x20000b2c
 8009d60:	20000a80 	.word	0x20000a80
 8009d64:	08011874 	.word	0x08011874

08009d68 <DRV_getMode>:

T_DRV_MODE DRV_getMode(void)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	af00      	add	r7, sp, #0
  return g_DRV_context.mode;
 8009d6c:	4b02      	ldr	r3, [pc, #8]	@ (8009d78 <DRV_getMode+0x10>)
 8009d6e:	79db      	ldrb	r3, [r3, #7]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bc80      	pop	{r7}
 8009d76:	4770      	bx	lr
 8009d78:	20000920 	.word	0x20000920

08009d7c <DRV_logInfo>:

void DRV_logInfo(bool p_compactLog)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	4603      	mov	r3, r0
 8009d84:	71fb      	strb	r3, [r7, #7]
  if (g_DRV_context.mode == DRV_MODE_MANUAL_FIXED_SPEED)
 8009d86:	4b1c      	ldr	r3, [pc, #112]	@ (8009df8 <DRV_logInfo+0x7c>)
 8009d88:	79db      	ldrb	r3, [r3, #7]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d104      	bne.n	8009d98 <DRV_logInfo+0x1c>
  {
    LOG_info("Drive mode  : MANUAL FIXED SPEED");
 8009d8e:	491b      	ldr	r1, [pc, #108]	@ (8009dfc <DRV_logInfo+0x80>)
 8009d90:	2001      	movs	r0, #1
 8009d92:	f000 fe17 	bl	800a9c4 <LOG_log>
 8009d96:	e018      	b.n	8009dca <DRV_logInfo+0x4e>
  }
  else if (g_DRV_context.mode == DRV_MODE_MANUAL_VARIABLE_SPEED)
 8009d98:	4b17      	ldr	r3, [pc, #92]	@ (8009df8 <DRV_logInfo+0x7c>)
 8009d9a:	79db      	ldrb	r3, [r3, #7]
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d104      	bne.n	8009daa <DRV_logInfo+0x2e>
  {
    LOG_info("Drive mode  : MANUAL VARIABLE SPEED");
 8009da0:	4917      	ldr	r1, [pc, #92]	@ (8009e00 <DRV_logInfo+0x84>)
 8009da2:	2001      	movs	r0, #1
 8009da4:	f000 fe0e 	bl	800a9c4 <LOG_log>
 8009da8:	e00f      	b.n	8009dca <DRV_logInfo+0x4e>
  }
  else if (g_DRV_context.mode == DRV_MODE_MASTER_BOARD_CONTROL)
 8009daa:	4b13      	ldr	r3, [pc, #76]	@ (8009df8 <DRV_logInfo+0x7c>)
 8009dac:	79db      	ldrb	r3, [r3, #7]
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d104      	bne.n	8009dbc <DRV_logInfo+0x40>
  {
    LOG_info("Drive mode  : MASTER BOARD CONTROL");
 8009db2:	4914      	ldr	r1, [pc, #80]	@ (8009e04 <DRV_logInfo+0x88>)
 8009db4:	2001      	movs	r0, #1
 8009db6:	f000 fe05 	bl	800a9c4 <LOG_log>
 8009dba:	e006      	b.n	8009dca <DRV_logInfo+0x4e>
  }
  else
  {
    LOG_error("Unsupported drive mode: %u", g_DRV_context.mode);
 8009dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8009df8 <DRV_logInfo+0x7c>)
 8009dbe:	79db      	ldrb	r3, [r3, #7]
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	4911      	ldr	r1, [pc, #68]	@ (8009e08 <DRV_logInfo+0x8c>)
 8009dc4:	2003      	movs	r0, #3
 8009dc6:	f000 fdfd 	bl	800a9c4 <LOG_log>
  }

  if (g_DRV_context.areMotorsOn == true)
 8009dca:	4b0b      	ldr	r3, [pc, #44]	@ (8009df8 <DRV_logInfo+0x7c>)
 8009dcc:	795b      	ldrb	r3, [r3, #5]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d004      	beq.n	8009ddc <DRV_logInfo+0x60>
  {
    LOG_info("Drive motors: ON");
 8009dd2:	490e      	ldr	r1, [pc, #56]	@ (8009e0c <DRV_logInfo+0x90>)
 8009dd4:	2001      	movs	r0, #1
 8009dd6:	f000 fdf5 	bl	800a9c4 <LOG_log>
 8009dda:	e003      	b.n	8009de4 <DRV_logInfo+0x68>
  }
  else
  {
    LOG_info("Drive motors: OFF");
 8009ddc:	490c      	ldr	r1, [pc, #48]	@ (8009e10 <DRV_logInfo+0x94>)
 8009dde:	2001      	movs	r0, #1
 8009de0:	f000 fdf0 	bl	800a9c4 <LOG_log>
  }

  WHL_logInfo(&g_DRV_context.wheelFrontRight);
 8009de4:	480b      	ldr	r0, [pc, #44]	@ (8009e14 <DRV_logInfo+0x98>)
 8009de6:	f002 f985 	bl	800c0f4 <WHL_logInfo>
  WHL_logInfo(&g_DRV_context.wheelFrontLeft );
 8009dea:	480b      	ldr	r0, [pc, #44]	@ (8009e18 <DRV_logInfo+0x9c>)
 8009dec:	f002 f982 	bl	800c0f4 <WHL_logInfo>
  // WHL_logInfo(&g_DRV_context.wheelRearRight );
  // WHL_logInfo(&g_DRV_context.wheelRearLeft  );

  return;
 8009df0:	bf00      	nop
}
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}
 8009df8:	20000920 	.word	0x20000920
 8009dfc:	08011888 	.word	0x08011888
 8009e00:	080118ac 	.word	0x080118ac
 8009e04:	080118d0 	.word	0x080118d0
 8009e08:	080118f4 	.word	0x080118f4
 8009e0c:	08011910 	.word	0x08011910
 8009e10:	08011924 	.word	0x08011924
 8009e14:	20000928 	.word	0x20000928
 8009e18:	200009d4 	.word	0x200009d4

08009e1c <DRV_getSpeedFromCommand>:

static void DRV_getSpeedFromCommand(char *p_string, uint32_t *p_speed)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b086      	sub	sp, #24
 8009e20:	af02      	add	r7, sp, #8
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  uint32_t l_speed;

  l_speed = atoi(p_string);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f002 f9af 	bl	800c18a <atoi>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	60fb      	str	r3, [r7, #12]

  /* Check that speed is in allowed range */
  if ((l_speed < STP_MASTER_MIN_SPEED) || (l_speed > STP_MASTER_MAX_SPEED))
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2b3c      	cmp	r3, #60	@ 0x3c
 8009e34:	d905      	bls.n	8009e42 <DRV_getSpeedFromCommand+0x26>
  {
    LOG_error("Drive got out of range speed: %u", l_speed);
 8009e36:	68fa      	ldr	r2, [r7, #12]
 8009e38:	490b      	ldr	r1, [pc, #44]	@ (8009e68 <DRV_getSpeedFromCommand+0x4c>)
 8009e3a:	2003      	movs	r0, #3
 8009e3c:	f000 fdc2 	bl	800a9c4 <LOG_log>
                                     STP_DRIVE_MIN_SPEED,
                                     STP_DRIVE_MAX_SPEED,
                                     false);
  }

  return;
 8009e40:	e00e      	b.n	8009e60 <DRV_getSpeedFromCommand+0x44>
    *p_speed = UTI_normalizeIntValueExclude0(l_speed ,
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	2300      	movs	r3, #0
 8009e46:	9301      	str	r3, [sp, #4]
 8009e48:	233c      	movs	r3, #60	@ 0x3c
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	223c      	movs	r2, #60	@ 0x3c
 8009e50:	2100      	movs	r1, #0
 8009e52:	f001 ff83 	bl	800bd5c <UTI_normalizeIntValueExclude0>
 8009e56:	4603      	mov	r3, r0
 8009e58:	461a      	mov	r2, r3
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	601a      	str	r2, [r3, #0]
  return;
 8009e5e:	bf00      	nop
}
 8009e60:	3710      	adds	r7, #16
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	08011938 	.word	0x08011938

08009e6c <DRV_getSpeedsFromCommand>:
static void DRV_getSpeedsFromCommand(char    *p_string,
                                     int32_t *p_frontRightSpeed,
                                     int32_t *p_frontLeftSpeed,
                                     int32_t *p_rearRightSpeed,
                                     int32_t *p_rearLeftSpeed)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	@ 0x28
 8009e70:	af02      	add	r7, sp, #8
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
 8009e78:	603b      	str	r3, [r7, #0]
  int32_t l_frontRightSpeed = 0;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	61fb      	str	r3, [r7, #28]
  int32_t l_frontLeftSpeed  = 0;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	61bb      	str	r3, [r7, #24]
  int32_t l_rearRightSpeed  = 0;
 8009e82:	2300      	movs	r3, #0
 8009e84:	617b      	str	r3, [r7, #20]
  int32_t l_rearLeftSpeed   = 0;
 8009e86:	2300      	movs	r3, #0
 8009e88:	613b      	str	r3, [r7, #16]

  *p_frontRightSpeed = 0;
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	601a      	str	r2, [r3, #0]
  *p_frontLeftSpeed  = 0;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2200      	movs	r2, #0
 8009e94:	601a      	str	r2, [r3, #0]
  *p_rearRightSpeed  = 0;
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	601a      	str	r2, [r3, #0]
  *p_rearLeftSpeed   = 0;
 8009e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	601a      	str	r2, [r3, #0]

  (void)sscanf(p_string,
 8009ea2:	f107 0118 	add.w	r1, r7, #24
 8009ea6:	f107 021c 	add.w	r2, r7, #28
 8009eaa:	f107 0310 	add.w	r3, r7, #16
 8009eae:	9301      	str	r3, [sp, #4]
 8009eb0:	f107 0314 	add.w	r3, r7, #20
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	4959      	ldr	r1, [pc, #356]	@ (800a020 <DRV_getSpeedsFromCommand+0x1b4>)
 8009eba:	68f8      	ldr	r0, [r7, #12]
 8009ebc:	f004 f84c 	bl	800df58 <siscanf>
               &l_frontLeftSpeed,
               &l_rearRightSpeed,
               &l_rearLeftSpeed);

  /* Make sure that all speed is in allowed range */
  l_frontRightSpeed = UTI_clampIntValue(l_frontRightSpeed, -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009ec0:	69f8      	ldr	r0, [r7, #28]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9300      	str	r3, [sp, #0]
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	223c      	movs	r2, #60	@ 0x3c
 8009eca:	f06f 013b 	mvn.w	r1, #59	@ 0x3b
 8009ece:	f001 fe8b 	bl	800bbe8 <UTI_clampIntValue>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	61fb      	str	r3, [r7, #28]
  l_frontLeftSpeed  = UTI_clampIntValue(l_frontLeftSpeed , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009ed6:	69b8      	ldr	r0, [r7, #24]
 8009ed8:	2300      	movs	r3, #0
 8009eda:	9300      	str	r3, [sp, #0]
 8009edc:	2301      	movs	r3, #1
 8009ede:	223c      	movs	r2, #60	@ 0x3c
 8009ee0:	f06f 013b 	mvn.w	r1, #59	@ 0x3b
 8009ee4:	f001 fe80 	bl	800bbe8 <UTI_clampIntValue>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	61bb      	str	r3, [r7, #24]
  l_rearRightSpeed  = UTI_clampIntValue(l_rearRightSpeed , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009eec:	6978      	ldr	r0, [r7, #20]
 8009eee:	2300      	movs	r3, #0
 8009ef0:	9300      	str	r3, [sp, #0]
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	223c      	movs	r2, #60	@ 0x3c
 8009ef6:	f06f 013b 	mvn.w	r1, #59	@ 0x3b
 8009efa:	f001 fe75 	bl	800bbe8 <UTI_clampIntValue>
 8009efe:	4603      	mov	r3, r0
 8009f00:	617b      	str	r3, [r7, #20]
  l_rearLeftSpeed   = UTI_clampIntValue(l_rearLeftSpeed  , -STP_MASTER_MAX_SPEED, STP_MASTER_MAX_SPEED, true, 0);
 8009f02:	6938      	ldr	r0, [r7, #16]
 8009f04:	2300      	movs	r3, #0
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	2301      	movs	r3, #1
 8009f0a:	223c      	movs	r2, #60	@ 0x3c
 8009f0c:	f06f 013b 	mvn.w	r1, #59	@ 0x3b
 8009f10:	f001 fe6a 	bl	800bbe8 <UTI_clampIntValue>
 8009f14:	4603      	mov	r3, r0
 8009f16:	613b      	str	r3, [r7, #16]

  if ((l_frontRightSpeed < -STP_MASTER_MAX_SPEED) || (l_frontRightSpeed > STP_MASTER_MAX_SPEED)
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	f113 0f3c 	cmn.w	r3, #60	@ 0x3c
 8009f1e:	db17      	blt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	2b3c      	cmp	r3, #60	@ 0x3c
 8009f24:	dc14      	bgt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
   || (l_frontLeftSpeed  < -STP_MASTER_MAX_SPEED) || (l_frontLeftSpeed  > STP_MASTER_MAX_SPEED)
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	f113 0f3c 	cmn.w	r3, #60	@ 0x3c
 8009f2c:	db10      	blt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
 8009f2e:	69bb      	ldr	r3, [r7, #24]
 8009f30:	2b3c      	cmp	r3, #60	@ 0x3c
 8009f32:	dc0d      	bgt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
   || (l_rearRightSpeed  < -STP_MASTER_MAX_SPEED) || (l_rearRightSpeed  > STP_MASTER_MAX_SPEED)
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	f113 0f3c 	cmn.w	r3, #60	@ 0x3c
 8009f3a:	db09      	blt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	2b3c      	cmp	r3, #60	@ 0x3c
 8009f40:	dc06      	bgt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
   || (l_rearLeftSpeed   < -STP_MASTER_MAX_SPEED) || (l_rearLeftSpeed   > STP_MASTER_MAX_SPEED))
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	f113 0f3c 	cmn.w	r3, #60	@ 0x3c
 8009f48:	db02      	blt.n	8009f50 <DRV_getSpeedsFromCommand+0xe4>
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	2b3c      	cmp	r3, #60	@ 0x3c
 8009f4e:	dd0b      	ble.n	8009f68 <DRV_getSpeedsFromCommand+0xfc>
  {
    LOG_error("Got out of range speed(s) / clamped speed(s): %d %d %d %d",
 8009f50:	69f9      	ldr	r1, [r7, #28]
 8009f52:	69b8      	ldr	r0, [r7, #24]
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	693a      	ldr	r2, [r7, #16]
 8009f58:	9201      	str	r2, [sp, #4]
 8009f5a:	9300      	str	r3, [sp, #0]
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	460a      	mov	r2, r1
 8009f60:	4930      	ldr	r1, [pc, #192]	@ (800a024 <DRV_getSpeedsFromCommand+0x1b8>)
 8009f62:	2003      	movs	r0, #3
 8009f64:	f000 fd2e 	bl	800a9c4 <LOG_log>
  else
  {
    /* Nothing to do */
  }

  *p_frontRightSpeed = UTI_normalizeIntValue(abs(l_frontRightSpeed),
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009f6e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	bfd4      	ite	le
 8009f78:	2301      	movle	r3, #1
 8009f7a:	2300      	movgt	r3, #0
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	9301      	str	r3, [sp, #4]
 8009f80:	233c      	movs	r3, #60	@ 0x3c
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	2300      	movs	r3, #0
 8009f86:	223c      	movs	r2, #60	@ 0x3c
 8009f88:	2100      	movs	r1, #0
 8009f8a:	f001 fe82 	bl	800bc92 <UTI_normalizeIntValue>
 8009f8e:	4602      	mov	r2, r0
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_frontRightSpeed > 0 ? false : true);

  *p_frontLeftSpeed  = UTI_normalizeIntValue(abs(l_frontLeftSpeed),
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009f9a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009f9e:	69bb      	ldr	r3, [r7, #24]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	bfd4      	ite	le
 8009fa4:	2301      	movle	r3, #1
 8009fa6:	2300      	movgt	r3, #0
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	9301      	str	r3, [sp, #4]
 8009fac:	233c      	movs	r3, #60	@ 0x3c
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	223c      	movs	r2, #60	@ 0x3c
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	f001 fe6c 	bl	800bc92 <UTI_normalizeIntValue>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_frontLeftSpeed > 0 ? false : true);

  *p_rearRightSpeed  = UTI_normalizeIntValue(abs(l_rearRightSpeed),
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009fc6:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	bfd4      	ite	le
 8009fd0:	2301      	movle	r3, #1
 8009fd2:	2300      	movgt	r3, #0
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	9301      	str	r3, [sp, #4]
 8009fd8:	233c      	movs	r3, #60	@ 0x3c
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	2300      	movs	r3, #0
 8009fde:	223c      	movs	r2, #60	@ 0x3c
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	f001 fe56 	bl	800bc92 <UTI_normalizeIntValue>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_rearRightSpeed > 0 ? false : true);

  *p_rearLeftSpeed   = UTI_normalizeIntValue(abs(l_rearLeftSpeed),
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8009ff2:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	bfd4      	ite	le
 8009ffc:	2301      	movle	r3, #1
 8009ffe:	2300      	movgt	r3, #0
 800a000:	b2db      	uxtb	r3, r3
 800a002:	9301      	str	r3, [sp, #4]
 800a004:	233c      	movs	r3, #60	@ 0x3c
 800a006:	9300      	str	r3, [sp, #0]
 800a008:	2300      	movs	r3, #0
 800a00a:	223c      	movs	r2, #60	@ 0x3c
 800a00c:	2100      	movs	r1, #0
 800a00e:	f001 fe40 	bl	800bc92 <UTI_normalizeIntValue>
 800a012:	4602      	mov	r2, r0
 800a014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a016:	601a      	str	r2, [r3, #0]
                                             STP_MASTER_MAX_SPEED,
                                             STP_DRIVE_MIN_SPEED,
                                             STP_DRIVE_MAX_SPEED,
                                             l_rearLeftSpeed > 0 ? false : true);

  return;
 800a018:	bf00      	nop
}
 800a01a:	3720      	adds	r7, #32
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}
 800a020:	0801195c 	.word	0x0801195c
 800a024:	0801196c 	.word	0x0801196c

0800a028 <DRV_toggleMotorsState>:

static void DRV_toggleMotorsState(void)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	af00      	add	r7, sp, #0
  if (g_DRV_context.areMotorsOn == false)
 800a02c:	4b17      	ldr	r3, [pc, #92]	@ (800a08c <DRV_toggleMotorsState+0x64>)
 800a02e:	795b      	ldrb	r3, [r3, #5]
 800a030:	f083 0301 	eor.w	r3, r3, #1
 800a034:	b2db      	uxtb	r3, r3
 800a036:	2b00      	cmp	r3, #0
 800a038:	d013      	beq.n	800a062 <DRV_toggleMotorsState+0x3a>
  {
    LOG_info("Drive turning motor ON");
 800a03a:	4915      	ldr	r1, [pc, #84]	@ (800a090 <DRV_toggleMotorsState+0x68>)
 800a03c:	2001      	movs	r0, #1
 800a03e:	f000 fcc1 	bl	800a9c4 <LOG_log>

    WHL_turnMotorOn(&g_DRV_context.wheelFrontRight);
 800a042:	4814      	ldr	r0, [pc, #80]	@ (800a094 <DRV_toggleMotorsState+0x6c>)
 800a044:	f001 ff34 	bl	800beb0 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelFrontLeft );
 800a048:	4813      	ldr	r0, [pc, #76]	@ (800a098 <DRV_toggleMotorsState+0x70>)
 800a04a:	f001 ff31 	bl	800beb0 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelRearRight );
 800a04e:	4813      	ldr	r0, [pc, #76]	@ (800a09c <DRV_toggleMotorsState+0x74>)
 800a050:	f001 ff2e 	bl	800beb0 <WHL_turnMotorOn>
    WHL_turnMotorOn(&g_DRV_context.wheelRearLeft  );
 800a054:	4812      	ldr	r0, [pc, #72]	@ (800a0a0 <DRV_toggleMotorsState+0x78>)
 800a056:	f001 ff2b 	bl	800beb0 <WHL_turnMotorOn>

    g_DRV_context.areMotorsOn = true;
 800a05a:	4b0c      	ldr	r3, [pc, #48]	@ (800a08c <DRV_toggleMotorsState+0x64>)
 800a05c:	2201      	movs	r2, #1
 800a05e:	715a      	strb	r2, [r3, #5]
    WHL_turnMotorOff(&g_DRV_context.wheelRearLeft  );

    g_DRV_context.areMotorsOn = false;
  }

  return;
 800a060:	e013      	b.n	800a08a <DRV_toggleMotorsState+0x62>
    LOG_info("Drive turning motor OFF");
 800a062:	4910      	ldr	r1, [pc, #64]	@ (800a0a4 <DRV_toggleMotorsState+0x7c>)
 800a064:	2001      	movs	r0, #1
 800a066:	f000 fcad 	bl	800a9c4 <LOG_log>
    WHL_turnMotorOff(&g_DRV_context.wheelFrontRight);
 800a06a:	480a      	ldr	r0, [pc, #40]	@ (800a094 <DRV_toggleMotorsState+0x6c>)
 800a06c:	f001 ff2d 	bl	800beca <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelFrontLeft );
 800a070:	4809      	ldr	r0, [pc, #36]	@ (800a098 <DRV_toggleMotorsState+0x70>)
 800a072:	f001 ff2a 	bl	800beca <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelRearRight );
 800a076:	4809      	ldr	r0, [pc, #36]	@ (800a09c <DRV_toggleMotorsState+0x74>)
 800a078:	f001 ff27 	bl	800beca <WHL_turnMotorOff>
    WHL_turnMotorOff(&g_DRV_context.wheelRearLeft  );
 800a07c:	4808      	ldr	r0, [pc, #32]	@ (800a0a0 <DRV_toggleMotorsState+0x78>)
 800a07e:	f001 ff24 	bl	800beca <WHL_turnMotorOff>
    g_DRV_context.areMotorsOn = false;
 800a082:	4b02      	ldr	r3, [pc, #8]	@ (800a08c <DRV_toggleMotorsState+0x64>)
 800a084:	2200      	movs	r2, #0
 800a086:	715a      	strb	r2, [r3, #5]
  return;
 800a088:	bf00      	nop
}
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	20000920 	.word	0x20000920
 800a090:	080119a8 	.word	0x080119a8
 800a094:	20000928 	.word	0x20000928
 800a098:	200009d4 	.word	0x200009d4
 800a09c:	20000b2c 	.word	0x20000b2c
 800a0a0:	20000a80 	.word	0x20000a80
 800a0a4:	080119c0 	.word	0x080119c0

0800a0a8 <DRV_setDirectionsStop>:

static void DRV_setDirectionsStop(void)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_STOP);
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	4808      	ldr	r0, [pc, #32]	@ (800a0d0 <DRV_setDirectionsStop+0x28>)
 800a0b0:	f001 ff2d 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_STOP);
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	4807      	ldr	r0, [pc, #28]	@ (800a0d4 <DRV_setDirectionsStop+0x2c>)
 800a0b8:	f001 ff29 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_STOP);
 800a0bc:	2100      	movs	r1, #0
 800a0be:	4806      	ldr	r0, [pc, #24]	@ (800a0d8 <DRV_setDirectionsStop+0x30>)
 800a0c0:	f001 ff25 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_STOP);
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	4805      	ldr	r0, [pc, #20]	@ (800a0dc <DRV_setDirectionsStop+0x34>)
 800a0c8:	f001 ff21 	bl	800bf0e <WHL_setDirection>

  return;
 800a0cc:	bf00      	nop
}
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	20000928 	.word	0x20000928
 800a0d4:	200009d4 	.word	0x200009d4
 800a0d8:	20000b2c 	.word	0x20000b2c
 800a0dc:	20000a80 	.word	0x20000a80

0800a0e0 <DRV_setDirectionsForward>:

static void DRV_setDirectionsForward(void)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 800a0e4:	2101      	movs	r1, #1
 800a0e6:	4808      	ldr	r0, [pc, #32]	@ (800a108 <DRV_setDirectionsForward+0x28>)
 800a0e8:	f001 ff11 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD);
 800a0ec:	2101      	movs	r1, #1
 800a0ee:	4807      	ldr	r0, [pc, #28]	@ (800a10c <DRV_setDirectionsForward+0x2c>)
 800a0f0:	f001 ff0d 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD);
 800a0f4:	2101      	movs	r1, #1
 800a0f6:	4806      	ldr	r0, [pc, #24]	@ (800a110 <DRV_setDirectionsForward+0x30>)
 800a0f8:	f001 ff09 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD);
 800a0fc:	2101      	movs	r1, #1
 800a0fe:	4805      	ldr	r0, [pc, #20]	@ (800a114 <DRV_setDirectionsForward+0x34>)
 800a100:	f001 ff05 	bl	800bf0e <WHL_setDirection>

  return;
 800a104:	bf00      	nop
}
 800a106:	bd80      	pop	{r7, pc}
 800a108:	20000928 	.word	0x20000928
 800a10c:	200009d4 	.word	0x200009d4
 800a110:	20000b2c 	.word	0x20000b2c
 800a114:	20000a80 	.word	0x20000a80

0800a118 <DRV_setDirectionsBackward>:

static void DRV_setDirectionsBackward(void)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a11c:	2102      	movs	r1, #2
 800a11e:	4808      	ldr	r0, [pc, #32]	@ (800a140 <DRV_setDirectionsBackward+0x28>)
 800a120:	f001 fef5 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 800a124:	2102      	movs	r1, #2
 800a126:	4807      	ldr	r0, [pc, #28]	@ (800a144 <DRV_setDirectionsBackward+0x2c>)
 800a128:	f001 fef1 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 800a12c:	2102      	movs	r1, #2
 800a12e:	4806      	ldr	r0, [pc, #24]	@ (800a148 <DRV_setDirectionsBackward+0x30>)
 800a130:	f001 feed 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 800a134:	2102      	movs	r1, #2
 800a136:	4805      	ldr	r0, [pc, #20]	@ (800a14c <DRV_setDirectionsBackward+0x34>)
 800a138:	f001 fee9 	bl	800bf0e <WHL_setDirection>

  return;
 800a13c:	bf00      	nop
}
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	20000928 	.word	0x20000928
 800a144:	200009d4 	.word	0x200009d4
 800a148:	20000b2c 	.word	0x20000b2c
 800a14c:	20000a80 	.word	0x20000a80

0800a150 <DRV_setDirectionsForwardRight>:

static void DRV_setDirectionsForwardRight(void)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_FORWARD);
 800a154:	2101      	movs	r1, #1
 800a156:	4804      	ldr	r0, [pc, #16]	@ (800a168 <DRV_setDirectionsForwardRight+0x18>)
 800a158:	f001 fed9 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_FORWARD);
 800a15c:	2101      	movs	r1, #1
 800a15e:	4803      	ldr	r0, [pc, #12]	@ (800a16c <DRV_setDirectionsForwardRight+0x1c>)
 800a160:	f001 fed5 	bl	800bf0e <WHL_setDirection>

  return;
 800a164:	bf00      	nop
}
 800a166:	bd80      	pop	{r7, pc}
 800a168:	200009d4 	.word	0x200009d4
 800a16c:	20000b2c 	.word	0x20000b2c

0800a170 <DRV_setDirectionsForwardLeft>:

static void DRV_setDirectionsForwardLeft(void)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 800a174:	2101      	movs	r1, #1
 800a176:	4804      	ldr	r0, [pc, #16]	@ (800a188 <DRV_setDirectionsForwardLeft+0x18>)
 800a178:	f001 fec9 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD);
 800a17c:	2101      	movs	r1, #1
 800a17e:	4803      	ldr	r0, [pc, #12]	@ (800a18c <DRV_setDirectionsForwardLeft+0x1c>)
 800a180:	f001 fec5 	bl	800bf0e <WHL_setDirection>

  return;
 800a184:	bf00      	nop
}
 800a186:	bd80      	pop	{r7, pc}
 800a188:	20000928 	.word	0x20000928
 800a18c:	20000a80 	.word	0x20000a80

0800a190 <DRV_setDirectionsBackwardRight>:

static void DRV_setDirectionsBackwardRight(void)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a194:	2102      	movs	r1, #2
 800a196:	4804      	ldr	r0, [pc, #16]	@ (800a1a8 <DRV_setDirectionsBackwardRight+0x18>)
 800a198:	f001 feb9 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 800a19c:	2102      	movs	r1, #2
 800a19e:	4803      	ldr	r0, [pc, #12]	@ (800a1ac <DRV_setDirectionsBackwardRight+0x1c>)
 800a1a0:	f001 feb5 	bl	800bf0e <WHL_setDirection>

  return;
 800a1a4:	bf00      	nop
}
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	20000928 	.word	0x20000928
 800a1ac:	20000a80 	.word	0x20000a80

0800a1b0 <DRV_setDirectionsBackwardLeft>:

static void DRV_setDirectionsBackwardLeft(void)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_BACKWARD);
 800a1b4:	2102      	movs	r1, #2
 800a1b6:	4804      	ldr	r0, [pc, #16]	@ (800a1c8 <DRV_setDirectionsBackwardLeft+0x18>)
 800a1b8:	f001 fea9 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_BACKWARD);
 800a1bc:	2102      	movs	r1, #2
 800a1be:	4803      	ldr	r0, [pc, #12]	@ (800a1cc <DRV_setDirectionsBackwardLeft+0x1c>)
 800a1c0:	f001 fea5 	bl	800bf0e <WHL_setDirection>

  return;
 800a1c4:	bf00      	nop
}
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	200009d4 	.word	0x200009d4
 800a1cc:	20000b2c 	.word	0x20000b2c

0800a1d0 <DRV_setDirectionsTurnLeft>:

static void DRV_setDirectionsTurnLeft(void)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD );
 800a1d4:	2101      	movs	r1, #1
 800a1d6:	4808      	ldr	r0, [pc, #32]	@ (800a1f8 <DRV_setDirectionsTurnLeft+0x28>)
 800a1d8:	f001 fe99 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 800a1dc:	2102      	movs	r1, #2
 800a1de:	4807      	ldr	r0, [pc, #28]	@ (800a1fc <DRV_setDirectionsTurnLeft+0x2c>)
 800a1e0:	f001 fe95 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD );
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	4806      	ldr	r0, [pc, #24]	@ (800a200 <DRV_setDirectionsTurnLeft+0x30>)
 800a1e8:	f001 fe91 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 800a1ec:	2102      	movs	r1, #2
 800a1ee:	4805      	ldr	r0, [pc, #20]	@ (800a204 <DRV_setDirectionsTurnLeft+0x34>)
 800a1f0:	f001 fe8d 	bl	800bf0e <WHL_setDirection>

  return;
 800a1f4:	bf00      	nop
}
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	20000928 	.word	0x20000928
 800a1fc:	200009d4 	.word	0x200009d4
 800a200:	20000b2c 	.word	0x20000b2c
 800a204:	20000a80 	.word	0x20000a80

0800a208 <DRV_setDirectionsTurnRight>:

static void DRV_setDirectionsTurnRight(void)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a20c:	2102      	movs	r1, #2
 800a20e:	4808      	ldr	r0, [pc, #32]	@ (800a230 <DRV_setDirectionsTurnRight+0x28>)
 800a210:	f001 fe7d 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD );
 800a214:	2101      	movs	r1, #1
 800a216:	4807      	ldr	r0, [pc, #28]	@ (800a234 <DRV_setDirectionsTurnRight+0x2c>)
 800a218:	f001 fe79 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 800a21c:	2102      	movs	r1, #2
 800a21e:	4806      	ldr	r0, [pc, #24]	@ (800a238 <DRV_setDirectionsTurnRight+0x30>)
 800a220:	f001 fe75 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD );
 800a224:	2101      	movs	r1, #1
 800a226:	4805      	ldr	r0, [pc, #20]	@ (800a23c <DRV_setDirectionsTurnRight+0x34>)
 800a228:	f001 fe71 	bl	800bf0e <WHL_setDirection>

  return;
 800a22c:	bf00      	nop
}
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	20000928 	.word	0x20000928
 800a234:	200009d4 	.word	0x200009d4
 800a238:	20000b2c 	.word	0x20000b2c
 800a23c:	20000a80 	.word	0x20000a80

0800a240 <DRV_setDirectionsTranslateLeft>:

static void DRV_setDirectionsTranslateLeft(void)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD );
 800a244:	2101      	movs	r1, #1
 800a246:	4808      	ldr	r0, [pc, #32]	@ (800a268 <DRV_setDirectionsTranslateLeft+0x28>)
 800a248:	f001 fe61 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_BACKWARD);
 800a24c:	2102      	movs	r1, #2
 800a24e:	4807      	ldr	r0, [pc, #28]	@ (800a26c <DRV_setDirectionsTranslateLeft+0x2c>)
 800a250:	f001 fe5d 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_BACKWARD);
 800a254:	2102      	movs	r1, #2
 800a256:	4806      	ldr	r0, [pc, #24]	@ (800a270 <DRV_setDirectionsTranslateLeft+0x30>)
 800a258:	f001 fe59 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_FORWARD );
 800a25c:	2101      	movs	r1, #1
 800a25e:	4805      	ldr	r0, [pc, #20]	@ (800a274 <DRV_setDirectionsTranslateLeft+0x34>)
 800a260:	f001 fe55 	bl	800bf0e <WHL_setDirection>

  return;
 800a264:	bf00      	nop
}
 800a266:	bd80      	pop	{r7, pc}
 800a268:	20000928 	.word	0x20000928
 800a26c:	200009d4 	.word	0x200009d4
 800a270:	20000b2c 	.word	0x20000b2c
 800a274:	20000a80 	.word	0x20000a80

0800a278 <DRV_setDirectionsTranslateRight>:

static void DRV_setDirectionsTranslateRight(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	af00      	add	r7, sp, #0
  WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a27c:	2102      	movs	r1, #2
 800a27e:	4808      	ldr	r0, [pc, #32]	@ (800a2a0 <DRV_setDirectionsTranslateRight+0x28>)
 800a280:	f001 fe45 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelFrontLeft , MTR_DIRECTION_FORWARD );
 800a284:	2101      	movs	r1, #1
 800a286:	4807      	ldr	r0, [pc, #28]	@ (800a2a4 <DRV_setDirectionsTranslateRight+0x2c>)
 800a288:	f001 fe41 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearRight , MTR_DIRECTION_FORWARD );
 800a28c:	2101      	movs	r1, #1
 800a28e:	4806      	ldr	r0, [pc, #24]	@ (800a2a8 <DRV_setDirectionsTranslateRight+0x30>)
 800a290:	f001 fe3d 	bl	800bf0e <WHL_setDirection>
  WHL_setDirection(&g_DRV_context.wheelRearLeft  , MTR_DIRECTION_BACKWARD);
 800a294:	2102      	movs	r1, #2
 800a296:	4805      	ldr	r0, [pc, #20]	@ (800a2ac <DRV_setDirectionsTranslateRight+0x34>)
 800a298:	f001 fe39 	bl	800bf0e <WHL_setDirection>

  return;
 800a29c:	bf00      	nop
}
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	20000928 	.word	0x20000928
 800a2a4:	200009d4 	.word	0x200009d4
 800a2a8:	20000b2c 	.word	0x20000b2c
 800a2ac:	20000a80 	.word	0x20000a80

0800a2b0 <DRV_setDirectionsCustom>:

static void DRV_setDirectionsCustom(int32_t p_frontRightSpeed,
                                    int32_t p_frontLeftSpeed,
                                    int32_t p_rearRightSpeed,
                                    int32_t p_rearLeftSpeed)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b084      	sub	sp, #16
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	607a      	str	r2, [r7, #4]
 800a2bc:	603b      	str	r3, [r7, #0]
  if (p_frontRightSpeed >= 0)
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	db04      	blt.n	800a2ce <DRV_setDirectionsCustom+0x1e>
  {
    WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_FORWARD);
 800a2c4:	2101      	movs	r1, #1
 800a2c6:	4818      	ldr	r0, [pc, #96]	@ (800a328 <DRV_setDirectionsCustom+0x78>)
 800a2c8:	f001 fe21 	bl	800bf0e <WHL_setDirection>
 800a2cc:	e003      	b.n	800a2d6 <DRV_setDirectionsCustom+0x26>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelFrontRight, MTR_DIRECTION_BACKWARD);
 800a2ce:	2102      	movs	r1, #2
 800a2d0:	4815      	ldr	r0, [pc, #84]	@ (800a328 <DRV_setDirectionsCustom+0x78>)
 800a2d2:	f001 fe1c 	bl	800bf0e <WHL_setDirection>
  }

  if (p_frontLeftSpeed >= 0)
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	db04      	blt.n	800a2e6 <DRV_setDirectionsCustom+0x36>
  {
    WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_FORWARD);
 800a2dc:	2101      	movs	r1, #1
 800a2de:	4813      	ldr	r0, [pc, #76]	@ (800a32c <DRV_setDirectionsCustom+0x7c>)
 800a2e0:	f001 fe15 	bl	800bf0e <WHL_setDirection>
 800a2e4:	e003      	b.n	800a2ee <DRV_setDirectionsCustom+0x3e>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelFrontLeft, MTR_DIRECTION_BACKWARD);
 800a2e6:	2102      	movs	r1, #2
 800a2e8:	4810      	ldr	r0, [pc, #64]	@ (800a32c <DRV_setDirectionsCustom+0x7c>)
 800a2ea:	f001 fe10 	bl	800bf0e <WHL_setDirection>
  }

  if (p_rearRightSpeed >= 0)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	db04      	blt.n	800a2fe <DRV_setDirectionsCustom+0x4e>
  {
    WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_FORWARD);
 800a2f4:	2101      	movs	r1, #1
 800a2f6:	480e      	ldr	r0, [pc, #56]	@ (800a330 <DRV_setDirectionsCustom+0x80>)
 800a2f8:	f001 fe09 	bl	800bf0e <WHL_setDirection>
 800a2fc:	e003      	b.n	800a306 <DRV_setDirectionsCustom+0x56>
  }
  else
  {
    WHL_setDirection(&g_DRV_context.wheelRearRight, MTR_DIRECTION_BACKWARD);
 800a2fe:	2102      	movs	r1, #2
 800a300:	480b      	ldr	r0, [pc, #44]	@ (800a330 <DRV_setDirectionsCustom+0x80>)
 800a302:	f001 fe04 	bl	800bf0e <WHL_setDirection>
  }

  if (p_rearLeftSpeed >= 0)
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	db04      	blt.n	800a316 <DRV_setDirectionsCustom+0x66>
  {
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_FORWARD);
 800a30c:	2101      	movs	r1, #1
 800a30e:	4809      	ldr	r0, [pc, #36]	@ (800a334 <DRV_setDirectionsCustom+0x84>)
 800a310:	f001 fdfd 	bl	800bf0e <WHL_setDirection>
  else
  {
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_BACKWARD);
  }

  return;
 800a314:	e004      	b.n	800a320 <DRV_setDirectionsCustom+0x70>
    WHL_setDirection(&g_DRV_context.wheelRearLeft, MTR_DIRECTION_BACKWARD);
 800a316:	2102      	movs	r1, #2
 800a318:	4806      	ldr	r0, [pc, #24]	@ (800a334 <DRV_setDirectionsCustom+0x84>)
 800a31a:	f001 fdf8 	bl	800bf0e <WHL_setDirection>
  return;
 800a31e:	bf00      	nop
}
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}
 800a326:	bf00      	nop
 800a328:	20000928 	.word	0x20000928
 800a32c:	200009d4 	.word	0x200009d4
 800a330:	20000b2c 	.word	0x20000b2c
 800a334:	20000a80 	.word	0x20000a80

0800a338 <DRV_stop>:


static void DRV_stop(void)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
  DRV_setDirectionsStop();
 800a33c:	f7ff feb4 	bl	800a0a8 <DRV_setDirectionsStop>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, 0);
 800a340:	2100      	movs	r1, #0
 800a342:	4808      	ldr	r0, [pc, #32]	@ (800a364 <DRV_stop+0x2c>)
 800a344:	f001 fdf4 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , 0);
 800a348:	2100      	movs	r1, #0
 800a34a:	4807      	ldr	r0, [pc, #28]	@ (800a368 <DRV_stop+0x30>)
 800a34c:	f001 fdf0 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , 0);
 800a350:	2100      	movs	r1, #0
 800a352:	4806      	ldr	r0, [pc, #24]	@ (800a36c <DRV_stop+0x34>)
 800a354:	f001 fdec 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , 0);
 800a358:	2100      	movs	r1, #0
 800a35a:	4805      	ldr	r0, [pc, #20]	@ (800a370 <DRV_stop+0x38>)
 800a35c:	f001 fde8 	bl	800bf30 <WHL_setSpeed>

  return;
 800a360:	bf00      	nop
}
 800a362:	bd80      	pop	{r7, pc}
 800a364:	20000928 	.word	0x20000928
 800a368:	200009d4 	.word	0x200009d4
 800a36c:	20000b2c 	.word	0x20000b2c
 800a370:	20000a80 	.word	0x20000a80

0800a374 <DRV_moveForward>:

static void DRV_moveForward(uint32_t p_speed)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b082      	sub	sp, #8
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward @%u", p_speed);
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	490d      	ldr	r1, [pc, #52]	@ (800a3b4 <DRV_moveForward+0x40>)
 800a380:	2000      	movs	r0, #0
 800a382:	f000 fb1f 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsForward();
 800a386:	f7ff feab 	bl	800a0e0 <DRV_setDirectionsForward>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a38a:	6879      	ldr	r1, [r7, #4]
 800a38c:	480a      	ldr	r0, [pc, #40]	@ (800a3b8 <DRV_moveForward+0x44>)
 800a38e:	f001 fdcf 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a392:	6879      	ldr	r1, [r7, #4]
 800a394:	4809      	ldr	r0, [pc, #36]	@ (800a3bc <DRV_moveForward+0x48>)
 800a396:	f001 fdcb 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a39a:	6879      	ldr	r1, [r7, #4]
 800a39c:	4808      	ldr	r0, [pc, #32]	@ (800a3c0 <DRV_moveForward+0x4c>)
 800a39e:	f001 fdc7 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a3a2:	6879      	ldr	r1, [r7, #4]
 800a3a4:	4807      	ldr	r0, [pc, #28]	@ (800a3c4 <DRV_moveForward+0x50>)
 800a3a6:	f001 fdc3 	bl	800bf30 <WHL_setSpeed>

  return;
 800a3aa:	bf00      	nop
}
 800a3ac:	3708      	adds	r7, #8
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	080119d8 	.word	0x080119d8
 800a3b8:	20000928 	.word	0x20000928
 800a3bc:	200009d4 	.word	0x200009d4
 800a3c0:	20000b2c 	.word	0x20000b2c
 800a3c4:	20000a80 	.word	0x20000a80

0800a3c8 <DRV_moveBackward>:

static void DRV_moveBackward(uint32_t p_speed)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward @%u", p_speed);
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	490d      	ldr	r1, [pc, #52]	@ (800a408 <DRV_moveBackward+0x40>)
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	f000 faf5 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsBackward();
 800a3da:	f7ff fe9d 	bl	800a118 <DRV_setDirectionsBackward>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a3de:	6879      	ldr	r1, [r7, #4]
 800a3e0:	480a      	ldr	r0, [pc, #40]	@ (800a40c <DRV_moveBackward+0x44>)
 800a3e2:	f001 fda5 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a3e6:	6879      	ldr	r1, [r7, #4]
 800a3e8:	4809      	ldr	r0, [pc, #36]	@ (800a410 <DRV_moveBackward+0x48>)
 800a3ea:	f001 fda1 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a3ee:	6879      	ldr	r1, [r7, #4]
 800a3f0:	4808      	ldr	r0, [pc, #32]	@ (800a414 <DRV_moveBackward+0x4c>)
 800a3f2:	f001 fd9d 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a3f6:	6879      	ldr	r1, [r7, #4]
 800a3f8:	4807      	ldr	r0, [pc, #28]	@ (800a418 <DRV_moveBackward+0x50>)
 800a3fa:	f001 fd99 	bl	800bf30 <WHL_setSpeed>

  return;
 800a3fe:	bf00      	nop
}
 800a400:	3708      	adds	r7, #8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	080119ec 	.word	0x080119ec
 800a40c:	20000928 	.word	0x20000928
 800a410:	200009d4 	.word	0x200009d4
 800a414:	20000b2c 	.word	0x20000b2c
 800a418:	20000a80 	.word	0x20000a80

0800a41c <DRV_moveForwardRight>:

static void DRV_moveForwardRight(uint32_t p_speed)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward-right @%u", p_speed);
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	490d      	ldr	r1, [pc, #52]	@ (800a45c <DRV_moveForwardRight+0x40>)
 800a428:	2000      	movs	r0, #0
 800a42a:	f000 facb 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsForwardRight();
 800a42e:	f7ff fe8f 	bl	800a150 <DRV_setDirectionsForwardRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight,       0);
 800a432:	2100      	movs	r1, #0
 800a434:	480a      	ldr	r0, [pc, #40]	@ (800a460 <DRV_moveForwardRight+0x44>)
 800a436:	f001 fd7b 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a43a:	6879      	ldr	r1, [r7, #4]
 800a43c:	4809      	ldr	r0, [pc, #36]	@ (800a464 <DRV_moveForwardRight+0x48>)
 800a43e:	f001 fd77 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a442:	6879      	ldr	r1, [r7, #4]
 800a444:	4808      	ldr	r0, [pc, #32]	@ (800a468 <DRV_moveForwardRight+0x4c>)
 800a446:	f001 fd73 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  ,       0);
 800a44a:	2100      	movs	r1, #0
 800a44c:	4807      	ldr	r0, [pc, #28]	@ (800a46c <DRV_moveForwardRight+0x50>)
 800a44e:	f001 fd6f 	bl	800bf30 <WHL_setSpeed>

  return;
 800a452:	bf00      	nop
}
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	08011a00 	.word	0x08011a00
 800a460:	20000928 	.word	0x20000928
 800a464:	200009d4 	.word	0x200009d4
 800a468:	20000b2c 	.word	0x20000b2c
 800a46c:	20000a80 	.word	0x20000a80

0800a470 <DRV_moveForwardLeft>:

static void DRV_moveForwardLeft(uint32_t p_speed)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b082      	sub	sp, #8
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving forward-left @%u", p_speed);
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	490d      	ldr	r1, [pc, #52]	@ (800a4b0 <DRV_moveForwardLeft+0x40>)
 800a47c:	2000      	movs	r0, #0
 800a47e:	f000 faa1 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsForwardLeft();
 800a482:	f7ff fe75 	bl	800a170 <DRV_setDirectionsForwardLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a486:	6879      	ldr	r1, [r7, #4]
 800a488:	480a      	ldr	r0, [pc, #40]	@ (800a4b4 <DRV_moveForwardLeft+0x44>)
 800a48a:	f001 fd51 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft ,       0);
 800a48e:	2100      	movs	r1, #0
 800a490:	4809      	ldr	r0, [pc, #36]	@ (800a4b8 <DRV_moveForwardLeft+0x48>)
 800a492:	f001 fd4d 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight ,       0);
 800a496:	2100      	movs	r1, #0
 800a498:	4808      	ldr	r0, [pc, #32]	@ (800a4bc <DRV_moveForwardLeft+0x4c>)
 800a49a:	f001 fd49 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a49e:	6879      	ldr	r1, [r7, #4]
 800a4a0:	4807      	ldr	r0, [pc, #28]	@ (800a4c0 <DRV_moveForwardLeft+0x50>)
 800a4a2:	f001 fd45 	bl	800bf30 <WHL_setSpeed>

  return;
 800a4a6:	bf00      	nop
}
 800a4a8:	3708      	adds	r7, #8
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	08011a1c 	.word	0x08011a1c
 800a4b4:	20000928 	.word	0x20000928
 800a4b8:	200009d4 	.word	0x200009d4
 800a4bc:	20000b2c 	.word	0x20000b2c
 800a4c0:	20000a80 	.word	0x20000a80

0800a4c4 <DRV_moveBackwardRight>:

static void DRV_moveBackwardRight(uint32_t p_speed)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b082      	sub	sp, #8
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward-right @%u", p_speed);
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	490d      	ldr	r1, [pc, #52]	@ (800a504 <DRV_moveBackwardRight+0x40>)
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	f000 fa77 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsBackwardRight();
 800a4d6:	f7ff fe5b 	bl	800a190 <DRV_setDirectionsBackwardRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a4da:	6879      	ldr	r1, [r7, #4]
 800a4dc:	480a      	ldr	r0, [pc, #40]	@ (800a508 <DRV_moveBackwardRight+0x44>)
 800a4de:	f001 fd27 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft ,       0);
 800a4e2:	2100      	movs	r1, #0
 800a4e4:	4809      	ldr	r0, [pc, #36]	@ (800a50c <DRV_moveBackwardRight+0x48>)
 800a4e6:	f001 fd23 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight ,       0);
 800a4ea:	2100      	movs	r1, #0
 800a4ec:	4808      	ldr	r0, [pc, #32]	@ (800a510 <DRV_moveBackwardRight+0x4c>)
 800a4ee:	f001 fd1f 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a4f2:	6879      	ldr	r1, [r7, #4]
 800a4f4:	4807      	ldr	r0, [pc, #28]	@ (800a514 <DRV_moveBackwardRight+0x50>)
 800a4f6:	f001 fd1b 	bl	800bf30 <WHL_setSpeed>

  return;
 800a4fa:	bf00      	nop
}
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	08011a34 	.word	0x08011a34
 800a508:	20000928 	.word	0x20000928
 800a50c:	200009d4 	.word	0x200009d4
 800a510:	20000b2c 	.word	0x20000b2c
 800a514:	20000a80 	.word	0x20000a80

0800a518 <DRV_moveBackwardLeft>:

static void DRV_moveBackwardLeft(uint32_t p_speed)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  LOG_debug("Moving backward-left @%u", p_speed);
 800a520:	687a      	ldr	r2, [r7, #4]
 800a522:	490d      	ldr	r1, [pc, #52]	@ (800a558 <DRV_moveBackwardLeft+0x40>)
 800a524:	2000      	movs	r0, #0
 800a526:	f000 fa4d 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsBackwardLeft();
 800a52a:	f7ff fe41 	bl	800a1b0 <DRV_setDirectionsBackwardLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight,       0);
 800a52e:	2100      	movs	r1, #0
 800a530:	480a      	ldr	r0, [pc, #40]	@ (800a55c <DRV_moveBackwardLeft+0x44>)
 800a532:	f001 fcfd 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a536:	6879      	ldr	r1, [r7, #4]
 800a538:	4809      	ldr	r0, [pc, #36]	@ (800a560 <DRV_moveBackwardLeft+0x48>)
 800a53a:	f001 fcf9 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a53e:	6879      	ldr	r1, [r7, #4]
 800a540:	4808      	ldr	r0, [pc, #32]	@ (800a564 <DRV_moveBackwardLeft+0x4c>)
 800a542:	f001 fcf5 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  ,       0);
 800a546:	2100      	movs	r1, #0
 800a548:	4807      	ldr	r0, [pc, #28]	@ (800a568 <DRV_moveBackwardLeft+0x50>)
 800a54a:	f001 fcf1 	bl	800bf30 <WHL_setSpeed>

  return;
 800a54e:	bf00      	nop
}
 800a550:	3708      	adds	r7, #8
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}
 800a556:	bf00      	nop
 800a558:	08011a50 	.word	0x08011a50
 800a55c:	20000928 	.word	0x20000928
 800a560:	200009d4 	.word	0x200009d4
 800a564:	20000b2c 	.word	0x20000b2c
 800a568:	20000a80 	.word	0x20000a80

0800a56c <DRV_turnLeft>:

static void DRV_turnLeft(uint32_t p_speed)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b082      	sub	sp, #8
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  LOG_debug("Turning left @%u", p_speed);
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	490d      	ldr	r1, [pc, #52]	@ (800a5ac <DRV_turnLeft+0x40>)
 800a578:	2000      	movs	r0, #0
 800a57a:	f000 fa23 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsTurnLeft();
 800a57e:	f7ff fe27 	bl	800a1d0 <DRV_setDirectionsTurnLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a582:	6879      	ldr	r1, [r7, #4]
 800a584:	480a      	ldr	r0, [pc, #40]	@ (800a5b0 <DRV_turnLeft+0x44>)
 800a586:	f001 fcd3 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a58a:	6879      	ldr	r1, [r7, #4]
 800a58c:	4809      	ldr	r0, [pc, #36]	@ (800a5b4 <DRV_turnLeft+0x48>)
 800a58e:	f001 fccf 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a592:	6879      	ldr	r1, [r7, #4]
 800a594:	4808      	ldr	r0, [pc, #32]	@ (800a5b8 <DRV_turnLeft+0x4c>)
 800a596:	f001 fccb 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a59a:	6879      	ldr	r1, [r7, #4]
 800a59c:	4807      	ldr	r0, [pc, #28]	@ (800a5bc <DRV_turnLeft+0x50>)
 800a59e:	f001 fcc7 	bl	800bf30 <WHL_setSpeed>

  return;
 800a5a2:	bf00      	nop
}
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	08011a6c 	.word	0x08011a6c
 800a5b0:	20000928 	.word	0x20000928
 800a5b4:	200009d4 	.word	0x200009d4
 800a5b8:	20000b2c 	.word	0x20000b2c
 800a5bc:	20000a80 	.word	0x20000a80

0800a5c0 <DRV_turnRight>:

static void DRV_turnRight(uint32_t p_speed)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  LOG_debug("Turning right @%u", p_speed);
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	490d      	ldr	r1, [pc, #52]	@ (800a600 <DRV_turnRight+0x40>)
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	f000 f9f9 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsTurnRight();
 800a5d2:	f7ff fe19 	bl	800a208 <DRV_setDirectionsTurnRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a5d6:	6879      	ldr	r1, [r7, #4]
 800a5d8:	480a      	ldr	r0, [pc, #40]	@ (800a604 <DRV_turnRight+0x44>)
 800a5da:	f001 fca9 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a5de:	6879      	ldr	r1, [r7, #4]
 800a5e0:	4809      	ldr	r0, [pc, #36]	@ (800a608 <DRV_turnRight+0x48>)
 800a5e2:	f001 fca5 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a5e6:	6879      	ldr	r1, [r7, #4]
 800a5e8:	4808      	ldr	r0, [pc, #32]	@ (800a60c <DRV_turnRight+0x4c>)
 800a5ea:	f001 fca1 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a5ee:	6879      	ldr	r1, [r7, #4]
 800a5f0:	4807      	ldr	r0, [pc, #28]	@ (800a610 <DRV_turnRight+0x50>)
 800a5f2:	f001 fc9d 	bl	800bf30 <WHL_setSpeed>

  return;
 800a5f6:	bf00      	nop
}
 800a5f8:	3708      	adds	r7, #8
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	08011a80 	.word	0x08011a80
 800a604:	20000928 	.word	0x20000928
 800a608:	200009d4 	.word	0x200009d4
 800a60c:	20000b2c 	.word	0x20000b2c
 800a610:	20000a80 	.word	0x20000a80

0800a614 <DRV_translateLeft>:

static void DRV_translateLeft(uint32_t p_speed)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b082      	sub	sp, #8
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  LOG_debug("Translating left @%u", p_speed);
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	490d      	ldr	r1, [pc, #52]	@ (800a654 <DRV_translateLeft+0x40>)
 800a620:	2000      	movs	r0, #0
 800a622:	f000 f9cf 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsTranslateLeft();
 800a626:	f7ff fe0b 	bl	800a240 <DRV_setDirectionsTranslateLeft>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a62a:	6879      	ldr	r1, [r7, #4]
 800a62c:	480a      	ldr	r0, [pc, #40]	@ (800a658 <DRV_translateLeft+0x44>)
 800a62e:	f001 fc7f 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a632:	6879      	ldr	r1, [r7, #4]
 800a634:	4809      	ldr	r0, [pc, #36]	@ (800a65c <DRV_translateLeft+0x48>)
 800a636:	f001 fc7b 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a63a:	6879      	ldr	r1, [r7, #4]
 800a63c:	4808      	ldr	r0, [pc, #32]	@ (800a660 <DRV_translateLeft+0x4c>)
 800a63e:	f001 fc77 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a642:	6879      	ldr	r1, [r7, #4]
 800a644:	4807      	ldr	r0, [pc, #28]	@ (800a664 <DRV_translateLeft+0x50>)
 800a646:	f001 fc73 	bl	800bf30 <WHL_setSpeed>

  return;
 800a64a:	bf00      	nop
}
 800a64c:	3708      	adds	r7, #8
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	08011a94 	.word	0x08011a94
 800a658:	20000928 	.word	0x20000928
 800a65c:	200009d4 	.word	0x200009d4
 800a660:	20000b2c 	.word	0x20000b2c
 800a664:	20000a80 	.word	0x20000a80

0800a668 <DRV_translateRight>:

static void DRV_translateRight(uint32_t p_speed)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  LOG_debug("Translating right @%u", p_speed);
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	490d      	ldr	r1, [pc, #52]	@ (800a6a8 <DRV_translateRight+0x40>)
 800a674:	2000      	movs	r0, #0
 800a676:	f000 f9a5 	bl	800a9c4 <LOG_log>

  DRV_setDirectionsTranslateRight();
 800a67a:	f7ff fdfd 	bl	800a278 <DRV_setDirectionsTranslateRight>

  WHL_setSpeed(&g_DRV_context.wheelFrontRight, p_speed);
 800a67e:	6879      	ldr	r1, [r7, #4]
 800a680:	480a      	ldr	r0, [pc, #40]	@ (800a6ac <DRV_translateRight+0x44>)
 800a682:	f001 fc55 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelFrontLeft , p_speed);
 800a686:	6879      	ldr	r1, [r7, #4]
 800a688:	4809      	ldr	r0, [pc, #36]	@ (800a6b0 <DRV_translateRight+0x48>)
 800a68a:	f001 fc51 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearRight , p_speed);
 800a68e:	6879      	ldr	r1, [r7, #4]
 800a690:	4808      	ldr	r0, [pc, #32]	@ (800a6b4 <DRV_translateRight+0x4c>)
 800a692:	f001 fc4d 	bl	800bf30 <WHL_setSpeed>
  WHL_setSpeed(&g_DRV_context.wheelRearLeft  , p_speed);
 800a696:	6879      	ldr	r1, [r7, #4]
 800a698:	4807      	ldr	r0, [pc, #28]	@ (800a6b8 <DRV_translateRight+0x50>)
 800a69a:	f001 fc49 	bl	800bf30 <WHL_setSpeed>

  return;
 800a69e:	bf00      	nop
}
 800a6a0:	3708      	adds	r7, #8
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	08011aac 	.word	0x08011aac
 800a6ac:	20000928 	.word	0x20000928
 800a6b0:	200009d4 	.word	0x200009d4
 800a6b4:	20000b2c 	.word	0x20000b2c
 800a6b8:	20000a80 	.word	0x20000a80

0800a6bc <ENC_init>:

void ENC_init(T_ENC_Handle      *p_handle,
              char              *p_name,
              bool               p_invertOnUpdate,
              TIM_HandleTypeDef *p_encoderTimerHandle)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	60b9      	str	r1, [r7, #8]
 800a6c6:	603b      	str	r3, [r7, #0]
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	71fb      	strb	r3, [r7, #7]
  LOG_info("Initializing encoder module for %s", p_name);
 800a6cc:	68ba      	ldr	r2, [r7, #8]
 800a6ce:	490a      	ldr	r1, [pc, #40]	@ (800a6f8 <ENC_init+0x3c>)
 800a6d0:	2001      	movs	r0, #1
 800a6d2:	f000 f977 	bl	800a9c4 <LOG_log>

  p_handle->name           = p_name;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	68ba      	ldr	r2, [r7, #8]
 800a6da:	601a      	str	r2, [r3, #0]
  p_handle->invertOnUpdate = p_invertOnUpdate;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	79fa      	ldrb	r2, [r7, #7]
 800a6e0:	731a      	strb	r2, [r3, #12]
  p_handle->timerHandle    = p_encoderTimerHandle;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	683a      	ldr	r2, [r7, #0]
 800a6e6:	611a      	str	r2, [r3, #16]

  ENC_reset(p_handle);
 800a6e8:	68f8      	ldr	r0, [r7, #12]
 800a6ea:	f000 f807 	bl	800a6fc <ENC_reset>

  return;
 800a6ee:	bf00      	nop
}
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	08011ac4 	.word	0x08011ac4

0800a6fc <ENC_reset>:

void ENC_reset(T_ENC_Handle *p_handle)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  p_handle->value = 0;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	605a      	str	r2, [r3, #4]

  __HAL_TIM_SET_COUNTER(p_handle->timerHandle, 0);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	691b      	ldr	r3, [r3, #16]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2200      	movs	r2, #0
 800a712:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800a714:	bf00      	nop
}
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	bc80      	pop	{r7}
 800a71c:	4770      	bx	lr

0800a71e <ENC_update>:

void ENC_update(T_ENC_Handle *p_handle, int32_t p_value)
{
 800a71e:	b480      	push	{r7}
 800a720:	b083      	sub	sp, #12
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
 800a726:	6039      	str	r1, [r7, #0]
  if (p_handle->invertOnUpdate == false)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	7b1b      	ldrb	r3, [r3, #12]
 800a72c:	f083 0301 	eor.w	r3, r3, #1
 800a730:	b2db      	uxtb	r3, r3
 800a732:	2b00      	cmp	r3, #0
 800a734:	d003      	beq.n	800a73e <ENC_update+0x20>
  {
    p_handle->value = p_value;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	683a      	ldr	r2, [r7, #0]
 800a73a:	605a      	str	r2, [r3, #4]
  else
  {
    p_handle->value = -p_value;
  }

  return;
 800a73c:	e004      	b.n	800a748 <ENC_update+0x2a>
    p_handle->value = -p_value;
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	425a      	negs	r2, r3
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	605a      	str	r2, [r3, #4]
  return;
 800a746:	bf00      	nop
}
 800a748:	370c      	adds	r7, #12
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bc80      	pop	{r7}
 800a74e:	4770      	bx	lr

0800a750 <ENC_getCount>:

int32_t ENC_getCount(T_ENC_Handle *p_handle)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  int32_t l_count;

  l_count = p_handle->value;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	60fb      	str	r3, [r7, #12]
  p_handle->total += l_count;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	689a      	ldr	r2, [r3, #8]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	441a      	add	r2, r3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	609a      	str	r2, [r3, #8]

  ENC_reset(p_handle);
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f7ff ffc6 	bl	800a6fc <ENC_reset>

  return l_count;
 800a770:	68fb      	ldr	r3, [r7, #12]
}
 800a772:	4618      	mov	r0, r3
 800a774:	3710      	adds	r7, #16
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}

0800a77a <ENC_getTotal>:

int32_t ENC_getTotal(T_ENC_Handle *p_handle)
{
 800a77a:	b480      	push	{r7}
 800a77c:	b083      	sub	sp, #12
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
	return p_handle->total;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	689b      	ldr	r3, [r3, #8]
}
 800a786:	4618      	mov	r0, r3
 800a788:	370c      	adds	r7, #12
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bc80      	pop	{r7}
 800a78e:	4770      	bx	lr

0800a790 <LED_setMode>:
} T_LED_Context;

static T_LED_Context g_LED_context;

void LED_setMode(T_LED_MODE p_mode)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b082      	sub	sp, #8
 800a794:	af00      	add	r7, sp, #0
 800a796:	4603      	mov	r3, r0
 800a798:	71fb      	strb	r3, [r7, #7]
  if (p_mode != g_LED_context.mode)
 800a79a:	4b1b      	ldr	r3, [pc, #108]	@ (800a808 <LED_setMode+0x78>)
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	79fa      	ldrb	r2, [r7, #7]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d02d      	beq.n	800a800 <LED_setMode+0x70>
  {
    switch (p_mode)
 800a7a4:	79fb      	ldrb	r3, [r7, #7]
 800a7a6:	2b04      	cmp	r3, #4
 800a7a8:	d825      	bhi.n	800a7f6 <LED_setMode+0x66>
 800a7aa:	a201      	add	r2, pc, #4	@ (adr r2, 800a7b0 <LED_setMode+0x20>)
 800a7ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7b0:	0800a7c5 	.word	0x0800a7c5
 800a7b4:	0800a7cf 	.word	0x0800a7cf
 800a7b8:	0800a7d9 	.word	0x0800a7d9
 800a7bc:	0800a7e3 	.word	0x0800a7e3
 800a7c0:	0800a7ed 	.word	0x0800a7ed
    {
      case LED_MODE_FORCED_OFF:
        LOG_info("Turning LED OFF");
 800a7c4:	4911      	ldr	r1, [pc, #68]	@ (800a80c <LED_setMode+0x7c>)
 800a7c6:	2001      	movs	r0, #1
 800a7c8:	f000 f8fc 	bl	800a9c4 <LOG_log>
        break;
 800a7cc:	e014      	b.n	800a7f8 <LED_setMode+0x68>

      case LED_MODE_FORCED_ON:
        LOG_info("Turning LED ON");
 800a7ce:	4910      	ldr	r1, [pc, #64]	@ (800a810 <LED_setMode+0x80>)
 800a7d0:	2001      	movs	r0, #1
 800a7d2:	f000 f8f7 	bl	800a9c4 <LOG_log>
        break;
 800a7d6:	e00f      	b.n	800a7f8 <LED_setMode+0x68>

      case LED_MODE_BLINK_SLOW:
        LOG_info("Setting LED to blink slow");
 800a7d8:	490e      	ldr	r1, [pc, #56]	@ (800a814 <LED_setMode+0x84>)
 800a7da:	2001      	movs	r0, #1
 800a7dc:	f000 f8f2 	bl	800a9c4 <LOG_log>
        break;
 800a7e0:	e00a      	b.n	800a7f8 <LED_setMode+0x68>

      case LED_MODE_BLINK_MEDIUM:
        LOG_info("Setting LED to blink medium");
 800a7e2:	490d      	ldr	r1, [pc, #52]	@ (800a818 <LED_setMode+0x88>)
 800a7e4:	2001      	movs	r0, #1
 800a7e6:	f000 f8ed 	bl	800a9c4 <LOG_log>
        break;
 800a7ea:	e005      	b.n	800a7f8 <LED_setMode+0x68>

      case LED_MODE_BLINK_FAST:
        LOG_info("Setting LED to blink fast");
 800a7ec:	490b      	ldr	r1, [pc, #44]	@ (800a81c <LED_setMode+0x8c>)
 800a7ee:	2001      	movs	r0, #1
 800a7f0:	f000 f8e8 	bl	800a9c4 <LOG_log>
        break;
 800a7f4:	e000      	b.n	800a7f8 <LED_setMode+0x68>

      default:
        ; /* Nothing to do */
        break;
 800a7f6:	bf00      	nop
    }

    g_LED_context.mode = p_mode;
 800a7f8:	4a03      	ldr	r2, [pc, #12]	@ (800a808 <LED_setMode+0x78>)
 800a7fa:	79fb      	ldrb	r3, [r7, #7]
 800a7fc:	7013      	strb	r3, [r2, #0]
  else
  {
    ; /* Nothong to do */
  }

  return;
 800a7fe:	bf00      	nop
 800a800:	bf00      	nop
}
 800a802:	3708      	adds	r7, #8
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	20000bd8 	.word	0x20000bd8
 800a80c:	08011b00 	.word	0x08011b00
 800a810:	08011b10 	.word	0x08011b10
 800a814:	08011b20 	.word	0x08011b20
 800a818:	08011b3c 	.word	0x08011b3c
 800a81c:	08011b58 	.word	0x08011b58

0800a820 <LED_update>:
{
  return g_LED_context.mode;
}

void LED_update(void)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	af00      	add	r7, sp, #0
  static uint32_t l_blinkCounter = 0;

  switch (g_LED_context.mode)
 800a824:	4b2a      	ldr	r3, [pc, #168]	@ (800a8d0 <LED_update+0xb0>)
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	2b04      	cmp	r3, #4
 800a82a:	d849      	bhi.n	800a8c0 <LED_update+0xa0>
 800a82c:	a201      	add	r2, pc, #4	@ (adr r2, 800a834 <LED_update+0x14>)
 800a82e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a832:	bf00      	nop
 800a834:	0800a849 	.word	0x0800a849
 800a838:	0800a857 	.word	0x0800a857
 800a83c:	0800a865 	.word	0x0800a865
 800a840:	0800a893 	.word	0x0800a893
 800a844:	0800a8b5 	.word	0x0800a8b5
  {
    case LED_MODE_FORCED_OFF:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 800a848:	2201      	movs	r2, #1
 800a84a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a84e:	4821      	ldr	r0, [pc, #132]	@ (800a8d4 <LED_update+0xb4>)
 800a850:	f7f9 f8fe 	bl	8003a50 <HAL_GPIO_WritePin>
      break;
 800a854:	e039      	b.n	800a8ca <LED_update+0xaa>

    case LED_MODE_FORCED_ON:
      HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800a856:	2200      	movs	r2, #0
 800a858:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a85c:	481d      	ldr	r0, [pc, #116]	@ (800a8d4 <LED_update+0xb4>)
 800a85e:	f7f9 f8f7 	bl	8003a50 <HAL_GPIO_WritePin>
      break;
 800a862:	e032      	b.n	800a8ca <LED_update+0xaa>

    case LED_MODE_BLINK_SLOW:
      l_blinkCounter++;
 800a864:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d8 <LED_update+0xb8>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	3301      	adds	r3, #1
 800a86a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8d8 <LED_update+0xb8>)
 800a86c:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 5 == 0)
 800a86e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8d8 <LED_update+0xb8>)
 800a870:	6819      	ldr	r1, [r3, #0]
 800a872:	4b1a      	ldr	r3, [pc, #104]	@ (800a8dc <LED_update+0xbc>)
 800a874:	fba3 2301 	umull	r2, r3, r3, r1
 800a878:	089a      	lsrs	r2, r3, #2
 800a87a:	4613      	mov	r3, r2
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	4413      	add	r3, r2
 800a880:	1aca      	subs	r2, r1, r3
 800a882:	2a00      	cmp	r2, #0
 800a884:	d11e      	bne.n	800a8c4 <LED_update+0xa4>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a886:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a88a:	4812      	ldr	r0, [pc, #72]	@ (800a8d4 <LED_update+0xb4>)
 800a88c:	f7f9 f90c 	bl	8003aa8 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800a890:	e018      	b.n	800a8c4 <LED_update+0xa4>

    case LED_MODE_BLINK_MEDIUM:
      l_blinkCounter++;
 800a892:	4b11      	ldr	r3, [pc, #68]	@ (800a8d8 <LED_update+0xb8>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	3301      	adds	r3, #1
 800a898:	4a0f      	ldr	r2, [pc, #60]	@ (800a8d8 <LED_update+0xb8>)
 800a89a:	6013      	str	r3, [r2, #0]
      if (l_blinkCounter % 2 == 0)
 800a89c:	4b0e      	ldr	r3, [pc, #56]	@ (800a8d8 <LED_update+0xb8>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f003 0301 	and.w	r3, r3, #1
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10f      	bne.n	800a8c8 <LED_update+0xa8>
      {
        HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a8a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a8ac:	4809      	ldr	r0, [pc, #36]	@ (800a8d4 <LED_update+0xb4>)
 800a8ae:	f7f9 f8fb 	bl	8003aa8 <HAL_GPIO_TogglePin>
      }
      else
      {
        ; /* Nothing to do */
      }
      break;
 800a8b2:	e009      	b.n	800a8c8 <LED_update+0xa8>

    case LED_MODE_BLINK_FAST:
      HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 800a8b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a8b8:	4806      	ldr	r0, [pc, #24]	@ (800a8d4 <LED_update+0xb4>)
 800a8ba:	f7f9 f8f5 	bl	8003aa8 <HAL_GPIO_TogglePin>
      break;
 800a8be:	e004      	b.n	800a8ca <LED_update+0xaa>

    default:
      ; /* Nothing to do */
      break;
 800a8c0:	bf00      	nop
 800a8c2:	e002      	b.n	800a8ca <LED_update+0xaa>
      break;
 800a8c4:	bf00      	nop
 800a8c6:	e000      	b.n	800a8ca <LED_update+0xaa>
      break;
 800a8c8:	bf00      	nop
  }

  return;
 800a8ca:	bf00      	nop
}
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	20000bd8 	.word	0x20000bd8
 800a8d4:	40011000 	.word	0x40011000
 800a8d8:	20000bdc 	.word	0x20000bdc
 800a8dc:	cccccccd 	.word	0xcccccccd

0800a8e0 <LOG_init>:
{
  "DEBUG", "INFO", "WARNING", "ERROR"
};

void LOG_init(bool p_isLogOn)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	71fb      	strb	r3, [r7, #7]
  g_LOG_context.isOn = p_isLogOn;
 800a8ea:	4a05      	ldr	r2, [pc, #20]	@ (800a900 <LOG_init+0x20>)
 800a8ec:	79fb      	ldrb	r3, [r7, #7]
 800a8ee:	7013      	strb	r3, [r2, #0]

  LOG_info("LOG initialized");
 800a8f0:	4904      	ldr	r1, [pc, #16]	@ (800a904 <LOG_init+0x24>)
 800a8f2:	2001      	movs	r0, #1
 800a8f4:	f000 f866 	bl	800a9c4 <LOG_log>

  return;
 800a8f8:	bf00      	nop
}
 800a8fa:	3708      	adds	r7, #8
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}
 800a900:	20000be0 	.word	0x20000be0
 800a904:	08011b94 	.word	0x08011b94

0800a908 <LOG_toggleOnOff>:

void LOG_toggleOnOff(void)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	af00      	add	r7, sp, #0
  if (g_LOG_context.isOn == true)
 800a90c:	4b0a      	ldr	r3, [pc, #40]	@ (800a938 <LOG_toggleOnOff+0x30>)
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d007      	beq.n	800a924 <LOG_toggleOnOff+0x1c>
  {
    LOG_info("Turning LOG OFF");
 800a914:	4909      	ldr	r1, [pc, #36]	@ (800a93c <LOG_toggleOnOff+0x34>)
 800a916:	2001      	movs	r0, #1
 800a918:	f000 f854 	bl	800a9c4 <LOG_log>

    g_LOG_context.isOn = false;
 800a91c:	4b06      	ldr	r3, [pc, #24]	@ (800a938 <LOG_toggleOnOff+0x30>)
 800a91e:	2200      	movs	r2, #0
 800a920:	701a      	strb	r2, [r3, #0]
    g_LOG_context.isOn = true;

    LOG_info("Turning LOG ON");
  }

  return;
 800a922:	e007      	b.n	800a934 <LOG_toggleOnOff+0x2c>
    g_LOG_context.isOn = true;
 800a924:	4b04      	ldr	r3, [pc, #16]	@ (800a938 <LOG_toggleOnOff+0x30>)
 800a926:	2201      	movs	r2, #1
 800a928:	701a      	strb	r2, [r3, #0]
    LOG_info("Turning LOG ON");
 800a92a:	4905      	ldr	r1, [pc, #20]	@ (800a940 <LOG_toggleOnOff+0x38>)
 800a92c:	2001      	movs	r0, #1
 800a92e:	f000 f849 	bl	800a9c4 <LOG_log>
  return;
 800a932:	bf00      	nop
}
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	20000be0 	.word	0x20000be0
 800a93c:	08011ba4 	.word	0x08011ba4
 800a940:	08011bb4 	.word	0x08011bb4

0800a944 <LOG_setLevel>:

void LOG_setLevel(T_LOG_LEVEL p_level)
{
 800a944:	b480      	push	{r7}
 800a946:	b083      	sub	sp, #12
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	71fb      	strb	r3, [r7, #7]
  g_LOG_context.level = p_level;
 800a94e:	4a04      	ldr	r2, [pc, #16]	@ (800a960 <LOG_setLevel+0x1c>)
 800a950:	79fb      	ldrb	r3, [r7, #7]
 800a952:	7053      	strb	r3, [r2, #1]

  return;
 800a954:	bf00      	nop
}
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	bc80      	pop	{r7}
 800a95c:	4770      	bx	lr
 800a95e:	bf00      	nop
 800a960:	20000be0 	.word	0x20000be0

0800a964 <LOG_increaseLevel>:

void LOG_increaseLevel(void)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	af00      	add	r7, sp, #0
  /* Display more detailed logs */
  if (g_LOG_context.level > LOG_LEVEL_DEBUG)
 800a968:	4b08      	ldr	r3, [pc, #32]	@ (800a98c <LOG_increaseLevel+0x28>)
 800a96a:	785b      	ldrb	r3, [r3, #1]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00a      	beq.n	800a986 <LOG_increaseLevel+0x22>
  {
    LOG_info("Increasing LOG level");
 800a970:	4907      	ldr	r1, [pc, #28]	@ (800a990 <LOG_increaseLevel+0x2c>)
 800a972:	2001      	movs	r0, #1
 800a974:	f000 f826 	bl	800a9c4 <LOG_log>

    g_LOG_context.level--;
 800a978:	4b04      	ldr	r3, [pc, #16]	@ (800a98c <LOG_increaseLevel+0x28>)
 800a97a:	785b      	ldrb	r3, [r3, #1]
 800a97c:	3b01      	subs	r3, #1
 800a97e:	b2da      	uxtb	r2, r3
 800a980:	4b02      	ldr	r3, [pc, #8]	@ (800a98c <LOG_increaseLevel+0x28>)
 800a982:	705a      	strb	r2, [r3, #1]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800a984:	bf00      	nop
 800a986:	bf00      	nop
}
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	bf00      	nop
 800a98c:	20000be0 	.word	0x20000be0
 800a990:	08011bc4 	.word	0x08011bc4

0800a994 <LOG_decreaseLevel>:

void LOG_decreaseLevel(void)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	af00      	add	r7, sp, #0
  /* Display less detailed logs */
  if (g_LOG_context.level < LOG_LEVEL_ERROR)
 800a998:	4b08      	ldr	r3, [pc, #32]	@ (800a9bc <LOG_decreaseLevel+0x28>)
 800a99a:	785b      	ldrb	r3, [r3, #1]
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d80a      	bhi.n	800a9b6 <LOG_decreaseLevel+0x22>
  {
    LOG_info("Decreasing LOG level");
 800a9a0:	4907      	ldr	r1, [pc, #28]	@ (800a9c0 <LOG_decreaseLevel+0x2c>)
 800a9a2:	2001      	movs	r0, #1
 800a9a4:	f000 f80e 	bl	800a9c4 <LOG_log>

    g_LOG_context.level++;
 800a9a8:	4b04      	ldr	r3, [pc, #16]	@ (800a9bc <LOG_decreaseLevel+0x28>)
 800a9aa:	785b      	ldrb	r3, [r3, #1]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	b2da      	uxtb	r2, r3
 800a9b0:	4b02      	ldr	r3, [pc, #8]	@ (800a9bc <LOG_decreaseLevel+0x28>)
 800a9b2:	705a      	strb	r2, [r3, #1]
  else
  {
    ; /* Nothing to do */
  }

  return;
 800a9b4:	bf00      	nop
 800a9b6:	bf00      	nop
}
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	20000be0 	.word	0x20000be0
 800a9c0:	08011bdc 	.word	0x08011bdc

0800a9c4 <LOG_log>:

void LOG_log(T_LOG_LEVEL p_level, const char *p_format, ...)
{
 800a9c4:	b40e      	push	{r1, r2, r3}
 800a9c6:	b590      	push	{r4, r7, lr}
 800a9c8:	b0a6      	sub	sp, #152	@ 0x98
 800a9ca:	af02      	add	r7, sp, #8
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	71fb      	strb	r3, [r7, #7]
  char            l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH];
  va_list         l_argumentsList;
  RTC_TimeTypeDef l_time;

  if ((g_LOG_context.isOn == true) && (p_level >= g_LOG_context.level))
 800a9d0:	4b2c      	ldr	r3, [pc, #176]	@ (800aa84 <LOG_log+0xc0>)
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d04e      	beq.n	800aa76 <LOG_log+0xb2>
 800a9d8:	4b2a      	ldr	r3, [pc, #168]	@ (800aa84 <LOG_log+0xc0>)
 800a9da:	785b      	ldrb	r3, [r3, #1]
 800a9dc:	79fa      	ldrb	r2, [r7, #7]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d349      	bcc.n	800aa76 <LOG_log+0xb2>
  {
    UTI_getTimeRtc(&l_time);
 800a9e2:	f107 0308 	add.w	r3, r7, #8
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f001 f8c8 	bl	800bb7c <UTI_getTimeRtc>

    va_start(l_argumentsList, p_format);
 800a9ec:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800a9f0:	60fb      	str	r3, [r7, #12]

    (void)sprintf  ( l_buffer, "%-7s - %02x:%02x:%02x - ", g_LOG_levelStrings[p_level], l_time.Hours, l_time.Minutes, l_time.Seconds);
 800a9f2:	79fb      	ldrb	r3, [r7, #7]
 800a9f4:	4a24      	ldr	r2, [pc, #144]	@ (800aa88 <LOG_log+0xc4>)
 800a9f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a9fa:	7a3b      	ldrb	r3, [r7, #8]
 800a9fc:	461c      	mov	r4, r3
 800a9fe:	7a7b      	ldrb	r3, [r7, #9]
 800aa00:	7ab9      	ldrb	r1, [r7, #10]
 800aa02:	f107 0010 	add.w	r0, r7, #16
 800aa06:	9101      	str	r1, [sp, #4]
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	4623      	mov	r3, r4
 800aa0c:	491f      	ldr	r1, [pc, #124]	@ (800aa8c <LOG_log+0xc8>)
 800aa0e:	f003 fa81 	bl	800df14 <siprintf>
    /* 21 is the length of string "%-7s - %02x:%02x:%02x - ". 2 is the length of string "\r\n". */
    /* So we start and write format right after the former and we keep space for the latter.    */
    (void)vsnprintf(&l_buffer[21], CST_CONSOLE_TX_MAX_STRING_LENGTH - 21 - 2, p_format, l_argumentsList);
 800aa12:	f107 0310 	add.w	r3, r7, #16
 800aa16:	f103 0015 	add.w	r0, r3, #21
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800aa20:	2169      	movs	r1, #105	@ 0x69
 800aa22:	f003 fb39 	bl	800e098 <vsniprintf>
    (void)strcat   ( l_buffer    , "\r\n");
 800aa26:	f107 0310 	add.w	r3, r7, #16
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7f5 fbfc 	bl	8000228 <strlen>
 800aa30:	4603      	mov	r3, r0
 800aa32:	461a      	mov	r2, r3
 800aa34:	f107 0310 	add.w	r3, r7, #16
 800aa38:	4413      	add	r3, r2
 800aa3a:	4a15      	ldr	r2, [pc, #84]	@ (800aa90 <LOG_log+0xcc>)
 800aa3c:	8811      	ldrh	r1, [r2, #0]
 800aa3e:	7892      	ldrb	r2, [r2, #2]
 800aa40:	8019      	strh	r1, [r3, #0]
 800aa42:	709a      	strb	r2, [r3, #2]

    /* -1 is there to consider the end/null character, which strnlen() does not count */
    if (strnlen(l_buffer, CST_CONSOLE_TX_MAX_STRING_LENGTH) == CST_CONSOLE_TX_MAX_STRING_LENGTH - 1)
 800aa44:	f107 0310 	add.w	r3, r7, #16
 800aa48:	2180      	movs	r1, #128	@ 0x80
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f003 fb5f 	bl	800e10e <strnlen>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b7f      	cmp	r3, #127	@ 0x7f
 800aa54:	d108      	bne.n	800aa68 <LOG_log+0xa4>
    {
      /* At -1, we got the end/null character. At -2 & 3, we got "\r\n". */
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 4] = '.';
 800aa56:	232e      	movs	r3, #46	@ 0x2e
 800aa58:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 5] = '.';
 800aa5c:	232e      	movs	r3, #46	@ 0x2e
 800aa5e:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
      l_buffer[CST_CONSOLE_TX_MAX_STRING_LENGTH - 6] = '.';
 800aa62:	232e      	movs	r3, #46	@ 0x2e
 800aa64:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
    else
    {
      ; /* Nothing to do */
    }

    (void)printf("%s", l_buffer);
 800aa68:	f107 0310 	add.w	r3, r7, #16
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4809      	ldr	r0, [pc, #36]	@ (800aa94 <LOG_log+0xd0>)
 800aa70:	f003 fa08 	bl	800de84 <iprintf>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800aa74:	bf00      	nop
 800aa76:	bf00      	nop
}
 800aa78:	3790      	adds	r7, #144	@ 0x90
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800aa80:	b003      	add	sp, #12
 800aa82:	4770      	bx	lr
 800aa84:	20000be0 	.word	0x20000be0
 800aa88:	2000000c 	.word	0x2000000c
 800aa8c:	08011bf4 	.word	0x08011bf4
 800aa90:	08011c10 	.word	0x08011c10
 800aa94:	08011c14 	.word	0x08011c14

0800aa98 <MAS_init>:
} T_MAS_Context;

static T_MAS_Context g_MAS_context;

void MAS_init(UART_HandleTypeDef *p_uartHandle)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b082      	sub	sp, #8
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  LOG_info("Initializing master connection");
 800aaa0:	490d      	ldr	r1, [pc, #52]	@ (800aad8 <MAS_init+0x40>)
 800aaa2:	2001      	movs	r0, #1
 800aaa4:	f7ff ff8e 	bl	800a9c4 <LOG_log>

  g_MAS_context.uartHandle     = p_uartHandle;
 800aaa8:	4a0c      	ldr	r2, [pc, #48]	@ (800aadc <MAS_init+0x44>)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6013      	str	r3, [r2, #0]
  g_MAS_context.dataSize       = 0;
 800aaae:	4b0b      	ldr	r3, [pc, #44]	@ (800aadc <MAS_init+0x44>)
 800aab0:	2200      	movs	r2, #0
 800aab2:	61da      	str	r2, [r3, #28]
  g_MAS_context.isDataComplete = false;
 800aab4:	4b09      	ldr	r3, [pc, #36]	@ (800aadc <MAS_init+0x44>)
 800aab6:	2200      	movs	r2, #0
 800aab8:	f883 2020 	strb.w	r2, [r3, #32]

  SFO_initData(&g_MAS_context.data);
 800aabc:	4808      	ldr	r0, [pc, #32]	@ (800aae0 <MAS_init+0x48>)
 800aabe:	f000 fee5 	bl	800b88c <SFO_initData>

  HAL_UART_Receive_IT(g_MAS_context.uartHandle, &g_MAS_context.datum, 1);
 800aac2:	4b06      	ldr	r3, [pc, #24]	@ (800aadc <MAS_init+0x44>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2201      	movs	r2, #1
 800aac8:	4906      	ldr	r1, [pc, #24]	@ (800aae4 <MAS_init+0x4c>)
 800aaca:	4618      	mov	r0, r3
 800aacc:	f7fd fa3b 	bl	8007f46 <HAL_UART_Receive_IT>

  return;
 800aad0:	bf00      	nop
}
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	08011c18 	.word	0x08011c18
 800aadc:	20000be4 	.word	0x20000be4
 800aae0:	20000be9 	.word	0x20000be9
 800aae4:	20000be8 	.word	0x20000be8

0800aae8 <MAS_receiveData>:

void MAS_receiveData(void)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	af00      	add	r7, sp, #0
  /* If previous command was not processed yet, drop datum, */
  /* which will lead to an error, showing a design issue... */
  if (g_MAS_context.isDataComplete == true)
 800aaec:	4b11      	ldr	r3, [pc, #68]	@ (800ab34 <MAS_receiveData+0x4c>)
 800aaee:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d115      	bne.n	800ab22 <MAS_receiveData+0x3a>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (g_MAS_context.datum == '\r')
 800aaf6:	4b0f      	ldr	r3, [pc, #60]	@ (800ab34 <MAS_receiveData+0x4c>)
 800aaf8:	791b      	ldrb	r3, [r3, #4]
 800aafa:	2b0d      	cmp	r3, #13
 800aafc:	d104      	bne.n	800ab08 <MAS_receiveData+0x20>
    {
      g_MAS_context.isDataComplete = true;
 800aafe:	4b0d      	ldr	r3, [pc, #52]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 2020 	strb.w	r2, [r3, #32]
 800ab06:	e00c      	b.n	800ab22 <MAS_receiveData+0x3a>
    }
    else
    {
      g_MAS_context.data[g_MAS_context.dataSize] = g_MAS_context.datum;
 800ab08:	4b0a      	ldr	r3, [pc, #40]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab0a:	69db      	ldr	r3, [r3, #28]
 800ab0c:	4a09      	ldr	r2, [pc, #36]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab0e:	7911      	ldrb	r1, [r2, #4]
 800ab10:	4a08      	ldr	r2, [pc, #32]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab12:	4413      	add	r3, r2
 800ab14:	460a      	mov	r2, r1
 800ab16:	715a      	strb	r2, [r3, #5]
      g_MAS_context.dataSize++;
 800ab18:	4b06      	ldr	r3, [pc, #24]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab1a:	69db      	ldr	r3, [r3, #28]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	4a05      	ldr	r2, [pc, #20]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab20:	61d3      	str	r3, [r2, #28]
    }
  }

  HAL_UART_Receive_IT(g_MAS_context.uartHandle, &g_MAS_context.datum, 1);
 800ab22:	4b04      	ldr	r3, [pc, #16]	@ (800ab34 <MAS_receiveData+0x4c>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2201      	movs	r2, #1
 800ab28:	4903      	ldr	r1, [pc, #12]	@ (800ab38 <MAS_receiveData+0x50>)
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f7fd fa0b 	bl	8007f46 <HAL_UART_Receive_IT>

  return;
 800ab30:	bf00      	nop
}
 800ab32:	bd80      	pop	{r7, pc}
 800ab34:	20000be4 	.word	0x20000be4
 800ab38:	20000be8 	.word	0x20000be8

0800ab3c <MAS_updateFifo>:

void MAS_updateFifo(T_SFO_Handle *p_fifo)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  if (g_MAS_context.isDataComplete == false)
 800ab44:	4b0d      	ldr	r3, [pc, #52]	@ (800ab7c <MAS_updateFifo+0x40>)
 800ab46:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab4a:	f083 0301 	eor.w	r3, r3, #1
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d10e      	bne.n	800ab72 <MAS_updateFifo+0x36>
  {
    ; /* Nothing to do */
  }
  else
  {
    SFO_push    (p_fifo, &g_MAS_context.data);
 800ab54:	490a      	ldr	r1, [pc, #40]	@ (800ab80 <MAS_updateFifo+0x44>)
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 febe 	bl	800b8d8 <SFO_push>
    SFO_initData(        &g_MAS_context.data );
 800ab5c:	4808      	ldr	r0, [pc, #32]	@ (800ab80 <MAS_updateFifo+0x44>)
 800ab5e:	f000 fe95 	bl	800b88c <SFO_initData>

    g_MAS_context.dataSize       = 0;
 800ab62:	4b06      	ldr	r3, [pc, #24]	@ (800ab7c <MAS_updateFifo+0x40>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	61da      	str	r2, [r3, #28]
    g_MAS_context.isDataComplete = false;
 800ab68:	4b04      	ldr	r3, [pc, #16]	@ (800ab7c <MAS_updateFifo+0x40>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	f883 2020 	strb.w	r2, [r3, #32]
  }

  return;
 800ab70:	bf00      	nop
 800ab72:	bf00      	nop
}
 800ab74:	3708      	adds	r7, #8
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	20000be4 	.word	0x20000be4
 800ab80:	20000be9 	.word	0x20000be9

0800ab84 <MAS_sendString>:

void MAS_sendString(char *p_string, uint32_t p_length)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  /* As this method is using for logging/debug, we will not deal with failure cases */
 (void)HAL_UART_Transmit(g_MAS_context.uartHandle,
 800ab8e:	4b06      	ldr	r3, [pc, #24]	@ (800aba8 <MAS_sendString+0x24>)
 800ab90:	6818      	ldr	r0, [r3, #0]
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	b29a      	uxth	r2, r3
 800ab96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ab9a:	6879      	ldr	r1, [r7, #4]
 800ab9c:	f7fd f948 	bl	8007e30 <HAL_UART_Transmit>
              (uint8_t *)p_string,
                         p_length,
                         CST_UART_TRANSMIT_TIMEOUT_IN_MS);

  return;
 800aba0:	bf00      	nop
}
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	20000be4 	.word	0x20000be4

0800abac <MTR_init>:
              uint32_t           p_dirPin1,
              GPIO_TypeDef      *p_dirPin2Port,
              uint32_t           p_dirPin2,
              TIM_HandleTypeDef *p_pwmTimerHandle,
              uint32_t           p_pwmChannel)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing motor module for %s", p_name);
 800abba:	68ba      	ldr	r2, [r7, #8]
 800abbc:	4912      	ldr	r1, [pc, #72]	@ (800ac08 <MTR_init+0x5c>)
 800abbe:	2001      	movs	r0, #1
 800abc0:	f7ff ff00 	bl	800a9c4 <LOG_log>

  p_handle->name           = p_name;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	68ba      	ldr	r2, [r7, #8]
 800abc8:	601a      	str	r2, [r3, #0]
  p_handle->dirPin1Port    = p_dirPin1Port;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	605a      	str	r2, [r3, #4]
  p_handle->dirPin1        = p_dirPin1;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	683a      	ldr	r2, [r7, #0]
 800abd4:	609a      	str	r2, [r3, #8]
  p_handle->dirPin2Port    = p_dirPin2Port;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	69ba      	ldr	r2, [r7, #24]
 800abda:	60da      	str	r2, [r3, #12]
  p_handle->dirPin2        = p_dirPin2;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	69fa      	ldr	r2, [r7, #28]
 800abe0:	611a      	str	r2, [r3, #16]
  p_handle->pwmTimerHandle = p_pwmTimerHandle;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	6a3a      	ldr	r2, [r7, #32]
 800abe6:	61da      	str	r2, [r3, #28]
  p_handle->pwmChannel     = p_pwmChannel;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abec:	621a      	str	r2, [r3, #32]

  MTR_setDirection(p_handle, MTR_DIRECTION_STOP);
 800abee:	2100      	movs	r1, #0
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f000 f80b 	bl	800ac0c <MTR_setDirection>
  MTR_setPWM    (p_handle, 0                 );
 800abf6:	2100      	movs	r1, #0
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f000 f87f 	bl	800acfc <MTR_setPWM>

  return;
 800abfe:	bf00      	nop
}
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	08011c38 	.word	0x08011c38

0800ac0c <MTR_setDirection>:

void MTR_setDirection(T_MTR_Handle *p_handle, T_MTR_DIRECTION p_direction)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b082      	sub	sp, #8
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	460b      	mov	r3, r1
 800ac16:	70fb      	strb	r3, [r7, #3]
  if (p_direction == p_handle->direction)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	7d1b      	ldrb	r3, [r3, #20]
 800ac1c:	78fa      	ldrb	r2, [r7, #3]
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d056      	beq.n	800acd0 <MTR_setDirection+0xc4>
  {
    ; /* Nothing to do */
  }
  else
  {
    if (p_direction == MTR_DIRECTION_STOP)
 800ac22:	78fb      	ldrb	r3, [r7, #3]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d119      	bne.n	800ac5c <MTR_setDirection+0x50>
    {
      LOG_debug("%s motor STOP", p_handle->name);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	492a      	ldr	r1, [pc, #168]	@ (800acd8 <MTR_setDirection+0xcc>)
 800ac30:	2000      	movs	r0, #0
 800ac32:	f7ff fec7 	bl	800a9c4 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6858      	ldr	r0, [r3, #4]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	689b      	ldr	r3, [r3, #8]
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	2200      	movs	r2, #0
 800ac42:	4619      	mov	r1, r3
 800ac44:	f7f8 ff04 	bl	8003a50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	68d8      	ldr	r0, [r3, #12]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	691b      	ldr	r3, [r3, #16]
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	2200      	movs	r2, #0
 800ac54:	4619      	mov	r1, r3
 800ac56:	f7f8 fefb 	bl	8003a50 <HAL_GPIO_WritePin>
 800ac5a:	e035      	b.n	800acc8 <MTR_setDirection+0xbc>
    }
    else if (p_direction == MTR_DIRECTION_FORWARD)
 800ac5c:	78fb      	ldrb	r3, [r7, #3]
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d119      	bne.n	800ac96 <MTR_setDirection+0x8a>
    {
      LOG_debug("%s motor go FORWARD", p_handle->name);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	491c      	ldr	r1, [pc, #112]	@ (800acdc <MTR_setDirection+0xd0>)
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	f7ff feaa 	bl	800a9c4 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_SET  );
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6858      	ldr	r0, [r3, #4]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	689b      	ldr	r3, [r3, #8]
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	4619      	mov	r1, r3
 800ac7e:	f7f8 fee7 	bl	8003a50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_RESET);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	68d8      	ldr	r0, [r3, #12]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	691b      	ldr	r3, [r3, #16]
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	4619      	mov	r1, r3
 800ac90:	f7f8 fede 	bl	8003a50 <HAL_GPIO_WritePin>
 800ac94:	e018      	b.n	800acc8 <MTR_setDirection+0xbc>
    }
    else
    {
      LOG_debug("%s motor go BACKWARD", p_handle->name);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	4910      	ldr	r1, [pc, #64]	@ (800ace0 <MTR_setDirection+0xd4>)
 800ac9e:	2000      	movs	r0, #0
 800aca0:	f7ff fe90 	bl	800a9c4 <LOG_log>

      HAL_GPIO_WritePin(p_handle->dirPin1Port, p_handle->dirPin1, GPIO_PIN_RESET);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6858      	ldr	r0, [r3, #4]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	689b      	ldr	r3, [r3, #8]
 800acac:	b29b      	uxth	r3, r3
 800acae:	2200      	movs	r2, #0
 800acb0:	4619      	mov	r1, r3
 800acb2:	f7f8 fecd 	bl	8003a50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(p_handle->dirPin2Port, p_handle->dirPin2, GPIO_PIN_SET  );
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	68d8      	ldr	r0, [r3, #12]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	691b      	ldr	r3, [r3, #16]
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	2201      	movs	r2, #1
 800acc2:	4619      	mov	r1, r3
 800acc4:	f7f8 fec4 	bl	8003a50 <HAL_GPIO_WritePin>
    }

    p_handle->direction = p_direction;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	78fa      	ldrb	r2, [r7, #3]
 800accc:	751a      	strb	r2, [r3, #20]
  }

  return;
 800acce:	bf00      	nop
 800acd0:	bf00      	nop
}
 800acd2:	3708      	adds	r7, #8
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	08011c5c 	.word	0x08011c5c
 800acdc:	08011c6c 	.word	0x08011c6c
 800ace0:	08011c80 	.word	0x08011c80

0800ace4 <MTR_getDirection>:

T_MTR_DIRECTION MTR_getDirection(T_MTR_Handle *p_handle)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b083      	sub	sp, #12
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  return p_handle->direction;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	7d1b      	ldrb	r3, [r3, #20]
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	370c      	adds	r7, #12
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bc80      	pop	{r7}
 800acf8:	4770      	bx	lr
	...

0800acfc <MTR_setPWM>:

void MTR_setPWM(T_MTR_Handle *p_handle, uint32_t p_speed)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b082      	sub	sp, #8
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
  if (p_speed == p_handle->speed)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	699b      	ldr	r3, [r3, #24]
 800ad0a:	683a      	ldr	r2, [r7, #0]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d02d      	beq.n	800ad6c <MTR_setPWM+0x70>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_debug("Setting  %s motor speed to %u", p_handle->name, p_speed);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681a      	ldr	r2, [r3, #0]
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	4917      	ldr	r1, [pc, #92]	@ (800ad74 <MTR_setPWM+0x78>)
 800ad18:	2000      	movs	r0, #0
 800ad1a:	f7ff fe53 	bl	800a9c4 <LOG_log>

    __HAL_TIM_SET_COMPARE(p_handle->pwmTimerHandle, p_handle->pwmChannel, p_speed);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6a1b      	ldr	r3, [r3, #32]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d105      	bne.n	800ad32 <MTR_setPWM+0x36>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	683a      	ldr	r2, [r7, #0]
 800ad2e:	635a      	str	r2, [r3, #52]	@ 0x34
 800ad30:	e018      	b.n	800ad64 <MTR_setPWM+0x68>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	2b04      	cmp	r3, #4
 800ad38:	d105      	bne.n	800ad46 <MTR_setPWM+0x4a>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	69db      	ldr	r3, [r3, #28]
 800ad3e:	681a      	ldr	r2, [r3, #0]
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	6393      	str	r3, [r2, #56]	@ 0x38
 800ad44:	e00e      	b.n	800ad64 <MTR_setPWM+0x68>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6a1b      	ldr	r3, [r3, #32]
 800ad4a:	2b08      	cmp	r3, #8
 800ad4c:	d105      	bne.n	800ad5a <MTR_setPWM+0x5e>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	69db      	ldr	r3, [r3, #28]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800ad58:	e004      	b.n	800ad64 <MTR_setPWM+0x68>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	69db      	ldr	r3, [r3, #28]
 800ad5e:	681a      	ldr	r2, [r3, #0]
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	6413      	str	r3, [r2, #64]	@ 0x40

    p_handle->speed = p_speed;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	683a      	ldr	r2, [r7, #0]
 800ad68:	619a      	str	r2, [r3, #24]
  }

  return;
 800ad6a:	bf00      	nop
 800ad6c:	bf00      	nop
}
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	08011c98 	.word	0x08011c98

0800ad78 <MTR_getSpeed>:

uint32_t MTR_getSpeed(T_MTR_Handle *p_handle)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  return p_handle->speed;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	699b      	ldr	r3, [r3, #24]
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bc80      	pop	{r7}
 800ad8c:	4770      	bx	lr
	...

0800ad90 <PID_init>:
               float         p_kd,
               float         p_targetValue,
               float         p_minValue,
               float         p_maxValue,
               float         p_antiWindUpFactor)
{
 800ad90:	b590      	push	{r4, r7, lr}
 800ad92:	b085      	sub	sp, #20
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	60f8      	str	r0, [r7, #12]
 800ad98:	60b9      	str	r1, [r7, #8]
 800ad9a:	607a      	str	r2, [r7, #4]
 800ad9c:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing PID module for %s", p_name);
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	492d      	ldr	r1, [pc, #180]	@ (800ae58 <PID_init+0xc8>)
 800ada2:	2001      	movs	r0, #1
 800ada4:	f7ff fe0e 	bl	800a9c4 <LOG_log>

  p_handle->name            = p_name;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	68ba      	ldr	r2, [r7, #8]
 800adac:	601a      	str	r2, [r3, #0]
  p_handle->kp              = p_kp;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	687a      	ldr	r2, [r7, #4]
 800adb2:	605a      	str	r2, [r3, #4]
  p_handle->ki              = p_ki;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	683a      	ldr	r2, [r7, #0]
 800adb8:	609a      	str	r2, [r3, #8]
  p_handle->kd              = p_kd;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6a3a      	ldr	r2, [r7, #32]
 800adbe:	60da      	str	r2, [r3, #12]
  p_handle->targetValue     = p_targetValue;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adc4:	611a      	str	r2, [r3, #16]
  p_handle->minValue        = p_minValue;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adca:	615a      	str	r2, [r3, #20]
  p_handle->maxValue        = p_maxValue;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800add0:	619a      	str	r2, [r3, #24]
  p_handle->antiWindUpValue = p_antiWindUpFactor * UTI_MAX(abs(p_handle->minValue), abs(p_handle->maxValue));
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	695b      	ldr	r3, [r3, #20]
 800add6:	4618      	mov	r0, r3
 800add8:	f7f6 fa06 	bl	80011e8 <__aeabi_f2iz>
 800addc:	4603      	mov	r3, r0
 800adde:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 800ade2:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	699b      	ldr	r3, [r3, #24]
 800adea:	4618      	mov	r0, r3
 800adec:	f7f6 f9fc 	bl	80011e8 <__aeabi_f2iz>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	bfb8      	it	lt
 800adf6:	425b      	neglt	r3, r3
 800adf8:	429c      	cmp	r4, r3
 800adfa:	dd0d      	ble.n	800ae18 <PID_init+0x88>
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	695b      	ldr	r3, [r3, #20]
 800ae00:	4618      	mov	r0, r3
 800ae02:	f7f6 f9f1 	bl	80011e8 <__aeabi_f2iz>
 800ae06:	4603      	mov	r3, r0
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	bfb8      	it	lt
 800ae0c:	425b      	neglt	r3, r3
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7f5 ffd0 	bl	8000db4 <__aeabi_i2f>
 800ae14:	4603      	mov	r3, r0
 800ae16:	e00c      	b.n	800ae32 <PID_init+0xa2>
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7f6 f9e3 	bl	80011e8 <__aeabi_f2iz>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	bfb8      	it	lt
 800ae28:	425b      	neglt	r3, r3
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7f5 ffc2 	bl	8000db4 <__aeabi_i2f>
 800ae30:	4603      	mov	r3, r0
 800ae32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7f6 f811 	bl	8000e5c <__aeabi_fmul>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	61da      	str	r2, [r3, #28]

  PID_reset  (p_handle       );
 800ae42:	68f8      	ldr	r0, [r7, #12]
 800ae44:	f000 f80a 	bl	800ae5c <PID_reset>
  PID_logInfo(p_handle, true);
 800ae48:	2101      	movs	r1, #1
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	f000 f926 	bl	800b09c <PID_logInfo>

  return;
 800ae50:	bf00      	nop
}
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd90      	pop	{r4, r7, pc}
 800ae58:	08011d4c 	.word	0x08011d4c

0800ae5c <PID_reset>:

void PID_reset(T_PID_Handle *p_handle)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  p_handle->pValue        = 0.0f;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f04f 0200 	mov.w	r2, #0
 800ae6a:	621a      	str	r2, [r3, #32]
  p_handle->iValue        = 0.0f;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f04f 0200 	mov.w	r2, #0
 800ae72:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->dValue        = 0.0f;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f04f 0200 	mov.w	r2, #0
 800ae7a:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->computedValue = 0.0f;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f04f 0200 	mov.w	r2, #0
 800ae82:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_handle->lastError     = 0.0f;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	631a      	str	r2, [r3, #48]	@ 0x30

  return;
 800ae8c:	bf00      	nop
}
 800ae8e:	370c      	adds	r7, #12
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bc80      	pop	{r7}
 800ae94:	4770      	bx	lr

0800ae96 <PID_setKp>:

void PID_setKp(T_PID_Handle *p_handle, float p_kp)
{
 800ae96:	b480      	push	{r7}
 800ae98:	b083      	sub	sp, #12
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
 800ae9e:	6039      	str	r1, [r7, #0]
  p_handle->kp = p_kp;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	683a      	ldr	r2, [r7, #0]
 800aea4:	605a      	str	r2, [r3, #4]

  return;
 800aea6:	bf00      	nop
}
 800aea8:	370c      	adds	r7, #12
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bc80      	pop	{r7}
 800aeae:	4770      	bx	lr

0800aeb0 <PID_setKi>:

void PID_setKi(T_PID_Handle *p_handle, float p_ki)
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b083      	sub	sp, #12
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	6039      	str	r1, [r7, #0]
  p_handle->ki = p_ki;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	683a      	ldr	r2, [r7, #0]
 800aebe:	609a      	str	r2, [r3, #8]

  return;
 800aec0:	bf00      	nop
}
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bc80      	pop	{r7}
 800aec8:	4770      	bx	lr

0800aeca <PID_setKd>:

void PID_setKd(T_PID_Handle *p_handle, float p_kd)
{
 800aeca:	b480      	push	{r7}
 800aecc:	b083      	sub	sp, #12
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
 800aed2:	6039      	str	r1, [r7, #0]
  p_handle->kd = p_kd;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	683a      	ldr	r2, [r7, #0]
 800aed8:	60da      	str	r2, [r3, #12]

  return;
 800aeda:	bf00      	nop
}
 800aedc:	370c      	adds	r7, #12
 800aede:	46bd      	mov	sp, r7
 800aee0:	bc80      	pop	{r7}
 800aee2:	4770      	bx	lr

0800aee4 <PID_setTargetValue>:

void PID_setTargetValue(T_PID_Handle *p_handle, float p_targetValue)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  p_handle->targetValue = p_targetValue;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	683a      	ldr	r2, [r7, #0]
 800aef2:	611a      	str	r2, [r3, #16]

  return;
 800aef4:	bf00      	nop
}
 800aef6:	370c      	adds	r7, #12
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bc80      	pop	{r7}
 800aefc:	4770      	bx	lr

0800aefe <PID_getTargetValue>:
{
  return p_handle->kd;
}

float PID_getTargetValue(T_PID_Handle *p_handle)
{
 800aefe:	b480      	push	{r7}
 800af00:	b083      	sub	sp, #12
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
  return p_handle->targetValue;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	691b      	ldr	r3, [r3, #16]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	370c      	adds	r7, #12
 800af0e:	46bd      	mov	sp, r7
 800af10:	bc80      	pop	{r7}
 800af12:	4770      	bx	lr

0800af14 <PID_update>:
{
  return p_handle->antiWindUpValue;
}

float PID_update(T_PID_Handle *p_handle, float p_currentValue, uint32_t p_timeDelta)
{
 800af14:	b5b0      	push	{r4, r5, r7, lr}
 800af16:	b08a      	sub	sp, #40	@ 0x28
 800af18:	af02      	add	r7, sp, #8
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
  int32_t l_currentError;

  l_currentError = p_handle->targetValue - p_currentValue;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	691b      	ldr	r3, [r3, #16]
 800af24:	68b9      	ldr	r1, [r7, #8]
 800af26:	4618      	mov	r0, r3
 800af28:	f7f5 fe8e 	bl	8000c48 <__aeabi_fsub>
 800af2c:	4603      	mov	r3, r0
 800af2e:	4618      	mov	r0, r3
 800af30:	f7f6 f95a 	bl	80011e8 <__aeabi_f2iz>
 800af34:	4603      	mov	r3, r0
 800af36:	61fb      	str	r3, [r7, #28]

  const int32_t MAX_DELTA_TIME = 20;
 800af38:	2314      	movs	r3, #20
 800af3a:	61bb      	str	r3, [r7, #24]
  int32_t delta_time = p_timeDelta > MAX_DELTA_TIME ? MAX_DELTA_TIME : p_timeDelta;
 800af3c:	69ba      	ldr	r2, [r7, #24]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4293      	cmp	r3, r2
 800af42:	bf28      	it	cs
 800af44:	4613      	movcs	r3, r2
 800af46:	617b      	str	r3, [r7, #20]
  int32_t l_i_delta = l_currentError * (int32_t)delta_time;
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	697a      	ldr	r2, [r7, #20]
 800af4c:	fb02 f303 	mul.w	r3, r2, r3
 800af50:	613b      	str	r3, [r7, #16]

  p_handle->pValue    =  l_currentError;
 800af52:	69f8      	ldr	r0, [r7, #28]
 800af54:	f7f5 ff2e 	bl	8000db4 <__aeabi_i2f>
 800af58:	4602      	mov	r2, r0
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	621a      	str	r2, [r3, #32]
  p_handle->iValue   +=  l_i_delta;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800af62:	6938      	ldr	r0, [r7, #16]
 800af64:	f7f5 ff26 	bl	8000db4 <__aeabi_i2f>
 800af68:	4603      	mov	r3, r0
 800af6a:	4619      	mov	r1, r3
 800af6c:	4620      	mov	r0, r4
 800af6e:	f7f5 fe6d 	bl	8000c4c <__addsf3>
 800af72:	4603      	mov	r3, r0
 800af74:	461a      	mov	r2, r3
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->iValue    =  UTI_clampIntValue(p_handle->iValue, -p_handle->antiWindUpValue, p_handle->antiWindUpValue, true, 0);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af7e:	4618      	mov	r0, r3
 800af80:	f7f6 f932 	bl	80011e8 <__aeabi_f2iz>
 800af84:	4604      	mov	r4, r0
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	69db      	ldr	r3, [r3, #28]
 800af8a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800af8e:	4618      	mov	r0, r3
 800af90:	f7f6 f92a 	bl	80011e8 <__aeabi_f2iz>
 800af94:	4605      	mov	r5, r0
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	69db      	ldr	r3, [r3, #28]
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7f6 f924 	bl	80011e8 <__aeabi_f2iz>
 800afa0:	4602      	mov	r2, r0
 800afa2:	2300      	movs	r3, #0
 800afa4:	9300      	str	r3, [sp, #0]
 800afa6:	2301      	movs	r3, #1
 800afa8:	4629      	mov	r1, r5
 800afaa:	4620      	mov	r0, r4
 800afac:	f000 fe1c 	bl	800bbe8 <UTI_clampIntValue>
 800afb0:	4603      	mov	r3, r0
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7f5 fefe 	bl	8000db4 <__aeabi_i2f>
 800afb8:	4602      	mov	r2, r0
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->dValue    = (l_currentError - p_handle->lastError) / p_timeDelta;
 800afbe:	69f8      	ldr	r0, [r7, #28]
 800afc0:	f7f5 fef8 	bl	8000db4 <__aeabi_i2f>
 800afc4:	4602      	mov	r2, r0
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afca:	4619      	mov	r1, r3
 800afcc:	4610      	mov	r0, r2
 800afce:	f7f5 fe3b 	bl	8000c48 <__aeabi_fsub>
 800afd2:	4603      	mov	r3, r0
 800afd4:	461c      	mov	r4, r3
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f7f5 fee8 	bl	8000dac <__aeabi_ui2f>
 800afdc:	4603      	mov	r3, r0
 800afde:	4619      	mov	r1, r3
 800afe0:	4620      	mov	r0, r4
 800afe2:	f7f5 ffef 	bl	8000fc4 <__aeabi_fdiv>
 800afe6:	4603      	mov	r3, r0
 800afe8:	461a      	mov	r2, r3
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->lastError =  l_currentError;
 800afee:	69f8      	ldr	r0, [r7, #28]
 800aff0:	f7f5 fee0 	bl	8000db4 <__aeabi_i2f>
 800aff4:	4602      	mov	r2, r0
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	631a      	str	r2, [r3, #48]	@ 0x30

  p_handle->computedValue = p_handle->kp * p_handle->pValue + p_handle->ki * p_handle->iValue + p_handle->kd * p_handle->dValue;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	685a      	ldr	r2, [r3, #4]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6a1b      	ldr	r3, [r3, #32]
 800b002:	4619      	mov	r1, r3
 800b004:	4610      	mov	r0, r2
 800b006:	f7f5 ff29 	bl	8000e5c <__aeabi_fmul>
 800b00a:	4603      	mov	r3, r0
 800b00c:	461c      	mov	r4, r3
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	689a      	ldr	r2, [r3, #8]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b016:	4619      	mov	r1, r3
 800b018:	4610      	mov	r0, r2
 800b01a:	f7f5 ff1f 	bl	8000e5c <__aeabi_fmul>
 800b01e:	4603      	mov	r3, r0
 800b020:	4619      	mov	r1, r3
 800b022:	4620      	mov	r0, r4
 800b024:	f7f5 fe12 	bl	8000c4c <__addsf3>
 800b028:	4603      	mov	r3, r0
 800b02a:	461c      	mov	r4, r3
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	68da      	ldr	r2, [r3, #12]
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b034:	4619      	mov	r1, r3
 800b036:	4610      	mov	r0, r2
 800b038:	f7f5 ff10 	bl	8000e5c <__aeabi_fmul>
 800b03c:	4603      	mov	r3, r0
 800b03e:	4619      	mov	r1, r3
 800b040:	4620      	mov	r0, r4
 800b042:	f7f5 fe03 	bl	8000c4c <__addsf3>
 800b046:	4603      	mov	r3, r0
 800b048:	461a      	mov	r2, r3
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	62da      	str	r2, [r3, #44]	@ 0x2c
  p_handle->computedValue = UTI_clampIntValue(p_handle->computedValue, p_handle->minValue, p_handle->maxValue, true, 0);
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b052:	4618      	mov	r0, r3
 800b054:	f7f6 f8c8 	bl	80011e8 <__aeabi_f2iz>
 800b058:	4604      	mov	r4, r0
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	4618      	mov	r0, r3
 800b060:	f7f6 f8c2 	bl	80011e8 <__aeabi_f2iz>
 800b064:	4605      	mov	r5, r0
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	699b      	ldr	r3, [r3, #24]
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7f6 f8bc 	bl	80011e8 <__aeabi_f2iz>
 800b070:	4602      	mov	r2, r0
 800b072:	2300      	movs	r3, #0
 800b074:	9300      	str	r3, [sp, #0]
 800b076:	2301      	movs	r3, #1
 800b078:	4629      	mov	r1, r5
 800b07a:	4620      	mov	r0, r4
 800b07c:	f000 fdb4 	bl	800bbe8 <UTI_clampIntValue>
 800b080:	4603      	mov	r3, r0
 800b082:	4618      	mov	r0, r3
 800b084:	f7f5 fe96 	bl	8000db4 <__aeabi_i2f>
 800b088:	4602      	mov	r2, r0
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	62da      	str	r2, [r3, #44]	@ 0x2c

  // PID_logInfo(p_handle, true);
  return p_handle->computedValue;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 800b092:	4618      	mov	r0, r3
 800b094:	3720      	adds	r7, #32
 800b096:	46bd      	mov	sp, r7
 800b098:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b09c <PID_logInfo>:

void PID_logInfo(T_PID_Handle *p_handle, bool p_compactLog)
{
 800b09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a0:	b08f      	sub	sp, #60	@ 0x3c
 800b0a2:	af0a      	add	r7, sp, #40	@ 0x28
 800b0a4:	60f8      	str	r0, [r7, #12]
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	72fb      	strb	r3, [r7, #11]
  if (p_compactLog == false)
 800b0aa:	7afb      	ldrb	r3, [r7, #11]
 800b0ac:	f083 0301 	eor.w	r3, r3, #1
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d07a      	beq.n	800b1ac <PID_logInfo+0x110>
  {
    LOG_info("% PID detailed data:", p_handle->name);
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	4959      	ldr	r1, [pc, #356]	@ (800b224 <PID_logInfo+0x188>)
 800b0be:	2001      	movs	r0, #1
 800b0c0:	f7ff fc80 	bl	800a9c4 <LOG_log>
    LOG_info(" kp = %6.2f -  ki = %6.2f -     kd = %6.2f", p_handle->kp         , p_handle->ki      , p_handle->kd             );
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7f5 fa19 	bl	8000500 <__aeabi_f2d>
 800b0ce:	4680      	mov	r8, r0
 800b0d0:	4689      	mov	r9, r1
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7f5 fa12 	bl	8000500 <__aeabi_f2d>
 800b0dc:	4604      	mov	r4, r0
 800b0de:	460d      	mov	r5, r1
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	68db      	ldr	r3, [r3, #12]
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7f5 fa0b 	bl	8000500 <__aeabi_f2d>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b0f2:	e9cd 4500 	strd	r4, r5, [sp]
 800b0f6:	4642      	mov	r2, r8
 800b0f8:	464b      	mov	r3, r9
 800b0fa:	494b      	ldr	r1, [pc, #300]	@ (800b228 <PID_logInfo+0x18c>)
 800b0fc:	2001      	movs	r0, #1
 800b0fe:	f7ff fc61 	bl	800a9c4 <LOG_log>
    LOG_info("  p = %6.2f -   i = %6.2f -      d = %6.2f", p_handle->pValue     , p_handle->iValue  , p_handle->dValue         );
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	6a1b      	ldr	r3, [r3, #32]
 800b106:	4618      	mov	r0, r3
 800b108:	f7f5 f9fa 	bl	8000500 <__aeabi_f2d>
 800b10c:	4680      	mov	r8, r0
 800b10e:	4689      	mov	r9, r1
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b114:	4618      	mov	r0, r3
 800b116:	f7f5 f9f3 	bl	8000500 <__aeabi_f2d>
 800b11a:	4604      	mov	r4, r0
 800b11c:	460d      	mov	r5, r1
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b122:	4618      	mov	r0, r3
 800b124:	f7f5 f9ec 	bl	8000500 <__aeabi_f2d>
 800b128:	4602      	mov	r2, r0
 800b12a:	460b      	mov	r3, r1
 800b12c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b130:	e9cd 4500 	strd	r4, r5, [sp]
 800b134:	4642      	mov	r2, r8
 800b136:	464b      	mov	r3, r9
 800b138:	493c      	ldr	r1, [pc, #240]	@ (800b22c <PID_logInfo+0x190>)
 800b13a:	2001      	movs	r0, #1
 800b13c:	f7ff fc42 	bl	800a9c4 <LOG_log>
    LOG_info("min = %6.2f - max = %6.2f - a.w.up = %6.2f", p_handle->minValue   , p_handle->maxValue, p_handle->antiWindUpValue);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	695b      	ldr	r3, [r3, #20]
 800b144:	4618      	mov	r0, r3
 800b146:	f7f5 f9db 	bl	8000500 <__aeabi_f2d>
 800b14a:	4680      	mov	r8, r0
 800b14c:	4689      	mov	r9, r1
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	699b      	ldr	r3, [r3, #24]
 800b152:	4618      	mov	r0, r3
 800b154:	f7f5 f9d4 	bl	8000500 <__aeabi_f2d>
 800b158:	4604      	mov	r4, r0
 800b15a:	460d      	mov	r5, r1
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	69db      	ldr	r3, [r3, #28]
 800b160:	4618      	mov	r0, r3
 800b162:	f7f5 f9cd 	bl	8000500 <__aeabi_f2d>
 800b166:	4602      	mov	r2, r0
 800b168:	460b      	mov	r3, r1
 800b16a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b16e:	e9cd 4500 	strd	r4, r5, [sp]
 800b172:	4642      	mov	r2, r8
 800b174:	464b      	mov	r3, r9
 800b176:	492e      	ldr	r1, [pc, #184]	@ (800b230 <PID_logInfo+0x194>)
 800b178:	2001      	movs	r0, #1
 800b17a:	f7ff fc23 	bl	800a9c4 <LOG_log>
    LOG_info("  t = %6.2f - val = %6.2f               "  , p_handle->targetValue, p_handle->computedValue                      );
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	691b      	ldr	r3, [r3, #16]
 800b182:	4618      	mov	r0, r3
 800b184:	f7f5 f9bc 	bl	8000500 <__aeabi_f2d>
 800b188:	4604      	mov	r4, r0
 800b18a:	460d      	mov	r5, r1
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b190:	4618      	mov	r0, r3
 800b192:	f7f5 f9b5 	bl	8000500 <__aeabi_f2d>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	e9cd 2300 	strd	r2, r3, [sp]
 800b19e:	4622      	mov	r2, r4
 800b1a0:	462b      	mov	r3, r5
 800b1a2:	4924      	ldr	r1, [pc, #144]	@ (800b234 <PID_logInfo+0x198>)
 800b1a4:	2001      	movs	r0, #1
 800b1a6:	f7ff fc0d 	bl	800a9c4 <LOG_log>
             p_handle->dValue,
             p_handle->targetValue,
             p_handle->computedValue);
  }

  return;
 800b1aa:	e036      	b.n	800b21a <PID_logInfo+0x17e>
    LOG_info("%s PID: p = %6.2f - i = %6.2f - d = %6.2f - t = %6.2f - val = %6.2f",
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681e      	ldr	r6, [r3, #0]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6a1b      	ldr	r3, [r3, #32]
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	f7f5 f9a3 	bl	8000500 <__aeabi_f2d>
 800b1ba:	4604      	mov	r4, r0
 800b1bc:	460d      	mov	r5, r1
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	f7f5 f99c 	bl	8000500 <__aeabi_f2d>
 800b1c8:	4680      	mov	r8, r0
 800b1ca:	4689      	mov	r9, r1
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f7f5 f995 	bl	8000500 <__aeabi_f2d>
 800b1d6:	4682      	mov	sl, r0
 800b1d8:	468b      	mov	fp, r1
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7f5 f98e 	bl	8000500 <__aeabi_f2d>
 800b1e4:	e9c7 0100 	strd	r0, r1, [r7]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7f5 f987 	bl	8000500 <__aeabi_f2d>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b1fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b202:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800b206:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b20a:	e9cd 4500 	strd	r4, r5, [sp]
 800b20e:	4632      	mov	r2, r6
 800b210:	4909      	ldr	r1, [pc, #36]	@ (800b238 <PID_logInfo+0x19c>)
 800b212:	2001      	movs	r0, #1
 800b214:	f7ff fbd6 	bl	800a9c4 <LOG_log>
  return;
 800b218:	bf00      	nop
}
 800b21a:	3714      	adds	r7, #20
 800b21c:	46bd      	mov	sp, r7
 800b21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b222:	bf00      	nop
 800b224:	08011d6c 	.word	0x08011d6c
 800b228:	08011d84 	.word	0x08011d84
 800b22c:	08011db0 	.word	0x08011db0
 800b230:	08011ddc 	.word	0x08011ddc
 800b234:	08011e08 	.word	0x08011e08
 800b238:	08011e34 	.word	0x08011e34

0800b23c <RCF_init>:
              TIM_HandleTypeDef  *p_htim8 ,
              RTC_HandleTypeDef  *p_hrtc  ,
              ADC_HandleTypeDef  *p_hadc1 ,
              UART_HandleTypeDef *p_huart1,
              UART_HandleTypeDef *p_huart4)
{
 800b23c:	b590      	push	{r4, r7, lr}
 800b23e:	b089      	sub	sp, #36	@ 0x24
 800b240:	af02      	add	r7, sp, #8
 800b242:	60f8      	str	r0, [r7, #12]
 800b244:	60b9      	str	r1, [r7, #8]
 800b246:	607a      	str	r2, [r7, #4]
 800b248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef l_halReturnCode;

  LOG_info("Initializing RCFW module");
 800b24a:	499c      	ldr	r1, [pc, #624]	@ (800b4bc <RCF_init+0x280>)
 800b24c:	2001      	movs	r0, #1
 800b24e:	f7ff fbb9 	bl	800a9c4 <LOG_log>

  p_handle->htim1  = p_htim1 ;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	68ba      	ldr	r2, [r7, #8]
 800b256:	601a      	str	r2, [r3, #0]
  p_handle->htim2  = p_htim2 ;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	605a      	str	r2, [r3, #4]
  p_handle->htim3  = p_htim3 ;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	683a      	ldr	r2, [r7, #0]
 800b262:	609a      	str	r2, [r3, #8]
  p_handle->htim4  = p_htim4 ;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b268:	60da      	str	r2, [r3, #12]
  p_handle->htim5  = p_htim5 ;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b26e:	611a      	str	r2, [r3, #16]
  p_handle->htim6  = p_htim6 ;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b274:	615a      	str	r2, [r3, #20]
  p_handle->htim7  = p_htim7 ;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b27a:	619a      	str	r2, [r3, #24]
  p_handle->htim8  = p_htim8 ;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b280:	61da      	str	r2, [r3, #28]
  p_handle->hrtc   = p_hrtc  ;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b286:	625a      	str	r2, [r3, #36]	@ 0x24
  p_handle->hadc1  = p_hadc1 ;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b28c:	621a      	str	r2, [r3, #32]
  p_handle->huart1 = p_huart1;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b292:	629a      	str	r2, [r3, #40]	@ 0x28
  p_handle->huart4 = p_huart4;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b298:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Setup local variables */
  l_halReturnCode = HAL_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	74fb      	strb	r3, [r7, #19]

  /* Setup global variables */
  SFO_init    (&g_RCF_context.commandsFifo );
 800b29e:	4888      	ldr	r0, [pc, #544]	@ (800b4c0 <RCF_init+0x284>)
 800b2a0:	f000 fb02 	bl	800b8a8 <SFO_init>
  BLU_initData(&g_RCF_context.bluetoothData);
 800b2a4:	4887      	ldr	r0, [pc, #540]	@ (800b4c4 <RCF_init+0x288>)
 800b2a6:	f7fd fdbf 	bl	8008e28 <BLU_initData>

  g_RCF_context.padUpPressedStartTimeInS    = 0;
 800b2aa:	4b85      	ldr	r3, [pc, #532]	@ (800b4c0 <RCF_init+0x284>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	621a      	str	r2, [r3, #32]
  g_RCF_context.padDownPressedStartTimeInS  = 0;
 800b2b0:	4b83      	ldr	r3, [pc, #524]	@ (800b4c0 <RCF_init+0x284>)
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	625a      	str	r2, [r3, #36]	@ 0x24
  g_RCF_context.padLeftPressedStartTimeInS  = 0;
 800b2b6:	4b82      	ldr	r3, [pc, #520]	@ (800b4c0 <RCF_init+0x284>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	629a      	str	r2, [r3, #40]	@ 0x28
  g_RCF_context.padRightPressedStartTimeInS = 0;
 800b2bc:	4b80      	ldr	r3, [pc, #512]	@ (800b4c0 <RCF_init+0x284>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  g_RCF_context.swResetPollingLastTimeInS   = 0;
 800b2c2:	4b7f      	ldr	r3, [pc, #508]	@ (800b4c0 <RCF_init+0x284>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	631a      	str	r2, [r3, #48]	@ 0x30
  g_RCF_context.batteryPollingLastTimeInS   = 0;
 800b2c8:	4b7d      	ldr	r3, [pc, #500]	@ (800b4c0 <RCF_init+0x284>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	635a      	str	r2, [r3, #52]	@ 0x34
  g_RCF_context.ledModeUpdateLastTimeInS    = 0;
 800b2ce:	4b7c      	ldr	r3, [pc, #496]	@ (800b4c0 <RCF_init+0x284>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	639a      	str	r2, [r3, #56]	@ 0x38
  g_RCF_context.driveLogInfoLastTimeInS     = 0;
 800b2d4:	4b7a      	ldr	r3, [pc, #488]	@ (800b4c0 <RCF_init+0x284>)
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  g_RCF_context.velocityReportLastTimeInMs  = 0;
 800b2da:	4b79      	ldr	r3, [pc, #484]	@ (800b4c0 <RCF_init+0x284>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	641a      	str	r2, [r3, #64]	@ 0x40
  g_RCF_printOutput                         = RCF_PRINT_OUTPUT_TO_CONSOLE;
 800b2e0:	4b79      	ldr	r3, [pc, #484]	@ (800b4c8 <RCF_init+0x28c>)
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	701a      	strb	r2, [r3, #0]

  /* Setup console */
  CON_init(p_handle->huart1);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f7fd ff5c 	bl	80091a8 <CON_init>

  /* Setup master connection */
  MAS_init(p_handle->huart4);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7ff fbcf 	bl	800aa98 <MAS_init>

#ifdef DEBUG

  /* Temporary delay/workaround to deal with debugger connection issue */
  for (int i = 0; i < 10; i++)
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	617b      	str	r3, [r7, #20]
 800b2fe:	e006      	b.n	800b30e <RCF_init+0xd2>
  {
    UTI_delayMs(1000);
 800b300:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b304:	f000 fc16 	bl	800bb34 <UTI_delayMs>
  for (int i = 0; i < 10; i++)
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	3301      	adds	r3, #1
 800b30c:	617b      	str	r3, [r7, #20]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	2b09      	cmp	r3, #9
 800b312:	ddf5      	ble.n	800b300 <RCF_init+0xc4>
  }

#endif

  /* Setup and start using logs */
  LOG_init    (STP_DEFAULT_IS_LOG_ON);
 800b314:	2001      	movs	r0, #1
 800b316:	f7ff fae3 	bl	800a8e0 <LOG_init>
  LOG_setLevel(STP_DEFAULT_LOG_LEVEL);
 800b31a:	2000      	movs	r0, #0
 800b31c:	f7ff fb12 	bl	800a944 <LOG_setLevel>
  LOG_info    ("Starting RCFW"      );
 800b320:	496a      	ldr	r1, [pc, #424]	@ (800b4cc <RCF_init+0x290>)
 800b322:	2001      	movs	r0, #1
 800b324:	f7ff fb4e 	bl	800a9c4 <LOG_log>

  /* Display RCFW banner */
  RCF_displayRcfwBanner();
 800b328:	f000 f960 	bl	800b5ec <RCF_displayRcfwBanner>

  /* Initialize utilities & chronometer (used by wheels' encoders) */
  UTI_init (p_handle->htim7 , p_handle->hrtc );
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	699a      	ldr	r2, [r3, #24]
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b334:	4619      	mov	r1, r3
 800b336:	4610      	mov	r0, r2
 800b338:	f000 fbb6 	bl	800baa8 <UTI_init>
  CHR_init (p_handle->htim6);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	695b      	ldr	r3, [r3, #20]
 800b340:	4618      	mov	r0, r3
 800b342:	f7fd fe2d 	bl	8008fa0 <CHR_init>
  CHR_start();
 800b346:	f7fd fe43 	bl	8008fd0 <CHR_start>

  LOG_info("Started TIMER 6 & 7 (utilities & chronometer)");
 800b34a:	4961      	ldr	r1, [pc, #388]	@ (800b4d0 <RCF_init+0x294>)
 800b34c:	2001      	movs	r0, #1
 800b34e:	f7ff fb39 	bl	800a9c4 <LOG_log>

  /* Initialize Timer 1 & green LED */
  l_halReturnCode = HAL_TIM_Base_Start_IT(p_handle->htim1);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	4618      	mov	r0, r3
 800b358:	f7fa fb9c 	bl	8005a94 <HAL_TIM_Base_Start_IT>
 800b35c:	4603      	mov	r3, r0
 800b35e:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b360:	7cfb      	ldrb	r3, [r7, #19]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d006      	beq.n	800b374 <RCF_init+0x138>
  {
    LOG_error("HAL_TIM_Base_Start_IT(&htim1) returned an error code: %d", l_halReturnCode);
 800b366:	7cfb      	ldrb	r3, [r7, #19]
 800b368:	461a      	mov	r2, r3
 800b36a:	495a      	ldr	r1, [pc, #360]	@ (800b4d4 <RCF_init+0x298>)
 800b36c:	2003      	movs	r0, #3
 800b36e:	f7ff fb29 	bl	800a9c4 <LOG_log>
 800b372:	e003      	b.n	800b37c <RCF_init+0x140>
  }
  else
  {
    LOG_info("Started TIMER 1 (green LED)");
 800b374:	4958      	ldr	r1, [pc, #352]	@ (800b4d8 <RCF_init+0x29c>)
 800b376:	2001      	movs	r0, #1
 800b378:	f7ff fb24 	bl	800a9c4 <LOG_log>
  }

  LED_setMode(LED_MODE_BLINK_FAST);
 800b37c:	2004      	movs	r0, #4
 800b37e:	f7ff fa07 	bl	800a790 <LED_setMode>

  /* Initialize Timers 2, 3, 4 & 5 */
  l_halReturnCode  = HAL_TIM_Encoder_Start_IT(p_handle->htim2, TIM_CHANNEL_ALL);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	213c      	movs	r1, #60	@ 0x3c
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fa ffd7 	bl	800633c <HAL_TIM_Encoder_Start_IT>
 800b38e:	4603      	mov	r3, r0
 800b390:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim3, TIM_CHANNEL_ALL);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	213c      	movs	r1, #60	@ 0x3c
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fa ffcf 	bl	800633c <HAL_TIM_Encoder_Start_IT>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	461a      	mov	r2, r3
 800b3a2:	7cfb      	ldrb	r3, [r7, #19]
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim4, TIM_CHANNEL_ALL);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	213c      	movs	r1, #60	@ 0x3c
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7fa ffc4 	bl	800633c <HAL_TIM_Encoder_Start_IT>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	7cfb      	ldrb	r3, [r7, #19]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_Encoder_Start_IT(p_handle->htim5, TIM_CHANNEL_ALL);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	691b      	ldr	r3, [r3, #16]
 800b3c2:	213c      	movs	r1, #60	@ 0x3c
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7fa ffb9 	bl	800633c <HAL_TIM_Encoder_Start_IT>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	461a      	mov	r2, r3
 800b3ce:	7cfb      	ldrb	r3, [r7, #19]
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b3d4:	7cfb      	ldrb	r3, [r7, #19]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d006      	beq.n	800b3e8 <RCF_init+0x1ac>
  {
    LOG_error("HAL_TIM_Encoder_Start_IT(&htimX) returned error code(s): %d", l_halReturnCode);
 800b3da:	7cfb      	ldrb	r3, [r7, #19]
 800b3dc:	461a      	mov	r2, r3
 800b3de:	493f      	ldr	r1, [pc, #252]	@ (800b4dc <RCF_init+0x2a0>)
 800b3e0:	2003      	movs	r0, #3
 800b3e2:	f7ff faef 	bl	800a9c4 <LOG_log>
 800b3e6:	e003      	b.n	800b3f0 <RCF_init+0x1b4>
  }
  else
  {
    LOG_info("Started TIMER 2, 3, 4, 5 (encoders)");
 800b3e8:	493d      	ldr	r1, [pc, #244]	@ (800b4e0 <RCF_init+0x2a4>)
 800b3ea:	2001      	movs	r0, #1
 800b3ec:	f7ff faea 	bl	800a9c4 <LOG_log>
  }

  /* Initialize Timer 8 */
  l_halReturnCode = HAL_TIM_Base_Start(p_handle->htim8);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	69db      	ldr	r3, [r3, #28]
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7fa fac3 	bl	8005980 <HAL_TIM_Base_Start>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b3fe:	7cfb      	ldrb	r3, [r7, #19]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d006      	beq.n	800b412 <RCF_init+0x1d6>
  {
    LOG_error("HAL_TIM_Base_Start(&htim8) returned an error code: %d", l_halReturnCode);
 800b404:	7cfb      	ldrb	r3, [r7, #19]
 800b406:	461a      	mov	r2, r3
 800b408:	4936      	ldr	r1, [pc, #216]	@ (800b4e4 <RCF_init+0x2a8>)
 800b40a:	2003      	movs	r0, #3
 800b40c:	f7ff fada 	bl	800a9c4 <LOG_log>
 800b410:	e003      	b.n	800b41a <RCF_init+0x1de>
  }
  else
  {
    LOG_info("Started TIMER 8 (PWM channels)");
 800b412:	4935      	ldr	r1, [pc, #212]	@ (800b4e8 <RCF_init+0x2ac>)
 800b414:	2001      	movs	r0, #1
 800b416:	f7ff fad5 	bl	800a9c4 <LOG_log>
  }

  /* Initialize battery monitor */
  BAT_init(p_handle->hadc1);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6a1b      	ldr	r3, [r3, #32]
 800b41e:	4618      	mov	r0, r3
 800b420:	f7fd fbc6 	bl	8008bb0 <BAT_init>

  /* Initialize PWM channels */
  l_halReturnCode  = HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_1);
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	69db      	ldr	r3, [r3, #28]
 800b428:	2100      	movs	r1, #0
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7fa fcae 	bl	8005d8c <HAL_TIM_PWM_Start>
 800b430:	4603      	mov	r3, r0
 800b432:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_2);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	69db      	ldr	r3, [r3, #28]
 800b438:	2104      	movs	r1, #4
 800b43a:	4618      	mov	r0, r3
 800b43c:	f7fa fca6 	bl	8005d8c <HAL_TIM_PWM_Start>
 800b440:	4603      	mov	r3, r0
 800b442:	461a      	mov	r2, r3
 800b444:	7cfb      	ldrb	r3, [r7, #19]
 800b446:	4313      	orrs	r3, r2
 800b448:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_3);
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	69db      	ldr	r3, [r3, #28]
 800b44e:	2108      	movs	r1, #8
 800b450:	4618      	mov	r0, r3
 800b452:	f7fa fc9b 	bl	8005d8c <HAL_TIM_PWM_Start>
 800b456:	4603      	mov	r3, r0
 800b458:	461a      	mov	r2, r3
 800b45a:	7cfb      	ldrb	r3, [r7, #19]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	74fb      	strb	r3, [r7, #19]
  l_halReturnCode |= HAL_TIM_PWM_Start(p_handle->htim8, TIM_CHANNEL_4);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	69db      	ldr	r3, [r3, #28]
 800b464:	210c      	movs	r1, #12
 800b466:	4618      	mov	r0, r3
 800b468:	f7fa fc90 	bl	8005d8c <HAL_TIM_PWM_Start>
 800b46c:	4603      	mov	r3, r0
 800b46e:	461a      	mov	r2, r3
 800b470:	7cfb      	ldrb	r3, [r7, #19]
 800b472:	4313      	orrs	r3, r2
 800b474:	74fb      	strb	r3, [r7, #19]

  if (l_halReturnCode != HAL_OK)
 800b476:	7cfb      	ldrb	r3, [r7, #19]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d006      	beq.n	800b48a <RCF_init+0x24e>
  {
    LOG_error("HAL_TIM_PWM_Start(&htim8) returned error code(s): %d", l_halReturnCode);
 800b47c:	7cfb      	ldrb	r3, [r7, #19]
 800b47e:	461a      	mov	r2, r3
 800b480:	491a      	ldr	r1, [pc, #104]	@ (800b4ec <RCF_init+0x2b0>)
 800b482:	2003      	movs	r0, #3
 800b484:	f7ff fa9e 	bl	800a9c4 <LOG_log>
 800b488:	e003      	b.n	800b492 <RCF_init+0x256>
  }
  else
  {
    LOG_info("Started PWM channels");
 800b48a:	4919      	ldr	r1, [pc, #100]	@ (800b4f0 <RCF_init+0x2b4>)
 800b48c:	2001      	movs	r0, #1
 800b48e:	f7ff fa99 	bl	800a9c4 <LOG_log>
  }

  /* Initialize bluetooth control */
  BLU_init();
 800b492:	f7fd fcb9 	bl	8008e08 <BLU_init>

  /* Initialize driving module */
  DRV_init(p_handle->htim8, p_handle->htim4, p_handle->htim5, p_handle->htim2, p_handle->htim3);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	69d8      	ldr	r0, [r3, #28]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	68d9      	ldr	r1, [r3, #12]
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	691a      	ldr	r2, [r3, #16]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	685c      	ldr	r4, [r3, #4]
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	689b      	ldr	r3, [r3, #8]
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	4623      	mov	r3, r4
 800b4ae:	f7fd ff05 	bl	80092bc <DRV_init>

  return;
 800b4b2:	bf00      	nop
}
 800b4b4:	371c      	adds	r7, #28
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd90      	pop	{r4, r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	08011e78 	.word	0x08011e78
 800b4c0:	20000c08 	.word	0x20000c08
 800b4c4:	20000c14 	.word	0x20000c14
 800b4c8:	20000c4c 	.word	0x20000c4c
 800b4cc:	08011e94 	.word	0x08011e94
 800b4d0:	08011ea4 	.word	0x08011ea4
 800b4d4:	08011ed4 	.word	0x08011ed4
 800b4d8:	08011f10 	.word	0x08011f10
 800b4dc:	08011f2c 	.word	0x08011f2c
 800b4e0:	08011f68 	.word	0x08011f68
 800b4e4:	08011f8c 	.word	0x08011f8c
 800b4e8:	08011fc4 	.word	0x08011fc4
 800b4ec:	08011fe4 	.word	0x08011fe4
 800b4f0:	0801201c 	.word	0x0801201c

0800b4f4 <RCF_update>:

void RCF_update(T_RCF_Handle *p_handle)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b086      	sub	sp, #24
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  uint32_t   l_currentTimeInS;
  uint32_t   l_currentTimeInMs;
  uint32_t   l_voltageInMv;

  /* Setup local variables */
  l_driveMode       = STP_DEFAULT_DRIVE_MODE;
 800b4fc:	2302      	movs	r3, #2
 800b4fe:	75fb      	strb	r3, [r7, #23]
  l_currentTimeInS  = 0;
 800b500:	2300      	movs	r3, #0
 800b502:	613b      	str	r3, [r7, #16]
  l_currentTimeInMs = 0;
 800b504:	2300      	movs	r3, #0
 800b506:	60fb      	str	r3, [r7, #12]
  l_voltageInMv     = 0;
 800b508:	2300      	movs	r3, #0
 800b50a:	60bb      	str	r3, [r7, #8]

  l_driveMode       = DRV_getMode  ();
 800b50c:	f7fe fc2c 	bl	8009d68 <DRV_getMode>
 800b510:	4603      	mov	r3, r0
 800b512:	75fb      	strb	r3, [r7, #23]
  l_currentTimeInS  = UTI_getTimeS ();
 800b514:	f000 fb20 	bl	800bb58 <UTI_getTimeS>
 800b518:	6138      	str	r0, [r7, #16]
  l_currentTimeInMs = UTI_getTimeMs();
 800b51a:	f000 fb16 	bl	800bb4a <UTI_getTimeMs>
 800b51e:	60f8      	str	r0, [r7, #12]

  if ((STP_SW_RESET_POLLING_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.swResetPollingLastTimeInS >= STP_SW_RESET_POLLING_PERIOD_IN_S))
 800b520:	4b30      	ldr	r3, [pc, #192]	@ (800b5e4 <RCF_update+0xf0>)
 800b522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  if ((STP_SW_RESET_POLLING_PERIOD_IN_S != 0) &&
 800b524:	693a      	ldr	r2, [r7, #16]
 800b526:	429a      	cmp	r2, r3
 800b528:	d004      	beq.n	800b534 <RCF_update+0x40>
  {
    RCF_updateSwReset();
 800b52a:	f000 f8bb 	bl	800b6a4 <RCF_updateSwReset>

    g_RCF_context.swResetPollingLastTimeInS = l_currentTimeInS;
 800b52e:	4a2d      	ldr	r2, [pc, #180]	@ (800b5e4 <RCF_update+0xf0>)
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	6313      	str	r3, [r2, #48]	@ 0x30
  {
    ; /* Nothing to do */
  }

  if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.batteryPollingLastTimeInS >= STP_BATTERY_POLLING_PERIOD_IN_S))
 800b534:	4b2b      	ldr	r3, [pc, #172]	@ (800b5e4 <RCF_update+0xf0>)
 800b536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b538:	693a      	ldr	r2, [r7, #16]
 800b53a:	1ad3      	subs	r3, r2, r3
  if ((STP_BATTERY_POLLING_PERIOD_IN_S != 0) &&
 800b53c:	2b09      	cmp	r3, #9
 800b53e:	d907      	bls.n	800b550 <RCF_update+0x5c>
  {
    BAT_update(&l_voltageInMv);
 800b540:	f107 0308 	add.w	r3, r7, #8
 800b544:	4618      	mov	r0, r3
 800b546:	f7fd fb47 	bl	8008bd8 <BAT_update>

    g_RCF_context.batteryPollingLastTimeInS = l_currentTimeInS;
 800b54a:	4a26      	ldr	r2, [pc, #152]	@ (800b5e4 <RCF_update+0xf0>)
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	6353      	str	r3, [r2, #52]	@ 0x34
  {
    ; /* Nothing to do */
  }

  if ((STP_LED_UPDATE_MODE_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.ledModeUpdateLastTimeInS >= STP_LED_UPDATE_MODE_PERIOD_IN_S))
 800b550:	4b24      	ldr	r3, [pc, #144]	@ (800b5e4 <RCF_update+0xf0>)
 800b552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((STP_LED_UPDATE_MODE_PERIOD_IN_S != 0) &&
 800b554:	693a      	ldr	r2, [r7, #16]
 800b556:	429a      	cmp	r2, r3
 800b558:	d008      	beq.n	800b56c <RCF_update+0x78>
  {
    RCF_updateLedMode (l_driveMode, l_voltageInMv);
 800b55a:	68ba      	ldr	r2, [r7, #8]
 800b55c:	7dfb      	ldrb	r3, [r7, #23]
 800b55e:	4611      	mov	r1, r2
 800b560:	4618      	mov	r0, r3
 800b562:	f000 f95f 	bl	800b824 <RCF_updateLedMode>

    g_RCF_context.ledModeUpdateLastTimeInS = l_currentTimeInS;
 800b566:	4a1f      	ldr	r2, [pc, #124]	@ (800b5e4 <RCF_update+0xf0>)
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	6393      	str	r3, [r2, #56]	@ 0x38
  else
  {
    ; /* Nothing to do */
  }

  CON_updateFifo(&g_RCF_context.commandsFifo);
 800b56c:	481d      	ldr	r0, [pc, #116]	@ (800b5e4 <RCF_update+0xf0>)
 800b56e:	f7fd fe6d 	bl	800924c <CON_updateFifo>
  MAS_updateFifo(&g_RCF_context.commandsFifo);
 800b572:	481c      	ldr	r0, [pc, #112]	@ (800b5e4 <RCF_update+0xf0>)
 800b574:	f7ff fae2 	bl	800ab3c <MAS_updateFifo>

  BLU_receiveData   (&g_RCF_context.bluetoothData);
 800b578:	481b      	ldr	r0, [pc, #108]	@ (800b5e8 <RCF_update+0xf4>)
 800b57a:	f7fd fc6d 	bl	8008e58 <BLU_receiveData>
  RCF_updateLogSetup(&g_RCF_context.bluetoothData, l_currentTimeInS);
 800b57e:	6939      	ldr	r1, [r7, #16]
 800b580:	4819      	ldr	r0, [pc, #100]	@ (800b5e8 <RCF_update+0xf4>)
 800b582:	f000 f8cb 	bl	800b71c <RCF_updateLogSetup>

  DRV_updateAverageSpeeds();
 800b586:	f7fd ff7d 	bl	8009484 <DRV_updateAverageSpeeds>

  /* Restart chronometer (used to compute average speeds) */
  CHR_reset();
 800b58a:	f7fd fd73 	bl	8009074 <CHR_reset>

  if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
      (l_currentTimeInS - g_RCF_context.driveLogInfoLastTimeInS >= STP_DRIVE_LOG_INFO_PERIOD_IN_S))
 800b58e:	4b15      	ldr	r3, [pc, #84]	@ (800b5e4 <RCF_update+0xf0>)
 800b590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  if ((STP_DRIVE_LOG_INFO_PERIOD_IN_S != 0) &&
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	429a      	cmp	r2, r3
 800b596:	d00b      	beq.n	800b5b0 <RCF_update+0xbc>
  {
    DRV_updateFromBluetooth(&g_RCF_context.bluetoothData, true);
 800b598:	2101      	movs	r1, #1
 800b59a:	4813      	ldr	r0, [pc, #76]	@ (800b5e8 <RCF_update+0xf4>)
 800b59c:	f7fd ff8a 	bl	80094b4 <DRV_updateFromBluetooth>
    DRV_updateFromCommands (&g_RCF_context.commandsFifo , true);
 800b5a0:	2101      	movs	r1, #1
 800b5a2:	4810      	ldr	r0, [pc, #64]	@ (800b5e4 <RCF_update+0xf0>)
 800b5a4:	f7fe f8e8 	bl	8009778 <DRV_updateFromCommands>

    g_RCF_context.driveLogInfoLastTimeInS = l_currentTimeInS;
 800b5a8:	4a0e      	ldr	r2, [pc, #56]	@ (800b5e4 <RCF_update+0xf0>)
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800b5ae:	e007      	b.n	800b5c0 <RCF_update+0xcc>
  }
  else
  {
    DRV_updateFromBluetooth(&g_RCF_context.bluetoothData, false);
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	480d      	ldr	r0, [pc, #52]	@ (800b5e8 <RCF_update+0xf4>)
 800b5b4:	f7fd ff7e 	bl	80094b4 <DRV_updateFromBluetooth>
    DRV_updateFromCommands(&g_RCF_context.commandsFifo  , false);
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	480a      	ldr	r0, [pc, #40]	@ (800b5e4 <RCF_update+0xf0>)
 800b5bc:	f7fe f8dc 	bl	8009778 <DRV_updateFromCommands>
  }

  if ((STP_VELOCITY_REPORT_PERIOD_IN_MS != 0) &&
      (l_currentTimeInMs - g_RCF_context.velocityReportLastTimeInMs >= STP_VELOCITY_REPORT_PERIOD_IN_MS))
 800b5c0:	4b08      	ldr	r3, [pc, #32]	@ (800b5e4 <RCF_update+0xf0>)
 800b5c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c4:	68fa      	ldr	r2, [r7, #12]
 800b5c6:	1ad3      	subs	r3, r2, r3
  if ((STP_VELOCITY_REPORT_PERIOD_IN_MS != 0) &&
 800b5c8:	f241 3287 	movw	r2, #4999	@ 0x1387
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d905      	bls.n	800b5dc <RCF_update+0xe8>
  {
    DRV_reportVelocity();
 800b5d0:	f7fe fb7e 	bl	8009cd0 <DRV_reportVelocity>

    g_RCF_context.velocityReportLastTimeInMs = l_currentTimeInMs;
 800b5d4:	4a03      	ldr	r2, [pc, #12]	@ (800b5e4 <RCF_update+0xf0>)
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	6413      	str	r3, [r2, #64]	@ 0x40
  else
  {
    ; /* Nothing to do */
  }

  return;
 800b5da:	bf00      	nop
 800b5dc:	bf00      	nop
}
 800b5de:	3718      	adds	r7, #24
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	20000c08 	.word	0x20000c08
 800b5e8:	20000c14 	.word	0x20000c14

0800b5ec <RCF_displayRcfwBanner>:

static void RCF_displayRcfwBanner(void)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	af00      	add	r7, sp, #0
  /* Used ASCII art generator from https://patorjk.com with font called "Colossal" */
  LOG_info("");
 800b5f0:	4914      	ldr	r1, [pc, #80]	@ (800b644 <RCF_displayRcfwBanner+0x58>)
 800b5f2:	2001      	movs	r0, #1
 800b5f4:	f7ff f9e6 	bl	800a9c4 <LOG_log>
  LOG_info("    8888888b.        .d8888b.       8888888888      888       888"  );
 800b5f8:	4913      	ldr	r1, [pc, #76]	@ (800b648 <RCF_displayRcfwBanner+0x5c>)
 800b5fa:	2001      	movs	r0, #1
 800b5fc:	f7ff f9e2 	bl	800a9c4 <LOG_log>
  LOG_info("    888   Y88b      d88P  Y88b      888             888   o   888"  );
 800b600:	4912      	ldr	r1, [pc, #72]	@ (800b64c <RCF_displayRcfwBanner+0x60>)
 800b602:	2001      	movs	r0, #1
 800b604:	f7ff f9de 	bl	800a9c4 <LOG_log>
  LOG_info("    888    888      888    888      888             888  d8b  888"  );
 800b608:	4911      	ldr	r1, [pc, #68]	@ (800b650 <RCF_displayRcfwBanner+0x64>)
 800b60a:	2001      	movs	r0, #1
 800b60c:	f7ff f9da 	bl	800a9c4 <LOG_log>
  LOG_info("    888   d88P      888             8888888         888 d888b 888"  );
 800b610:	4910      	ldr	r1, [pc, #64]	@ (800b654 <RCF_displayRcfwBanner+0x68>)
 800b612:	2001      	movs	r0, #1
 800b614:	f7ff f9d6 	bl	800a9c4 <LOG_log>
  LOG_info("    8888888P\"       888             888             888d88888b888" );
 800b618:	490f      	ldr	r1, [pc, #60]	@ (800b658 <RCF_displayRcfwBanner+0x6c>)
 800b61a:	2001      	movs	r0, #1
 800b61c:	f7ff f9d2 	bl	800a9c4 <LOG_log>
  LOG_info("    888 T88b        888    888      888             88888P Y88888"  );
 800b620:	490e      	ldr	r1, [pc, #56]	@ (800b65c <RCF_displayRcfwBanner+0x70>)
 800b622:	2001      	movs	r0, #1
 800b624:	f7ff f9ce 	bl	800a9c4 <LOG_log>
  LOG_info("    888  T88b       Y88b  d88P      888             8888P   Y8888"  );
 800b628:	490d      	ldr	r1, [pc, #52]	@ (800b660 <RCF_displayRcfwBanner+0x74>)
 800b62a:	2001      	movs	r0, #1
 800b62c:	f7ff f9ca 	bl	800a9c4 <LOG_log>
  LOG_info("    888   T88b       \"Y8888P\"       888             888P     Y888");
 800b630:	490c      	ldr	r1, [pc, #48]	@ (800b664 <RCF_displayRcfwBanner+0x78>)
 800b632:	2001      	movs	r0, #1
 800b634:	f7ff f9c6 	bl	800a9c4 <LOG_log>
  LOG_info("");
 800b638:	4902      	ldr	r1, [pc, #8]	@ (800b644 <RCF_displayRcfwBanner+0x58>)
 800b63a:	2001      	movs	r0, #1
 800b63c:	f7ff f9c2 	bl	800a9c4 <LOG_log>

  return;
 800b640:	bf00      	nop
}
 800b642:	bd80      	pop	{r7, pc}
 800b644:	08012034 	.word	0x08012034
 800b648:	08012038 	.word	0x08012038
 800b64c:	0801207c 	.word	0x0801207c
 800b650:	080120c0 	.word	0x080120c0
 800b654:	08012104 	.word	0x08012104
 800b658:	08012148 	.word	0x08012148
 800b65c:	0801218c 	.word	0x0801218c
 800b660:	080121d0 	.word	0x080121d0
 800b664:	08012214 	.word	0x08012214

0800b668 <RCF_togglePrintOutput>:

static void RCF_togglePrintOutput(void)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	af00      	add	r7, sp, #0
  if (g_RCF_printOutput == RCF_PRINT_OUTPUT_TO_CONSOLE)
 800b66c:	4b0a      	ldr	r3, [pc, #40]	@ (800b698 <RCF_togglePrintOutput+0x30>)
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d107      	bne.n	800b684 <RCF_togglePrintOutput+0x1c>
  {
    LOG_info("Directing print to MASTER");
 800b674:	4909      	ldr	r1, [pc, #36]	@ (800b69c <RCF_togglePrintOutput+0x34>)
 800b676:	2001      	movs	r0, #1
 800b678:	f7ff f9a4 	bl	800a9c4 <LOG_log>

    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_MASTER;
 800b67c:	4b06      	ldr	r3, [pc, #24]	@ (800b698 <RCF_togglePrintOutput+0x30>)
 800b67e:	2201      	movs	r2, #1
 800b680:	701a      	strb	r2, [r3, #0]
    LOG_info("Directing print to CONSOLE");

    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_CONSOLE;
  }

  return;
 800b682:	e007      	b.n	800b694 <RCF_togglePrintOutput+0x2c>
    LOG_info("Directing print to CONSOLE");
 800b684:	4906      	ldr	r1, [pc, #24]	@ (800b6a0 <RCF_togglePrintOutput+0x38>)
 800b686:	2001      	movs	r0, #1
 800b688:	f7ff f99c 	bl	800a9c4 <LOG_log>
    g_RCF_printOutput = RCF_PRINT_OUTPUT_TO_CONSOLE;
 800b68c:	4b02      	ldr	r3, [pc, #8]	@ (800b698 <RCF_togglePrintOutput+0x30>)
 800b68e:	2200      	movs	r2, #0
 800b690:	701a      	strb	r2, [r3, #0]
  return;
 800b692:	bf00      	nop
}
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	20000c4c 	.word	0x20000c4c
 800b69c:	08012258 	.word	0x08012258
 800b6a0:	08012274 	.word	0x08012274

0800b6a4 <RCF_updateSwReset>:

static void RCF_updateSwReset(void)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b082      	sub	sp, #8
 800b6a8:	af00      	add	r7, sp, #0
  GPIO_PinState l_pinState;

  l_pinState = HAL_GPIO_ReadPin(SW_RESET_GPIO_Port, SW_RESET_Pin);
 800b6aa:	2101      	movs	r1, #1
 800b6ac:	4816      	ldr	r0, [pc, #88]	@ (800b708 <RCF_updateSwReset+0x64>)
 800b6ae:	f7f8 f9af 	bl	8003a10 <HAL_GPIO_ReadPin>
 800b6b2:	4603      	mov	r3, r0
 800b6b4:	71fb      	strb	r3, [r7, #7]

  if (l_pinState == GPIO_PIN_SET)
 800b6b6:	79fb      	ldrb	r3, [r7, #7]
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d021      	beq.n	800b700 <RCF_updateSwReset+0x5c>
  {
    ; /* Nothing to do */
  }
  else
  {
    LOG_info("SW reset will be triggered in 3s");
 800b6bc:	4913      	ldr	r1, [pc, #76]	@ (800b70c <RCF_updateSwReset+0x68>)
 800b6be:	2001      	movs	r0, #1
 800b6c0:	f7ff f980 	bl	800a9c4 <LOG_log>
    HAL_Delay(1000);
 800b6c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6c8:	f7f7 f878 	bl	80027bc <HAL_Delay>
    LOG_info("SW reset will be triggered in 2s");
 800b6cc:	4910      	ldr	r1, [pc, #64]	@ (800b710 <RCF_updateSwReset+0x6c>)
 800b6ce:	2001      	movs	r0, #1
 800b6d0:	f7ff f978 	bl	800a9c4 <LOG_log>
    HAL_Delay(1000);
 800b6d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6d8:	f7f7 f870 	bl	80027bc <HAL_Delay>
    LOG_info("SW reset will be triggered in 1s");
 800b6dc:	490d      	ldr	r1, [pc, #52]	@ (800b714 <RCF_updateSwReset+0x70>)
 800b6de:	2001      	movs	r0, #1
 800b6e0:	f7ff f970 	bl	800a9c4 <LOG_log>
    HAL_Delay(1000);
 800b6e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b6e8:	f7f7 f868 	bl	80027bc <HAL_Delay>
    LOG_info("Resetting...");
 800b6ec:	490a      	ldr	r1, [pc, #40]	@ (800b718 <RCF_updateSwReset+0x74>)
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	f7ff f968 	bl	800a9c4 <LOG_log>
    HAL_Delay(100);
 800b6f4:	2064      	movs	r0, #100	@ 0x64
 800b6f6:	f7f7 f861 	bl	80027bc <HAL_Delay>

    HAL_NVIC_SystemReset();
 800b6fa:	f7f7 fda1 	bl	8003240 <HAL_NVIC_SystemReset>
  }

  return;
 800b6fe:	bf00      	nop
 800b700:	bf00      	nop
}
 800b702:	3708      	adds	r7, #8
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}
 800b708:	40011000 	.word	0x40011000
 800b70c:	08012290 	.word	0x08012290
 800b710:	080122b4 	.word	0x080122b4
 800b714:	080122d8 	.word	0x080122d8
 800b718:	080122fc 	.word	0x080122fc

0800b71c <RCF_updateLogSetup>:

static void RCF_updateLogSetup(T_BLU_Data *p_data, uint32_t p_timeInS)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
  switch (p_data->button)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	7c1b      	ldrb	r3, [r3, #16]
 800b72a:	3b05      	subs	r3, #5
 800b72c:	2b03      	cmp	r3, #3
 800b72e:	d85b      	bhi.n	800b7e8 <RCF_updateLogSetup+0xcc>
 800b730:	a201      	add	r2, pc, #4	@ (adr r2, 800b738 <RCF_updateLogSetup+0x1c>)
 800b732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b736:	bf00      	nop
 800b738:	0800b749 	.word	0x0800b749
 800b73c:	0800b7c1 	.word	0x0800b7c1
 800b740:	0800b771 	.word	0x0800b771
 800b744:	0800b799 	.word	0x0800b799
  {
    case BLU_BUTTON_PAD_UP:
      if (g_RCF_context.padUpPressedStartTimeInS == 0)
 800b748:	4b35      	ldr	r3, [pc, #212]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b74a:	6a1b      	ldr	r3, [r3, #32]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d105      	bne.n	800b75c <RCF_updateLogSetup+0x40>
      {
        g_RCF_context.padUpPressedStartTimeInS = p_timeInS;
 800b750:	4a33      	ldr	r2, [pc, #204]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	6213      	str	r3, [r2, #32]

        LOG_increaseLevel();
 800b756:	f7ff f905 	bl	800a964 <LOG_increaseLevel>
      }
      else
      {
        g_RCF_context.padUpPressedStartTimeInS = 0;
      }
      break;
 800b75a:	e047      	b.n	800b7ec <RCF_updateLogSetup+0xd0>
      else if (p_timeInS - g_RCF_context.padUpPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b75c:	4b30      	ldr	r3, [pc, #192]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b75e:	6a1b      	ldr	r3, [r3, #32]
 800b760:	683a      	ldr	r2, [r7, #0]
 800b762:	1ad3      	subs	r3, r2, r3
 800b764:	2b01      	cmp	r3, #1
 800b766:	d941      	bls.n	800b7ec <RCF_updateLogSetup+0xd0>
        g_RCF_context.padUpPressedStartTimeInS = 0;
 800b768:	4b2d      	ldr	r3, [pc, #180]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b76a:	2200      	movs	r2, #0
 800b76c:	621a      	str	r2, [r3, #32]
      break;
 800b76e:	e03d      	b.n	800b7ec <RCF_updateLogSetup+0xd0>

    case BLU_BUTTON_PAD_DOWN:
      if (g_RCF_context.padDownPressedStartTimeInS == 0)
 800b770:	4b2b      	ldr	r3, [pc, #172]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	2b00      	cmp	r3, #0
 800b776:	d105      	bne.n	800b784 <RCF_updateLogSetup+0x68>
      {
        g_RCF_context.padDownPressedStartTimeInS = p_timeInS;
 800b778:	4a29      	ldr	r2, [pc, #164]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	6253      	str	r3, [r2, #36]	@ 0x24

        LOG_decreaseLevel();
 800b77e:	f7ff f909 	bl	800a994 <LOG_decreaseLevel>
      }
      else
      {
        g_RCF_context.padDownPressedStartTimeInS = 0;
      }
      break;
 800b782:	e035      	b.n	800b7f0 <RCF_updateLogSetup+0xd4>
      else if (p_timeInS - g_RCF_context.padDownPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b784:	4b26      	ldr	r3, [pc, #152]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b788:	683a      	ldr	r2, [r7, #0]
 800b78a:	1ad3      	subs	r3, r2, r3
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d92f      	bls.n	800b7f0 <RCF_updateLogSetup+0xd4>
        g_RCF_context.padDownPressedStartTimeInS = 0;
 800b790:	4b23      	ldr	r3, [pc, #140]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b792:	2200      	movs	r2, #0
 800b794:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
 800b796:	e02b      	b.n	800b7f0 <RCF_updateLogSetup+0xd4>

    case BLU_BUTTON_PAD_LEFT:
      if (g_RCF_context.padLeftPressedStartTimeInS == 0)
 800b798:	4b21      	ldr	r3, [pc, #132]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b79a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d105      	bne.n	800b7ac <RCF_updateLogSetup+0x90>
      {
        g_RCF_context.padLeftPressedStartTimeInS = p_timeInS;
 800b7a0:	4a1f      	ldr	r2, [pc, #124]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	6293      	str	r3, [r2, #40]	@ 0x28

        LOG_toggleOnOff();
 800b7a6:	f7ff f8af 	bl	800a908 <LOG_toggleOnOff>
      }
      else
      {
        g_RCF_context.padLeftPressedStartTimeInS = 0;
      }
      break;
 800b7aa:	e023      	b.n	800b7f4 <RCF_updateLogSetup+0xd8>
      else if (p_timeInS - g_RCF_context.padLeftPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b7ac:	4b1c      	ldr	r3, [pc, #112]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7b0:	683a      	ldr	r2, [r7, #0]
 800b7b2:	1ad3      	subs	r3, r2, r3
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d91d      	bls.n	800b7f4 <RCF_updateLogSetup+0xd8>
        g_RCF_context.padLeftPressedStartTimeInS = 0;
 800b7b8:	4b19      	ldr	r3, [pc, #100]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 800b7be:	e019      	b.n	800b7f4 <RCF_updateLogSetup+0xd8>

    case BLU_BUTTON_PAD_RIGHT:
      if (g_RCF_context.padRightPressedStartTimeInS == 0)
 800b7c0:	4b17      	ldr	r3, [pc, #92]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d105      	bne.n	800b7d4 <RCF_updateLogSetup+0xb8>
      {
        g_RCF_context.padRightPressedStartTimeInS = p_timeInS;
 800b7c8:	4a15      	ldr	r2, [pc, #84]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        RCF_togglePrintOutput();
 800b7ce:	f7ff ff4b 	bl	800b668 <RCF_togglePrintOutput>
      }
      else
      {
        g_RCF_context.padRightPressedStartTimeInS = 0;
      }
      break;
 800b7d2:	e011      	b.n	800b7f8 <RCF_updateLogSetup+0xdc>
      else if (p_timeInS - g_RCF_context.padRightPressedStartTimeInS < STP_BUTTONS_DEBOUNCE_PERIOD_IN_S)
 800b7d4:	4b12      	ldr	r3, [pc, #72]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d8:	683a      	ldr	r2, [r7, #0]
 800b7da:	1ad3      	subs	r3, r2, r3
 800b7dc:	2b01      	cmp	r3, #1
 800b7de:	d90b      	bls.n	800b7f8 <RCF_updateLogSetup+0xdc>
        g_RCF_context.padRightPressedStartTimeInS = 0;
 800b7e0:	4b0f      	ldr	r3, [pc, #60]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 800b7e6:	e007      	b.n	800b7f8 <RCF_updateLogSetup+0xdc>

    default:
      ; /* Nothing to do */;
      break;
 800b7e8:	bf00      	nop
 800b7ea:	e006      	b.n	800b7fa <RCF_updateLogSetup+0xde>
      break;
 800b7ec:	bf00      	nop
 800b7ee:	e004      	b.n	800b7fa <RCF_updateLogSetup+0xde>
      break;
 800b7f0:	bf00      	nop
 800b7f2:	e002      	b.n	800b7fa <RCF_updateLogSetup+0xde>
      break;
 800b7f4:	bf00      	nop
 800b7f6:	e000      	b.n	800b7fa <RCF_updateLogSetup+0xde>
      break;
 800b7f8:	bf00      	nop
  }

  if ((p_data->button != BLU_BUTTON_PAD_UP) && (p_data->button != BLU_BUTTON_PAD_DOWN))
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	7c1b      	ldrb	r3, [r3, #16]
 800b7fe:	2b05      	cmp	r3, #5
 800b800:	d00a      	beq.n	800b818 <RCF_updateLogSetup+0xfc>
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	7c1b      	ldrb	r3, [r3, #16]
 800b806:	2b07      	cmp	r3, #7
 800b808:	d006      	beq.n	800b818 <RCF_updateLogSetup+0xfc>
  {
    g_RCF_context.padUpPressedStartTimeInS   = 0;
 800b80a:	4b05      	ldr	r3, [pc, #20]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b80c:	2200      	movs	r2, #0
 800b80e:	621a      	str	r2, [r3, #32]
    g_RCF_context.padDownPressedStartTimeInS = 0;
 800b810:	4b03      	ldr	r3, [pc, #12]	@ (800b820 <RCF_updateLogSetup+0x104>)
 800b812:	2200      	movs	r2, #0
 800b814:	625a      	str	r2, [r3, #36]	@ 0x24
  else
  {
    ; /* Nothing to do */;
  }

  return;
 800b816:	bf00      	nop
 800b818:	bf00      	nop
}
 800b81a:	3708      	adds	r7, #8
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	20000c08 	.word	0x20000c08

0800b824 <RCF_updateLedMode>:

static void RCF_updateLedMode(T_DRV_MODE p_driveMode, uint32_t p_voltageInMv)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	6039      	str	r1, [r7, #0]
 800b82e:	71fb      	strb	r3, [r7, #7]
  /* Regarding LED mode, battery check is prioritary on user requests. */
  /* Ignore 0 value as we could get it at startup or while debugging.  */
  if ((p_voltageInMv != 0) && (p_voltageInMv < STP_MIN_BATTERY_LEVEL_IN_MV))
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00d      	beq.n	800b852 <RCF_updateLedMode+0x2e>
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	f242 720f 	movw	r2, #9999	@ 0x270f
 800b83c:	4293      	cmp	r3, r2
 800b83e:	d808      	bhi.n	800b852 <RCF_updateLedMode+0x2e>
  {
    LOG_warning("Battery is getting low: %u mV", p_voltageInMv);
 800b840:	683a      	ldr	r2, [r7, #0]
 800b842:	4911      	ldr	r1, [pc, #68]	@ (800b888 <RCF_updateLedMode+0x64>)
 800b844:	2002      	movs	r0, #2
 800b846:	f7ff f8bd 	bl	800a9c4 <LOG_log>

    LED_setMode(LED_MODE_FORCED_OFF);
 800b84a:	2000      	movs	r0, #0
 800b84c:	f7fe ffa0 	bl	800a790 <LED_setMode>
 800b850:	e016      	b.n	800b880 <RCF_updateLedMode+0x5c>
  }
  else
  {
    switch (p_driveMode)
 800b852:	79fb      	ldrb	r3, [r7, #7]
 800b854:	2b02      	cmp	r3, #2
 800b856:	d00e      	beq.n	800b876 <RCF_updateLedMode+0x52>
 800b858:	2b02      	cmp	r3, #2
 800b85a:	dc10      	bgt.n	800b87e <RCF_updateLedMode+0x5a>
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d002      	beq.n	800b866 <RCF_updateLedMode+0x42>
 800b860:	2b01      	cmp	r3, #1
 800b862:	d004      	beq.n	800b86e <RCF_updateLedMode+0x4a>
        LED_setMode(LED_MODE_BLINK_FAST);
        break;

      default:
        ; /* Nothing to do */
        break;
 800b864:	e00b      	b.n	800b87e <RCF_updateLedMode+0x5a>
        LED_setMode(LED_MODE_BLINK_SLOW);
 800b866:	2002      	movs	r0, #2
 800b868:	f7fe ff92 	bl	800a790 <LED_setMode>
        break;
 800b86c:	e008      	b.n	800b880 <RCF_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_MEDIUM);
 800b86e:	2003      	movs	r0, #3
 800b870:	f7fe ff8e 	bl	800a790 <LED_setMode>
        break;
 800b874:	e004      	b.n	800b880 <RCF_updateLedMode+0x5c>
        LED_setMode(LED_MODE_BLINK_FAST);
 800b876:	2004      	movs	r0, #4
 800b878:	f7fe ff8a 	bl	800a790 <LED_setMode>
        break;
 800b87c:	e000      	b.n	800b880 <RCF_updateLedMode+0x5c>
        break;
 800b87e:	bf00      	nop
    }
  }

  return;
 800b880:	bf00      	nop
}
 800b882:	3708      	adds	r7, #8
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	0801230c 	.word	0x0801230c

0800b88c <SFO_initData>:
#include "string_fifo.h"

#include "log.h"

void SFO_initData(T_SFO_data *p_data)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  (void)memset(p_data, 0, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b894:	2214      	movs	r2, #20
 800b896:	2100      	movs	r1, #0
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f002 fc0b 	bl	800e0b4 <memset>

  return;
 800b89e:	bf00      	nop
}
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
	...

0800b8a8 <SFO_init>:

void SFO_init(T_SFO_Handle *p_fifo)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  LOG_debug("String FIFO now empty");
 800b8b0:	4908      	ldr	r1, [pc, #32]	@ (800b8d4 <SFO_init+0x2c>)
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	f7ff f886 	bl	800a9c4 <LOG_log>

  p_fifo->head  = NULL;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	601a      	str	r2, [r3, #0]
  p_fifo->tail  = NULL;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	605a      	str	r2, [r3, #4]
  p_fifo->count = 0;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	609a      	str	r2, [r3, #8]

  return;
 800b8ca:	bf00      	nop
}
 800b8cc:	3708      	adds	r7, #8
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0801232c 	.word	0x0801232c

0800b8d8 <SFO_push>:

void SFO_push(T_SFO_Handle *p_fifo, T_SFO_data *p_dataIn)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b084      	sub	sp, #16
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == CST_STRING_FIFO_MAX_ELEMENTS)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	2b0a      	cmp	r3, #10
 800b8e8:	d105      	bne.n	800b8f6 <SFO_push+0x1e>
  {
    LOG_error("SFO_push() failure - String FIFO is full (%u elements)", CST_STRING_FIFO_MAX_ELEMENTS);
 800b8ea:	220a      	movs	r2, #10
 800b8ec:	4917      	ldr	r1, [pc, #92]	@ (800b94c <SFO_push+0x74>)
 800b8ee:	2003      	movs	r0, #3
 800b8f0:	f7ff f868 	bl	800a9c4 <LOG_log>

      p_fifo->count++;
    }
  }

  return;
 800b8f4:	e027      	b.n	800b946 <SFO_push+0x6e>
    l_element = (T_SFO_Element *)malloc(sizeof(T_SFO_Element));
 800b8f6:	2018      	movs	r0, #24
 800b8f8:	f000 fc4c 	bl	800c194 <malloc>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	60fb      	str	r3, [r7, #12]
    if (l_element == NULL)
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d104      	bne.n	800b910 <SFO_push+0x38>
      LOG_error("SFO_push() failure - Could not allocate new memory");
 800b906:	4912      	ldr	r1, [pc, #72]	@ (800b950 <SFO_push+0x78>)
 800b908:	2003      	movs	r0, #3
 800b90a:	f7ff f85b 	bl	800a9c4 <LOG_log>
  return;
 800b90e:	e01a      	b.n	800b946 <SFO_push+0x6e>
      (void)strncpy(l_element->data, *p_dataIn, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2214      	movs	r2, #20
 800b914:	6839      	ldr	r1, [r7, #0]
 800b916:	4618      	mov	r0, r3
 800b918:	f002 fbe6 	bl	800e0e8 <strncpy>
      l_element->nextElement = p_fifo->head;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	615a      	str	r2, [r3, #20]
      p_fifo->head           = l_element;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	68fa      	ldr	r2, [r7, #12]
 800b928:	601a      	str	r2, [r3, #0]
      if (p_fifo->tail == NULL)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d103      	bne.n	800b93a <SFO_push+0x62>
        p_fifo->tail = p_fifo->head;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	605a      	str	r2, [r3, #4]
      p_fifo->count++;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	609a      	str	r2, [r3, #8]
  return;
 800b944:	bf00      	nop
}
 800b946:	3710      	adds	r7, #16
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}
 800b94c:	08012344 	.word	0x08012344
 800b950:	0801237c 	.word	0x0801237c

0800b954 <SFO_pop>:

void SFO_pop(T_SFO_Handle *p_fifo, T_SFO_data *p_dataOut)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d104      	bne.n	800b970 <SFO_pop+0x1c>
  {
    LOG_error("SFO_pop() failure - String FIFO is empty");
 800b966:	491a      	ldr	r1, [pc, #104]	@ (800b9d0 <SFO_pop+0x7c>)
 800b968:	2003      	movs	r0, #3
 800b96a:	f7ff f82b 	bl	800a9c4 <LOG_log>
    {
      SFO_init(p_fifo);
    }
  }

  return;
 800b96e:	e02c      	b.n	800b9ca <SFO_pop+0x76>
    (void)strncpy(*p_dataOut, p_fifo->tail->data, CST_STRING_FIFO_MAX_STRING_LENGTH);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	2214      	movs	r2, #20
 800b976:	4619      	mov	r1, r3
 800b978:	6838      	ldr	r0, [r7, #0]
 800b97a:	f002 fbb5 	bl	800e0e8 <strncpy>
    free(p_fifo->tail);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	4618      	mov	r0, r3
 800b984:	f000 fc0e 	bl	800c1a4 <free>
    if (p_fifo->count > 1)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d918      	bls.n	800b9c2 <SFO_pop+0x6e>
      l_element = p_fifo->head;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b996:	e002      	b.n	800b99e <SFO_pop+0x4a>
        l_element = l_element->nextElement;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	695b      	ldr	r3, [r3, #20]
 800b99c:	60fb      	str	r3, [r7, #12]
      while (l_element->nextElement != p_fifo->tail)
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	695a      	ldr	r2, [r3, #20]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d1f6      	bne.n	800b998 <SFO_pop+0x44>
      l_element->nextElement = NULL;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	615a      	str	r2, [r3, #20]
      p_fifo->tail           = l_element;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	68fa      	ldr	r2, [r7, #12]
 800b9b4:	605a      	str	r2, [r3, #4]
      p_fifo->count--;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	689b      	ldr	r3, [r3, #8]
 800b9ba:	1e5a      	subs	r2, r3, #1
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	609a      	str	r2, [r3, #8]
  return;
 800b9c0:	e003      	b.n	800b9ca <SFO_pop+0x76>
      SFO_init(p_fifo);
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f7ff ff70 	bl	800b8a8 <SFO_init>
  return;
 800b9c8:	bf00      	nop
}
 800b9ca:	3710      	adds	r7, #16
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	080123b0 	.word	0x080123b0

0800b9d4 <SFO_getCount>:

uint32_t SFO_getCount(T_SFO_Handle *p_fifo)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  return p_fifo->count;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	689b      	ldr	r3, [r3, #8]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bc80      	pop	{r7}
 800b9e8:	4770      	bx	lr
	...

0800b9ec <SFO_logInfo>:

void SFO_logInfo(T_SFO_Handle *p_fifo)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  T_SFO_Element *l_element;

  if (p_fifo->count == 0)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	689b      	ldr	r3, [r3, #8]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d104      	bne.n	800ba06 <SFO_logInfo+0x1a>
  {
    LOG_info("String FIFO is empty");
 800b9fc:	4924      	ldr	r1, [pc, #144]	@ (800ba90 <SFO_logInfo+0xa4>)
 800b9fe:	2001      	movs	r0, #1
 800ba00:	f7fe ffe0 	bl	800a9c4 <LOG_log>

      l_element = l_element->nextElement;
    }
  }

  return;
 800ba04:	e040      	b.n	800ba88 <SFO_logInfo+0x9c>
    LOG_info("String FIFO: %u element(s)", p_fifo->count);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	689b      	ldr	r3, [r3, #8]
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	4921      	ldr	r1, [pc, #132]	@ (800ba94 <SFO_logInfo+0xa8>)
 800ba0e:	2001      	movs	r0, #1
 800ba10:	f7fe ffd8 	bl	800a9c4 <LOG_log>
    l_element = p_fifo->head;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800ba1a:	e031      	b.n	800ba80 <SFO_logInfo+0x94>
      if ((l_element == p_fifo->head) && (l_element == p_fifo->tail))
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	68fa      	ldr	r2, [r7, #12]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d10b      	bne.n	800ba3e <SFO_logInfo+0x52>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	685b      	ldr	r3, [r3, #4]
 800ba2a:	68fa      	ldr	r2, [r7, #12]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d106      	bne.n	800ba3e <SFO_logInfo+0x52>
        LOG_info("HEAD -> '%s' <- TAIL", l_element->data);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	461a      	mov	r2, r3
 800ba34:	4918      	ldr	r1, [pc, #96]	@ (800ba98 <SFO_logInfo+0xac>)
 800ba36:	2001      	movs	r0, #1
 800ba38:	f7fe ffc4 	bl	800a9c4 <LOG_log>
 800ba3c:	e01d      	b.n	800ba7a <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->head)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d106      	bne.n	800ba56 <SFO_logInfo+0x6a>
        LOG_info("HEAD -> '%s'", l_element->data);
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	461a      	mov	r2, r3
 800ba4c:	4913      	ldr	r1, [pc, #76]	@ (800ba9c <SFO_logInfo+0xb0>)
 800ba4e:	2001      	movs	r0, #1
 800ba50:	f7fe ffb8 	bl	800a9c4 <LOG_log>
 800ba54:	e011      	b.n	800ba7a <SFO_logInfo+0x8e>
      else if (l_element == p_fifo->tail)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d106      	bne.n	800ba6e <SFO_logInfo+0x82>
        LOG_info("TAIL -> '%s'", l_element->data);
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	461a      	mov	r2, r3
 800ba64:	490e      	ldr	r1, [pc, #56]	@ (800baa0 <SFO_logInfo+0xb4>)
 800ba66:	2001      	movs	r0, #1
 800ba68:	f7fe ffac 	bl	800a9c4 <LOG_log>
 800ba6c:	e005      	b.n	800ba7a <SFO_logInfo+0x8e>
        LOG_info("        '%s'", l_element->data);
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	461a      	mov	r2, r3
 800ba72:	490c      	ldr	r1, [pc, #48]	@ (800baa4 <SFO_logInfo+0xb8>)
 800ba74:	2001      	movs	r0, #1
 800ba76:	f7fe ffa5 	bl	800a9c4 <LOG_log>
      l_element = l_element->nextElement;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	695b      	ldr	r3, [r3, #20]
 800ba7e:	60fb      	str	r3, [r7, #12]
    while (l_element != NULL)
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d1ca      	bne.n	800ba1c <SFO_logInfo+0x30>
  return;
 800ba86:	bf00      	nop
}
 800ba88:	3710      	adds	r7, #16
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	080123dc 	.word	0x080123dc
 800ba94:	080123f4 	.word	0x080123f4
 800ba98:	08012410 	.word	0x08012410
 800ba9c:	08012428 	.word	0x08012428
 800baa0:	08012438 	.word	0x08012438
 800baa4:	08012448 	.word	0x08012448

0800baa8 <UTI_init>:
static void     UTI_resetRtcTime        (RTC_TimeTypeDef *p_time);
static uint32_t UTI_turnRtcTimeToSeconds(RTC_TimeTypeDef *p_time);

void UTI_init(TIM_HandleTypeDef *p_usDelayHandle,
              RTC_HandleTypeDef *p_sTimerHandle)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b084      	sub	sp, #16
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
 800bab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef l_halReturnCode;

  LOG_info("Initializing utilities");
 800bab2:	4910      	ldr	r1, [pc, #64]	@ (800baf4 <UTI_init+0x4c>)
 800bab4:	2001      	movs	r0, #1
 800bab6:	f7fe ff85 	bl	800a9c4 <LOG_log>

  g_UTI_context.usDelayHandle = p_usDelayHandle;
 800baba:	4a0f      	ldr	r2, [pc, #60]	@ (800baf8 <UTI_init+0x50>)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6013      	str	r3, [r2, #0]
  g_UTI_context.sTimerHandle  = p_sTimerHandle ;
 800bac0:	4a0d      	ldr	r2, [pc, #52]	@ (800baf8 <UTI_init+0x50>)
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	6053      	str	r3, [r2, #4]

  l_halReturnCode = HAL_TIM_Base_Start(p_usDelayHandle);
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f7f9 ff5a 	bl	8005980 <HAL_TIM_Base_Start>
 800bacc:	4603      	mov	r3, r0
 800bace:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800bad0:	7bfb      	ldrb	r3, [r7, #15]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d006      	beq.n	800bae4 <UTI_init+0x3c>
  {
    LOG_error("HAL_TIM_Base_Start() returned an error code: %d", l_halReturnCode);
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
 800bad8:	461a      	mov	r2, r3
 800bada:	4908      	ldr	r1, [pc, #32]	@ (800bafc <UTI_init+0x54>)
 800badc:	2003      	movs	r0, #3
 800bade:	f7fe ff71 	bl	800a9c4 <LOG_log>
  else
  {
    LOG_info("Micro-second delay timer started");
  }

  return;
 800bae2:	e004      	b.n	800baee <UTI_init+0x46>
    LOG_info("Micro-second delay timer started");
 800bae4:	4906      	ldr	r1, [pc, #24]	@ (800bb00 <UTI_init+0x58>)
 800bae6:	2001      	movs	r0, #1
 800bae8:	f7fe ff6c 	bl	800a9c4 <LOG_log>
  return;
 800baec:	bf00      	nop
}
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	08012458 	.word	0x08012458
 800baf8:	20000c50 	.word	0x20000c50
 800bafc:	08012470 	.word	0x08012470
 800bb00:	080124a0 	.word	0x080124a0

0800bb04 <UTI_delayUs>:

void UTI_delayUs(uint32_t p_delay)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b083      	sub	sp, #12
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
    LOG_error("Input delay, %u, is greater than maximum allowed value: %u", p_delay, UINT32_MAX);
  }
  else
  {
    /* Reset the micro-seconds counter */
    __HAL_TIM_SET_COUNTER(g_UTI_context.usDelayHandle, 0);
 800bb0c:	4b08      	ldr	r3, [pc, #32]	@ (800bb30 <UTI_delayUs+0x2c>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2200      	movs	r2, #0
 800bb14:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for the counter to reach the input micro-seconds number */
    while (__HAL_TIM_GET_COUNTER(g_UTI_context.usDelayHandle) < p_delay)
 800bb16:	bf00      	nop
 800bb18:	4b05      	ldr	r3, [pc, #20]	@ (800bb30 <UTI_delayUs+0x2c>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d8f8      	bhi.n	800bb18 <UTI_delayUs+0x14>
    {
      ; /* Nothing to do */
    }
  }

  return;
 800bb26:	bf00      	nop
}
 800bb28:	370c      	adds	r7, #12
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bc80      	pop	{r7}
 800bb2e:	4770      	bx	lr
 800bb30:	20000c50 	.word	0x20000c50

0800bb34 <UTI_delayMs>:

void UTI_delayMs(uint32_t p_delay)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b082      	sub	sp, #8
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  HAL_Delay(p_delay);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f7f6 fe3d 	bl	80027bc <HAL_Delay>

  return;
 800bb42:	bf00      	nop
}
 800bb44:	3708      	adds	r7, #8
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}

0800bb4a <UTI_getTimeMs>:

uint32_t UTI_getTimeMs(void)
{
 800bb4a:	b580      	push	{r7, lr}
 800bb4c:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bb4e:	f7f6 fe2b 	bl	80027a8 <HAL_GetTick>
 800bb52:	4603      	mov	r3, r0
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	bd80      	pop	{r7, pc}

0800bb58 <UTI_getTimeS>:

uint32_t UTI_getTimeS(void)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef l_rtcTime;
  uint32_t        l_currentTimeInS;

  UTI_getTimeRtc(&l_rtcTime);
 800bb5e:	463b      	mov	r3, r7
 800bb60:	4618      	mov	r0, r3
 800bb62:	f000 f80b 	bl	800bb7c <UTI_getTimeRtc>

  l_currentTimeInS = UTI_turnRtcTimeToSeconds(&l_rtcTime);
 800bb66:	463b      	mov	r3, r7
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f000 f927 	bl	800bdbc <UTI_turnRtcTimeToSeconds>
 800bb6e:	6078      	str	r0, [r7, #4]

  return l_currentTimeInS;
 800bb70:	687b      	ldr	r3, [r7, #4]
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
	...

0800bb7c <UTI_getTimeRtc>:

void UTI_getTimeRtc(RTC_TimeTypeDef *p_time)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b084      	sub	sp, #16
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef l_halReturnCode;
  RTC_TimeTypeDef   l_rtcTime;
  RTC_DateTypeDef   l_rtcDate;

  l_halReturnCode = HAL_RTC_GetTime(g_UTI_context.sTimerHandle, &l_rtcTime, RTC_FORMAT_BCD);
 800bb84:	4b17      	ldr	r3, [pc, #92]	@ (800bbe4 <UTI_getTimeRtc+0x68>)
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	f107 010c 	add.w	r1, r7, #12
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7f9 f90e 	bl	8004db0 <HAL_RTC_GetTime>
 800bb94:	4603      	mov	r3, r0
 800bb96:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800bb98:	7bfb      	ldrb	r3, [r7, #15]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d004      	beq.n	800bba8 <UTI_getTimeRtc+0x2c>
  {
    /* As this method can be called by logging/debug, just reset time in case of failure */
    UTI_resetRtcTime(&l_rtcTime);
 800bb9e:	f107 030c 	add.w	r3, r7, #12
 800bba2:	4618      	mov	r0, r3
 800bba4:	f000 f8f8 	bl	800bd98 <UTI_resetRtcTime>
  else
  {
    ; /* Nothing to to */
  }

  l_halReturnCode = HAL_RTC_GetDate(g_UTI_context.sTimerHandle, &l_rtcDate, RTC_FORMAT_BCD);
 800bba8:	4b0e      	ldr	r3, [pc, #56]	@ (800bbe4 <UTI_getTimeRtc+0x68>)
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	f107 0108 	add.w	r1, r7, #8
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7f9 fb00 	bl	80051b8 <HAL_RTC_GetDate>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	73fb      	strb	r3, [r7, #15]

  if (l_halReturnCode != HAL_OK)
 800bbbc:	7bfb      	ldrb	r3, [r7, #15]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d004      	beq.n	800bbcc <UTI_getTimeRtc+0x50>
  {
    /* As this method can be called by logging/debug, just reset time in case of failure */
    UTI_resetRtcTime(&l_rtcTime);
 800bbc2:	f107 030c 	add.w	r3, r7, #12
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f000 f8e6 	bl	800bd98 <UTI_resetRtcTime>
  else
  {
    ; /* Nothing to to */
  }

  *p_time = l_rtcTime;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	461a      	mov	r2, r3
 800bbd0:	f107 030c 	add.w	r3, r7, #12
 800bbd4:	8819      	ldrh	r1, [r3, #0]
 800bbd6:	789b      	ldrb	r3, [r3, #2]
 800bbd8:	8011      	strh	r1, [r2, #0]
 800bbda:	7093      	strb	r3, [r2, #2]

  return;
 800bbdc:	bf00      	nop
}
 800bbde:	3710      	adds	r7, #16
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bd80      	pop	{r7, pc}
 800bbe4:	20000c50 	.word	0x20000c50

0800bbe8 <UTI_clampIntValue>:

int32_t UTI_clampIntValue(int32_t p_value, int32_t p_minValue, int32_t p_maxValue, bool p_clampToNearest, int32_t p_clampValue)
{
 800bbe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbea:	b087      	sub	sp, #28
 800bbec:	af02      	add	r7, sp, #8
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
 800bbf4:	70fb      	strb	r3, [r7, #3]
  return (int32_t)UTI_clampFloatValue(p_value, p_minValue, p_maxValue, p_clampToNearest, p_clampValue);
 800bbf6:	68f8      	ldr	r0, [r7, #12]
 800bbf8:	f7f5 f8dc 	bl	8000db4 <__aeabi_i2f>
 800bbfc:	4604      	mov	r4, r0
 800bbfe:	68b8      	ldr	r0, [r7, #8]
 800bc00:	f7f5 f8d8 	bl	8000db4 <__aeabi_i2f>
 800bc04:	4605      	mov	r5, r0
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f7f5 f8d4 	bl	8000db4 <__aeabi_i2f>
 800bc0c:	4606      	mov	r6, r0
 800bc0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc10:	f7f5 f8d0 	bl	8000db4 <__aeabi_i2f>
 800bc14:	4602      	mov	r2, r0
 800bc16:	78fb      	ldrb	r3, [r7, #3]
 800bc18:	9200      	str	r2, [sp, #0]
 800bc1a:	4632      	mov	r2, r6
 800bc1c:	4629      	mov	r1, r5
 800bc1e:	4620      	mov	r0, r4
 800bc20:	f000 f809 	bl	800bc36 <UTI_clampFloatValue>
 800bc24:	4603      	mov	r3, r0
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7f5 fade 	bl	80011e8 <__aeabi_f2iz>
 800bc2c:	4603      	mov	r3, r0
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3714      	adds	r7, #20
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bc36 <UTI_clampFloatValue>:

float UTI_clampFloatValue(float p_value, float p_minValue, float p_maxValue, bool p_clampToNearest, float p_clampValue)
{
 800bc36:	b580      	push	{r7, lr}
 800bc38:	b086      	sub	sp, #24
 800bc3a:	af00      	add	r7, sp, #0
 800bc3c:	60f8      	str	r0, [r7, #12]
 800bc3e:	60b9      	str	r1, [r7, #8]
 800bc40:	607a      	str	r2, [r7, #4]
 800bc42:	70fb      	strb	r3, [r7, #3]
  float l_returnValue;

  if (p_value < p_minValue)
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	68f8      	ldr	r0, [r7, #12]
 800bc48:	f7f5 faa6 	bl	8001198 <__aeabi_fcmplt>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d008      	beq.n	800bc64 <UTI_clampFloatValue+0x2e>
  {
    if (p_clampToNearest == true)
 800bc52:	78fb      	ldrb	r3, [r7, #3]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <UTI_clampFloatValue+0x28>
    {
      l_returnValue = p_minValue;
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	617b      	str	r3, [r7, #20]
 800bc5c:	e014      	b.n	800bc88 <UTI_clampFloatValue+0x52>
    }
    else
    {
      l_returnValue = p_clampValue;
 800bc5e:	6a3b      	ldr	r3, [r7, #32]
 800bc60:	617b      	str	r3, [r7, #20]
 800bc62:	e011      	b.n	800bc88 <UTI_clampFloatValue+0x52>
    }
  }
  else if (p_value > p_maxValue)
 800bc64:	6879      	ldr	r1, [r7, #4]
 800bc66:	68f8      	ldr	r0, [r7, #12]
 800bc68:	f7f5 fab4 	bl	80011d4 <__aeabi_fcmpgt>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d008      	beq.n	800bc84 <UTI_clampFloatValue+0x4e>
  {
    if (p_clampToNearest == true)
 800bc72:	78fb      	ldrb	r3, [r7, #3]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d002      	beq.n	800bc7e <UTI_clampFloatValue+0x48>
    {
      l_returnValue = p_maxValue;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	617b      	str	r3, [r7, #20]
 800bc7c:	e004      	b.n	800bc88 <UTI_clampFloatValue+0x52>
    }
    else
    {
      l_returnValue = p_clampValue;
 800bc7e:	6a3b      	ldr	r3, [r7, #32]
 800bc80:	617b      	str	r3, [r7, #20]
 800bc82:	e001      	b.n	800bc88 <UTI_clampFloatValue+0x52>
    }
  }
  else
  {
    l_returnValue = p_value;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	617b      	str	r3, [r7, #20]
  }

  return l_returnValue;
 800bc88:	697b      	ldr	r3, [r7, #20]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3718      	adds	r7, #24
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <UTI_normalizeIntValue>:

int32_t UTI_normalizeIntValue(int32_t p_value, int32_t p_inMinValue, int32_t p_inMaxValue, int32_t p_outMinValue, int32_t p_outMaxValue, bool p_isInversionNeeded)
{
 800bc92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	af02      	add	r7, sp, #8
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	607a      	str	r2, [r7, #4]
 800bca0:	603b      	str	r3, [r7, #0]
  return (int32_t)UTI_normalizeFloatValue(p_value, p_inMinValue, p_inMaxValue, p_outMinValue, p_outMaxValue, p_isInversionNeeded);
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f7f5 f886 	bl	8000db4 <__aeabi_i2f>
 800bca8:	4604      	mov	r4, r0
 800bcaa:	68b8      	ldr	r0, [r7, #8]
 800bcac:	f7f5 f882 	bl	8000db4 <__aeabi_i2f>
 800bcb0:	4605      	mov	r5, r0
 800bcb2:	6878      	ldr	r0, [r7, #4]
 800bcb4:	f7f5 f87e 	bl	8000db4 <__aeabi_i2f>
 800bcb8:	4606      	mov	r6, r0
 800bcba:	6838      	ldr	r0, [r7, #0]
 800bcbc:	f7f5 f87a 	bl	8000db4 <__aeabi_i2f>
 800bcc0:	4680      	mov	r8, r0
 800bcc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcc4:	f7f5 f876 	bl	8000db4 <__aeabi_i2f>
 800bcc8:	4602      	mov	r2, r0
 800bcca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800bcce:	9301      	str	r3, [sp, #4]
 800bcd0:	9200      	str	r2, [sp, #0]
 800bcd2:	4643      	mov	r3, r8
 800bcd4:	4632      	mov	r2, r6
 800bcd6:	4629      	mov	r1, r5
 800bcd8:	4620      	mov	r0, r4
 800bcda:	f000 f80a 	bl	800bcf2 <UTI_normalizeFloatValue>
 800bcde:	4603      	mov	r3, r0
 800bce0:	4618      	mov	r0, r3
 800bce2:	f7f5 fa81 	bl	80011e8 <__aeabi_f2iz>
 800bce6:	4603      	mov	r3, r0
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3710      	adds	r7, #16
 800bcec:	46bd      	mov	sp, r7
 800bcee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bcf2 <UTI_normalizeFloatValue>:

float UTI_normalizeFloatValue(float p_value, float p_inMinValue, float p_inMaxValue, float p_outMinValue, float p_outMaxValue, bool p_isInversionNeeded)
{
 800bcf2:	b590      	push	{r4, r7, lr}
 800bcf4:	b087      	sub	sp, #28
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	60f8      	str	r0, [r7, #12]
 800bcfa:	60b9      	str	r1, [r7, #8]
 800bcfc:	607a      	str	r2, [r7, #4]
 800bcfe:	603b      	str	r3, [r7, #0]
  float l_returnValue;
  float l_ratio;

  l_ratio       = (p_outMaxValue - p_outMinValue) / (p_inMaxValue - p_inMinValue);
 800bd00:	6839      	ldr	r1, [r7, #0]
 800bd02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd04:	f7f4 ffa0 	bl	8000c48 <__aeabi_fsub>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	461c      	mov	r4, r3
 800bd0c:	68b9      	ldr	r1, [r7, #8]
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f7f4 ff9a 	bl	8000c48 <__aeabi_fsub>
 800bd14:	4603      	mov	r3, r0
 800bd16:	4619      	mov	r1, r3
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f7f5 f953 	bl	8000fc4 <__aeabi_fdiv>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	613b      	str	r3, [r7, #16]
  l_returnValue =  (p_value - p_inMinValue) * l_ratio + p_outMinValue;
 800bd22:	68b9      	ldr	r1, [r7, #8]
 800bd24:	68f8      	ldr	r0, [r7, #12]
 800bd26:	f7f4 ff8f 	bl	8000c48 <__aeabi_fsub>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	6939      	ldr	r1, [r7, #16]
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f7f5 f894 	bl	8000e5c <__aeabi_fmul>
 800bd34:	4603      	mov	r3, r0
 800bd36:	4619      	mov	r1, r3
 800bd38:	6838      	ldr	r0, [r7, #0]
 800bd3a:	f7f4 ff87 	bl	8000c4c <__addsf3>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	617b      	str	r3, [r7, #20]

  if (p_isInversionNeeded == true)
 800bd42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d003      	beq.n	800bd52 <UTI_normalizeFloatValue+0x60>
  {
    l_returnValue *= -1.0f;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800bd50:	617b      	str	r3, [r7, #20]
  else
  {
    ; /* Nothing to do */
  }

  return l_returnValue;
 800bd52:	697b      	ldr	r3, [r7, #20]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	371c      	adds	r7, #28
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd90      	pop	{r4, r7, pc}

0800bd5c <UTI_normalizeIntValueExclude0>:

int32_t  UTI_normalizeIntValueExclude0  (int32_t p_value, int32_t p_inMinValue, int32_t p_inMaxValue, int32_t p_outMinValue, int32_t    p_outMaxValue, bool p_isInversionNeeded)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af02      	add	r7, sp, #8
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	60b9      	str	r1, [r7, #8]
 800bd66:	607a      	str	r2, [r7, #4]
 800bd68:	603b      	str	r3, [r7, #0]
	if (abs(p_value) > 0) {
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	bfb8      	it	lt
 800bd70:	425b      	neglt	r3, r3
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	dd0b      	ble.n	800bd8e <UTI_normalizeIntValueExclude0+0x32>
		return UTI_normalizeIntValue(p_value, p_inMinValue, p_inMaxValue, p_outMinValue, p_outMaxValue, p_isInversionNeeded);
 800bd76:	7f3b      	ldrb	r3, [r7, #28]
 800bd78:	9301      	str	r3, [sp, #4]
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	9300      	str	r3, [sp, #0]
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	687a      	ldr	r2, [r7, #4]
 800bd82:	68b9      	ldr	r1, [r7, #8]
 800bd84:	68f8      	ldr	r0, [r7, #12]
 800bd86:	f7ff ff84 	bl	800bc92 <UTI_normalizeIntValue>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	e000      	b.n	800bd90 <UTI_normalizeIntValueExclude0+0x34>
	}

	return 0;
 800bd8e:	2300      	movs	r3, #0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <UTI_resetRtcTime>:
	return 0;
}


static void UTI_resetRtcTime(RTC_TimeTypeDef *p_time)
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  p_time->Hours   = 0;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2200      	movs	r2, #0
 800bda4:	701a      	strb	r2, [r3, #0]
  p_time->Minutes = 0;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	705a      	strb	r2, [r3, #1]
  p_time->Seconds = 0;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	709a      	strb	r2, [r3, #2]

  return;
 800bdb2:	bf00      	nop
}
 800bdb4:	370c      	adds	r7, #12
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bc80      	pop	{r7}
 800bdba:	4770      	bx	lr

0800bdbc <UTI_turnRtcTimeToSeconds>:

static uint32_t UTI_turnRtcTimeToSeconds(RTC_TimeTypeDef *p_time)
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	b083      	sub	sp, #12
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  return p_time->Hours * 3600 + p_time->Minutes * 60 + p_time->Seconds;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	461a      	mov	r2, r3
 800bdca:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800bdce:	fb03 f202 	mul.w	r2, r3, r2
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	785b      	ldrb	r3, [r3, #1]
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	460b      	mov	r3, r1
 800bdda:	011b      	lsls	r3, r3, #4
 800bddc:	1a5b      	subs	r3, r3, r1
 800bdde:	009b      	lsls	r3, r3, #2
 800bde0:	4413      	add	r3, r2
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	7892      	ldrb	r2, [r2, #2]
 800bde6:	4413      	add	r3, r2
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	370c      	adds	r7, #12
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bc80      	pop	{r7}
 800bdf0:	4770      	bx	lr
	...

0800bdf4 <WHL_init>:
              uint32_t           p_pwmChannel,
			  int32_t            p_pwm_trim,
              bool               p_invertOnUpdate,
              TIM_HandleTypeDef *p_encoderTimerHandle,
              bool               p_isMotorOn)
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b08a      	sub	sp, #40	@ 0x28
 800bdf8:	af06      	add	r7, sp, #24
 800bdfa:	60f8      	str	r0, [r7, #12]
 800bdfc:	60b9      	str	r1, [r7, #8]
 800bdfe:	607a      	str	r2, [r7, #4]
 800be00:	603b      	str	r3, [r7, #0]
  LOG_info("Initializing wheel module for %s", p_name);
 800be02:	68ba      	ldr	r2, [r7, #8]
 800be04:	4925      	ldr	r1, [pc, #148]	@ (800be9c <WHL_init+0xa8>)
 800be06:	2001      	movs	r0, #1
 800be08:	f7fe fddc 	bl	800a9c4 <LOG_log>

  p_handle->name = p_name;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	601a      	str	r2, [r3, #0]

  /* Setup motor (with a 0 speed & stopped direction, at this point) */
  MTR_init(&p_handle->motor,
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	1d18      	adds	r0, r3, #4
 800be16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be18:	9303      	str	r3, [sp, #12]
 800be1a:	6a3b      	ldr	r3, [r7, #32]
 800be1c:	9302      	str	r3, [sp, #8]
 800be1e:	69fb      	ldr	r3, [r7, #28]
 800be20:	9301      	str	r3, [sp, #4]
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	9300      	str	r3, [sp, #0]
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	687a      	ldr	r2, [r7, #4]
 800be2a:	68b9      	ldr	r1, [r7, #8]
 800be2c:	f7fe febe 	bl	800abac <MTR_init>
            p_dirPin2,
            p_pwmTimerHandle,
            p_pwmChannel);

  /* Setup encoder */
  ENC_init(&p_handle->encoder,
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800be36:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800be3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be3c:	68b9      	ldr	r1, [r7, #8]
 800be3e:	f7fe fc3d 	bl	800a6bc <ENC_init>
            p_name,
            p_invertOnUpdate,
            p_encoderTimerHandle);

  /* Setup speed buffer */
  CBU_init(&p_handle->speedBuffer);
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	3370      	adds	r3, #112	@ 0x70
 800be46:	4618      	mov	r0, r3
 800be48:	f7fd f92a 	bl	80090a0 <CBU_init>

  /* Setup average speed */
  p_handle->averageSpeed = 0;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f04f 0200 	mov.w	r2, #0
 800be52:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Setup PID (with a target speed to 0) */
  PID_init(&p_handle->pid,
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 800be5c:	4b10      	ldr	r3, [pc, #64]	@ (800bea0 <WHL_init+0xac>)
 800be5e:	9304      	str	r3, [sp, #16]
 800be60:	4b10      	ldr	r3, [pc, #64]	@ (800bea4 <WHL_init+0xb0>)
 800be62:	9303      	str	r3, [sp, #12]
 800be64:	4b10      	ldr	r3, [pc, #64]	@ (800bea8 <WHL_init+0xb4>)
 800be66:	9302      	str	r3, [sp, #8]
 800be68:	f04f 0300 	mov.w	r3, #0
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800be72:	9300      	str	r3, [sp, #0]
 800be74:	4b0d      	ldr	r3, [pc, #52]	@ (800beac <WHL_init+0xb8>)
 800be76:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800be7a:	68b9      	ldr	r1, [r7, #8]
 800be7c:	f7fe ff88 	bl	800ad90 <PID_init>
            0,
            -STP_DRIVE_MAX_SPEED,
            STP_DRIVE_MAX_SPEED,
            STP_DRIVE_PID_ANTI_WIND_UP_FACTOR);

  p_handle->isMotorOn = p_isMotorOn;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800be86:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
  p_handle->pwm_trim = p_pwm_trim;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be8e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

  return;
 800be92:	bf00      	nop
}
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	080124c4 	.word	0x080124c4
 800bea0:	447a0000 	.word	0x447a0000
 800bea4:	42700000 	.word	0x42700000
 800bea8:	c2700000 	.word	0xc2700000
 800beac:	3b03126f 	.word	0x3b03126f

0800beb0 <WHL_turnMotorOn>:

void WHL_turnMotorOn(T_WHL_Handle *p_handle)
{
 800beb0:	b480      	push	{r7}
 800beb2:	b083      	sub	sp, #12
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  p_handle->isMotorOn = true;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

  return;
 800bec0:	bf00      	nop
}
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bc80      	pop	{r7}
 800bec8:	4770      	bx	lr

0800beca <WHL_turnMotorOff>:

void WHL_turnMotorOff(T_WHL_Handle *p_handle)
{
 800beca:	b580      	push	{r7, lr}
 800becc:	b082      	sub	sp, #8
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
  MTR_setPWM(&p_handle->motor, 0);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	3304      	adds	r3, #4
 800bed6:	2100      	movs	r1, #0
 800bed8:	4618      	mov	r0, r3
 800beda:	f7fe ff0f 	bl	800acfc <MTR_setPWM>

  p_handle->isMotorOn = false;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2200      	movs	r2, #0
 800bee2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

  return;
 800bee6:	bf00      	nop
}
 800bee8:	3708      	adds	r7, #8
 800beea:	46bd      	mov	sp, r7
 800beec:	bd80      	pop	{r7, pc}

0800beee <WHL_updateEncoder>:

void WHL_updateEncoder(T_WHL_Handle *p_handle,
                       uint32_t      p_count)
{
 800beee:	b580      	push	{r7, lr}
 800bef0:	b082      	sub	sp, #8
 800bef2:	af00      	add	r7, sp, #0
 800bef4:	6078      	str	r0, [r7, #4]
 800bef6:	6039      	str	r1, [r7, #0]
  ENC_update(&p_handle->encoder, p_count);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	3328      	adds	r3, #40	@ 0x28
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	4611      	mov	r1, r2
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7fe fc0c 	bl	800a71e <ENC_update>

  return;
 800bf06:	bf00      	nop
}
 800bf08:	3708      	adds	r7, #8
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <WHL_setDirection>:

void WHL_setDirection(T_WHL_Handle *p_handle, T_MTR_DIRECTION p_direction)
{
 800bf0e:	b580      	push	{r7, lr}
 800bf10:	b082      	sub	sp, #8
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
 800bf16:	460b      	mov	r3, r1
 800bf18:	70fb      	strb	r3, [r7, #3]
  MTR_setDirection(&p_handle->motor, p_direction);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	3304      	adds	r3, #4
 800bf1e:	78fa      	ldrb	r2, [r7, #3]
 800bf20:	4611      	mov	r1, r2
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fe fe72 	bl	800ac0c <MTR_setDirection>

  return;
 800bf28:	bf00      	nop
}
 800bf2a:	3708      	adds	r7, #8
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <WHL_setSpeed>:

void WHL_setSpeed(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b086      	sub	sp, #24
 800bf34:	af02      	add	r7, sp, #8
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	6039      	str	r1, [r7, #0]
  if (p_handle->isMotorOn == true)
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d01b      	beq.n	800bf7c <WHL_setSpeed+0x4c>
  {
	uint32_t pwm =  UTI_normalizeIntValueExclude0(abs(p_speed),
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 800bf4a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	bf0c      	ite	eq
 800bf54:	2301      	moveq	r3, #1
 800bf56:	2300      	movne	r3, #0
 800bf58:	b2db      	uxtb	r3, r3
 800bf5a:	9301      	str	r3, [sp, #4]
 800bf5c:	2364      	movs	r3, #100	@ 0x64
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	2328      	movs	r3, #40	@ 0x28
 800bf62:	223c      	movs	r2, #60	@ 0x3c
 800bf64:	2100      	movs	r1, #0
 800bf66:	f7ff fef9 	bl	800bd5c <UTI_normalizeIntValueExclude0>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	60fb      	str	r3, [r7, #12]
									 STP_DRIVE_MAX_SPEED,
									 STP_DRIVE_MIN_PWM_CONTINUE,
									 STP_DRIVE_MAX_PWM,
									 p_speed > 0 ? false : true);

    MTR_setPWM(&p_handle->motor, pwm);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	3304      	adds	r3, #4
 800bf72:	68f9      	ldr	r1, [r7, #12]
 800bf74:	4618      	mov	r0, r3
 800bf76:	f7fe fec1 	bl	800acfc <MTR_setPWM>
  else
  {
    ; /* Nothing to do */
  }

  return;
 800bf7a:	bf00      	nop
 800bf7c:	bf00      	nop
}
 800bf7e:	3710      	adds	r7, #16
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <WHL_setPidKp>:

void WHL_setPidKp(T_WHL_Handle *p_handle, float p_kp)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	6039      	str	r1, [r7, #0]
  PID_setKp(&p_handle->pid, p_kp);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	333c      	adds	r3, #60	@ 0x3c
 800bf92:	6839      	ldr	r1, [r7, #0]
 800bf94:	4618      	mov	r0, r3
 800bf96:	f7fe ff7e 	bl	800ae96 <PID_setKp>

  return;
 800bf9a:	bf00      	nop
}
 800bf9c:	3708      	adds	r7, #8
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}

0800bfa2 <WHL_setPidKi>:

void WHL_setPidKi(T_WHL_Handle *p_handle, float p_ki)
{
 800bfa2:	b580      	push	{r7, lr}
 800bfa4:	b082      	sub	sp, #8
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
 800bfaa:	6039      	str	r1, [r7, #0]
  PID_setKi(&p_handle->pid, p_ki);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	333c      	adds	r3, #60	@ 0x3c
 800bfb0:	6839      	ldr	r1, [r7, #0]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7fe ff7c 	bl	800aeb0 <PID_setKi>

  return;
 800bfb8:	bf00      	nop
}
 800bfba:	3708      	adds	r7, #8
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <WHL_setPidKd>:

void WHL_setPidKd(T_WHL_Handle *p_handle, float p_kd)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b082      	sub	sp, #8
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
 800bfc8:	6039      	str	r1, [r7, #0]
  PID_setKd(&p_handle->pid, p_kd);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	333c      	adds	r3, #60	@ 0x3c
 800bfce:	6839      	ldr	r1, [r7, #0]
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f7fe ff7a 	bl	800aeca <PID_setKd>

  return;
 800bfd6:	bf00      	nop
}
 800bfd8:	3708      	adds	r7, #8
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <WHL_setPidTarget>:

void WHL_setPidTarget(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800bfde:	b590      	push	{r4, r7, lr}
 800bfe0:	b083      	sub	sp, #12
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
 800bfe6:	6039      	str	r1, [r7, #0]
  PID_setTargetValue(&p_handle->pid, p_speed);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 800bfee:	6838      	ldr	r0, [r7, #0]
 800bff0:	f7f4 fedc 	bl	8000dac <__aeabi_ui2f>
 800bff4:	4603      	mov	r3, r0
 800bff6:	4619      	mov	r1, r3
 800bff8:	4620      	mov	r0, r4
 800bffa:	f7fe ff73 	bl	800aee4 <PID_setTargetValue>

  return;
 800bffe:	bf00      	nop
}
 800c000:	370c      	adds	r7, #12
 800c002:	46bd      	mov	sp, r7
 800c004:	bd90      	pop	{r4, r7, pc}

0800c006 <WHL_setDirectTarget>:

void  WHL_setDirectTarget(T_WHL_Handle *p_handle, uint32_t p_speed)
{
 800c006:	b580      	push	{r7, lr}
 800c008:	b082      	sub	sp, #8
 800c00a:	af00      	add	r7, sp, #0
 800c00c:	6078      	str	r0, [r7, #4]
 800c00e:	6039      	str	r1, [r7, #0]
  WHL_setSpeed(p_handle, p_speed);
 800c010:	6839      	ldr	r1, [r7, #0]
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f7ff ff8c 	bl	800bf30 <WHL_setSpeed>

  return;
 800c018:	bf00      	nop
}
 800c01a:	3708      	adds	r7, #8
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <WHL_updateAverageSpeed>:

void WHL_updateAverageSpeed(T_WHL_Handle *p_handle)
{
 800c020:	b590      	push	{r4, r7, lr}
 800c022:	b085      	sub	sp, #20
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
  uint32_t l_elapsedTimeInUs;
  float    l_measuredSpeed;

  l_elapsedTimeInUs = CHR_getTimeUs();
 800c028:	f7fc fffe 	bl	8009028 <CHR_getTimeUs>
 800c02c:	60f8      	str	r0, [r7, #12]

  l_measuredSpeed = (float)ENC_getCount(&p_handle->encoder) / (float)l_elapsedTimeInUs * (float)STP_DRIVE_PID_ENCODER_TO_SPEED_FACTOR;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	3328      	adds	r3, #40	@ 0x28
 800c032:	4618      	mov	r0, r3
 800c034:	f7fe fb8c 	bl	800a750 <ENC_getCount>
 800c038:	4603      	mov	r3, r0
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7f4 feba 	bl	8000db4 <__aeabi_i2f>
 800c040:	4604      	mov	r4, r0
 800c042:	68f8      	ldr	r0, [r7, #12]
 800c044:	f7f4 feb2 	bl	8000dac <__aeabi_ui2f>
 800c048:	4603      	mov	r3, r0
 800c04a:	4619      	mov	r1, r3
 800c04c:	4620      	mov	r0, r4
 800c04e:	f7f4 ffb9 	bl	8000fc4 <__aeabi_fdiv>
 800c052:	4603      	mov	r3, r0
 800c054:	490c      	ldr	r1, [pc, #48]	@ (800c088 <WHL_updateAverageSpeed+0x68>)
 800c056:	4618      	mov	r0, r3
 800c058:	f7f4 ff00 	bl	8000e5c <__aeabi_fmul>
 800c05c:	4603      	mov	r3, r0
 800c05e:	60bb      	str	r3, [r7, #8]

  CBU_push(&p_handle->speedBuffer, l_measuredSpeed);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	3370      	adds	r3, #112	@ 0x70
 800c064:	68b9      	ldr	r1, [r7, #8]
 800c066:	4618      	mov	r0, r3
 800c068:	f7fd f83e 	bl	80090e8 <CBU_push>

  p_handle->averageSpeed = CBU_getAverage(&p_handle->speedBuffer);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	3370      	adds	r3, #112	@ 0x70
 800c070:	4618      	mov	r0, r3
 800c072:	f7fd f860 	bl	8009136 <CBU_getAverage>
 800c076:	4602      	mov	r2, r0
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  return;
 800c07e:	bf00      	nop
}
 800c080:	3714      	adds	r7, #20
 800c082:	46bd      	mov	sp, r7
 800c084:	bd90      	pop	{r4, r7, pc}
 800c086:	bf00      	nop
 800c088:	46344800 	.word	0x46344800

0800c08c <WHL_updatePidSpeed>:

void WHL_updatePidSpeed(T_WHL_Handle *p_handle)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  uint32_t l_elapsedTimeInUs;
  float    l_pidSpeed;

  l_elapsedTimeInUs = CHR_getTimeUs();
 800c094:	f7fc ffc8 	bl	8009028 <CHR_getTimeUs>
 800c098:	60f8      	str	r0, [r7, #12]

  l_pidSpeed = PID_update(&p_handle->pid, fabs(p_handle->averageSpeed), l_elapsedTimeInUs);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c0a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c0aa:	68fa      	ldr	r2, [r7, #12]
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	f7fe ff31 	bl	800af14 <PID_update>
 800c0b2:	60b8      	str	r0, [r7, #8]

  l_pidSpeed += 10;
 800c0b4:	4908      	ldr	r1, [pc, #32]	@ (800c0d8 <WHL_updatePidSpeed+0x4c>)
 800c0b6:	68b8      	ldr	r0, [r7, #8]
 800c0b8:	f7f4 fdc8 	bl	8000c4c <__addsf3>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	60bb      	str	r3, [r7, #8]

  WHL_setSpeed(p_handle, l_pidSpeed);
 800c0c0:	68b8      	ldr	r0, [r7, #8]
 800c0c2:	f7f5 f8b7 	bl	8001234 <__aeabi_f2uiz>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff ff30 	bl	800bf30 <WHL_setSpeed>

  return;
 800c0d0:	bf00      	nop
}
 800c0d2:	3710      	adds	r7, #16
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	41200000 	.word	0x41200000

0800c0dc <WHL_getAverageSpeed>:

float WHL_getAverageSpeed(T_WHL_Handle *p_handle)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	b083      	sub	sp, #12
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	6078      	str	r0, [r7, #4]
  return p_handle->averageSpeed;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	370c      	adds	r7, #12
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bc80      	pop	{r7}
 800c0f2:	4770      	bx	lr

0800c0f4 <WHL_logInfo>:

void WHL_logInfo(T_WHL_Handle *p_handle)
{
 800c0f4:	b5b0      	push	{r4, r5, r7, lr}
 800c0f6:	b08e      	sub	sp, #56	@ 0x38
 800c0f8:	af06      	add	r7, sp, #24
 800c0fa:	6078      	str	r0, [r7, #4]
  uint32_t        l_targetSpeed;
  uint32_t        l_actualSpeed;
  int32_t         l_count;
  int32_t         l_total;

  l_direction   = MTR_getDirection  (&p_handle->motor  );
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	3304      	adds	r3, #4
 800c100:	4618      	mov	r0, r3
 800c102:	f7fe fdef 	bl	800ace4 <MTR_getDirection>
 800c106:	4603      	mov	r3, r0
 800c108:	77fb      	strb	r3, [r7, #31]
  l_targetSpeed = PID_getTargetValue(&p_handle->pid    );
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	333c      	adds	r3, #60	@ 0x3c
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fe fef5 	bl	800aefe <PID_getTargetValue>
 800c114:	4603      	mov	r3, r0
 800c116:	4618      	mov	r0, r3
 800c118:	f7f5 f88c 	bl	8001234 <__aeabi_f2uiz>
 800c11c:	4603      	mov	r3, r0
 800c11e:	61bb      	str	r3, [r7, #24]
  l_actualSpeed = MTR_getSpeed      (&p_handle->motor  );
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	3304      	adds	r3, #4
 800c124:	4618      	mov	r0, r3
 800c126:	f7fe fe27 	bl	800ad78 <MTR_getSpeed>
 800c12a:	6178      	str	r0, [r7, #20]
  l_count       = ENC_getCount      (&p_handle->encoder);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	3328      	adds	r3, #40	@ 0x28
 800c130:	4618      	mov	r0, r3
 800c132:	f7fe fb0d 	bl	800a750 <ENC_getCount>
 800c136:	6138      	str	r0, [r7, #16]
  l_total		= ENC_getTotal      (&p_handle->encoder);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	3328      	adds	r3, #40	@ 0x28
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe fb1c 	bl	800a77a <ENC_getTotal>
 800c142:	60f8      	str	r0, [r7, #12]

  LOG_info("%s direction / target / speed / count / total / average: %2u / %2u / %2u / %2d / %2d / %2d",
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681c      	ldr	r4, [r3, #0]
 800c148:	7ffd      	ldrb	r5, [r7, #31]
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c150:	4618      	mov	r0, r3
 800c152:	f7f5 f849 	bl	80011e8 <__aeabi_f2iz>
 800c156:	4603      	mov	r3, r0
 800c158:	9304      	str	r3, [sp, #16]
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	9303      	str	r3, [sp, #12]
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	9302      	str	r3, [sp, #8]
 800c162:	697b      	ldr	r3, [r7, #20]
 800c164:	9301      	str	r3, [sp, #4]
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	9300      	str	r3, [sp, #0]
 800c16a:	462b      	mov	r3, r5
 800c16c:	4622      	mov	r2, r4
 800c16e:	4904      	ldr	r1, [pc, #16]	@ (800c180 <WHL_logInfo+0x8c>)
 800c170:	2001      	movs	r0, #1
 800c172:	f7fe fc27 	bl	800a9c4 <LOG_log>
           l_actualSpeed,
           l_count,
		   l_total,
      (int)p_handle->averageSpeed);

  return;
 800c176:	bf00      	nop
}
 800c178:	3720      	adds	r7, #32
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bdb0      	pop	{r4, r5, r7, pc}
 800c17e:	bf00      	nop
 800c180:	080124e8 	.word	0x080124e8

0800c184 <atof>:
 800c184:	2100      	movs	r1, #0
 800c186:	f000 bec5 	b.w	800cf14 <strtod>

0800c18a <atoi>:
 800c18a:	220a      	movs	r2, #10
 800c18c:	2100      	movs	r1, #0
 800c18e:	f000 bf49 	b.w	800d024 <strtol>
	...

0800c194 <malloc>:
 800c194:	4b02      	ldr	r3, [pc, #8]	@ (800c1a0 <malloc+0xc>)
 800c196:	4601      	mov	r1, r0
 800c198:	6818      	ldr	r0, [r3, #0]
 800c19a:	f000 b82d 	b.w	800c1f8 <_malloc_r>
 800c19e:	bf00      	nop
 800c1a0:	20000194 	.word	0x20000194

0800c1a4 <free>:
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <free+0xc>)
 800c1a6:	4601      	mov	r1, r0
 800c1a8:	6818      	ldr	r0, [r3, #0]
 800c1aa:	f002 bec9 	b.w	800ef40 <_free_r>
 800c1ae:	bf00      	nop
 800c1b0:	20000194 	.word	0x20000194

0800c1b4 <sbrk_aligned>:
 800c1b4:	b570      	push	{r4, r5, r6, lr}
 800c1b6:	4e0f      	ldr	r6, [pc, #60]	@ (800c1f4 <sbrk_aligned+0x40>)
 800c1b8:	460c      	mov	r4, r1
 800c1ba:	6831      	ldr	r1, [r6, #0]
 800c1bc:	4605      	mov	r5, r0
 800c1be:	b911      	cbnz	r1, 800c1c6 <sbrk_aligned+0x12>
 800c1c0:	f001 ffea 	bl	800e198 <_sbrk_r>
 800c1c4:	6030      	str	r0, [r6, #0]
 800c1c6:	4621      	mov	r1, r4
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	f001 ffe5 	bl	800e198 <_sbrk_r>
 800c1ce:	1c43      	adds	r3, r0, #1
 800c1d0:	d103      	bne.n	800c1da <sbrk_aligned+0x26>
 800c1d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	bd70      	pop	{r4, r5, r6, pc}
 800c1da:	1cc4      	adds	r4, r0, #3
 800c1dc:	f024 0403 	bic.w	r4, r4, #3
 800c1e0:	42a0      	cmp	r0, r4
 800c1e2:	d0f8      	beq.n	800c1d6 <sbrk_aligned+0x22>
 800c1e4:	1a21      	subs	r1, r4, r0
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	f001 ffd6 	bl	800e198 <_sbrk_r>
 800c1ec:	3001      	adds	r0, #1
 800c1ee:	d1f2      	bne.n	800c1d6 <sbrk_aligned+0x22>
 800c1f0:	e7ef      	b.n	800c1d2 <sbrk_aligned+0x1e>
 800c1f2:	bf00      	nop
 800c1f4:	20000c58 	.word	0x20000c58

0800c1f8 <_malloc_r>:
 800c1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1fc:	1ccd      	adds	r5, r1, #3
 800c1fe:	f025 0503 	bic.w	r5, r5, #3
 800c202:	3508      	adds	r5, #8
 800c204:	2d0c      	cmp	r5, #12
 800c206:	bf38      	it	cc
 800c208:	250c      	movcc	r5, #12
 800c20a:	2d00      	cmp	r5, #0
 800c20c:	4606      	mov	r6, r0
 800c20e:	db01      	blt.n	800c214 <_malloc_r+0x1c>
 800c210:	42a9      	cmp	r1, r5
 800c212:	d904      	bls.n	800c21e <_malloc_r+0x26>
 800c214:	230c      	movs	r3, #12
 800c216:	6033      	str	r3, [r6, #0]
 800c218:	2000      	movs	r0, #0
 800c21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c21e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c2f4 <_malloc_r+0xfc>
 800c222:	f000 f869 	bl	800c2f8 <__malloc_lock>
 800c226:	f8d8 3000 	ldr.w	r3, [r8]
 800c22a:	461c      	mov	r4, r3
 800c22c:	bb44      	cbnz	r4, 800c280 <_malloc_r+0x88>
 800c22e:	4629      	mov	r1, r5
 800c230:	4630      	mov	r0, r6
 800c232:	f7ff ffbf 	bl	800c1b4 <sbrk_aligned>
 800c236:	1c43      	adds	r3, r0, #1
 800c238:	4604      	mov	r4, r0
 800c23a:	d158      	bne.n	800c2ee <_malloc_r+0xf6>
 800c23c:	f8d8 4000 	ldr.w	r4, [r8]
 800c240:	4627      	mov	r7, r4
 800c242:	2f00      	cmp	r7, #0
 800c244:	d143      	bne.n	800c2ce <_malloc_r+0xd6>
 800c246:	2c00      	cmp	r4, #0
 800c248:	d04b      	beq.n	800c2e2 <_malloc_r+0xea>
 800c24a:	6823      	ldr	r3, [r4, #0]
 800c24c:	4639      	mov	r1, r7
 800c24e:	4630      	mov	r0, r6
 800c250:	eb04 0903 	add.w	r9, r4, r3
 800c254:	f001 ffa0 	bl	800e198 <_sbrk_r>
 800c258:	4581      	cmp	r9, r0
 800c25a:	d142      	bne.n	800c2e2 <_malloc_r+0xea>
 800c25c:	6821      	ldr	r1, [r4, #0]
 800c25e:	4630      	mov	r0, r6
 800c260:	1a6d      	subs	r5, r5, r1
 800c262:	4629      	mov	r1, r5
 800c264:	f7ff ffa6 	bl	800c1b4 <sbrk_aligned>
 800c268:	3001      	adds	r0, #1
 800c26a:	d03a      	beq.n	800c2e2 <_malloc_r+0xea>
 800c26c:	6823      	ldr	r3, [r4, #0]
 800c26e:	442b      	add	r3, r5
 800c270:	6023      	str	r3, [r4, #0]
 800c272:	f8d8 3000 	ldr.w	r3, [r8]
 800c276:	685a      	ldr	r2, [r3, #4]
 800c278:	bb62      	cbnz	r2, 800c2d4 <_malloc_r+0xdc>
 800c27a:	f8c8 7000 	str.w	r7, [r8]
 800c27e:	e00f      	b.n	800c2a0 <_malloc_r+0xa8>
 800c280:	6822      	ldr	r2, [r4, #0]
 800c282:	1b52      	subs	r2, r2, r5
 800c284:	d420      	bmi.n	800c2c8 <_malloc_r+0xd0>
 800c286:	2a0b      	cmp	r2, #11
 800c288:	d917      	bls.n	800c2ba <_malloc_r+0xc2>
 800c28a:	1961      	adds	r1, r4, r5
 800c28c:	42a3      	cmp	r3, r4
 800c28e:	6025      	str	r5, [r4, #0]
 800c290:	bf18      	it	ne
 800c292:	6059      	strne	r1, [r3, #4]
 800c294:	6863      	ldr	r3, [r4, #4]
 800c296:	bf08      	it	eq
 800c298:	f8c8 1000 	streq.w	r1, [r8]
 800c29c:	5162      	str	r2, [r4, r5]
 800c29e:	604b      	str	r3, [r1, #4]
 800c2a0:	4630      	mov	r0, r6
 800c2a2:	f000 f82f 	bl	800c304 <__malloc_unlock>
 800c2a6:	f104 000b 	add.w	r0, r4, #11
 800c2aa:	1d23      	adds	r3, r4, #4
 800c2ac:	f020 0007 	bic.w	r0, r0, #7
 800c2b0:	1ac2      	subs	r2, r0, r3
 800c2b2:	bf1c      	itt	ne
 800c2b4:	1a1b      	subne	r3, r3, r0
 800c2b6:	50a3      	strne	r3, [r4, r2]
 800c2b8:	e7af      	b.n	800c21a <_malloc_r+0x22>
 800c2ba:	6862      	ldr	r2, [r4, #4]
 800c2bc:	42a3      	cmp	r3, r4
 800c2be:	bf0c      	ite	eq
 800c2c0:	f8c8 2000 	streq.w	r2, [r8]
 800c2c4:	605a      	strne	r2, [r3, #4]
 800c2c6:	e7eb      	b.n	800c2a0 <_malloc_r+0xa8>
 800c2c8:	4623      	mov	r3, r4
 800c2ca:	6864      	ldr	r4, [r4, #4]
 800c2cc:	e7ae      	b.n	800c22c <_malloc_r+0x34>
 800c2ce:	463c      	mov	r4, r7
 800c2d0:	687f      	ldr	r7, [r7, #4]
 800c2d2:	e7b6      	b.n	800c242 <_malloc_r+0x4a>
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	42a3      	cmp	r3, r4
 800c2da:	d1fb      	bne.n	800c2d4 <_malloc_r+0xdc>
 800c2dc:	2300      	movs	r3, #0
 800c2de:	6053      	str	r3, [r2, #4]
 800c2e0:	e7de      	b.n	800c2a0 <_malloc_r+0xa8>
 800c2e2:	230c      	movs	r3, #12
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	6033      	str	r3, [r6, #0]
 800c2e8:	f000 f80c 	bl	800c304 <__malloc_unlock>
 800c2ec:	e794      	b.n	800c218 <_malloc_r+0x20>
 800c2ee:	6005      	str	r5, [r0, #0]
 800c2f0:	e7d6      	b.n	800c2a0 <_malloc_r+0xa8>
 800c2f2:	bf00      	nop
 800c2f4:	20000c5c 	.word	0x20000c5c

0800c2f8 <__malloc_lock>:
 800c2f8:	4801      	ldr	r0, [pc, #4]	@ (800c300 <__malloc_lock+0x8>)
 800c2fa:	f001 bf9a 	b.w	800e232 <__retarget_lock_acquire_recursive>
 800c2fe:	bf00      	nop
 800c300:	20000da0 	.word	0x20000da0

0800c304 <__malloc_unlock>:
 800c304:	4801      	ldr	r0, [pc, #4]	@ (800c30c <__malloc_unlock+0x8>)
 800c306:	f001 bf95 	b.w	800e234 <__retarget_lock_release_recursive>
 800c30a:	bf00      	nop
 800c30c:	20000da0 	.word	0x20000da0

0800c310 <sulp>:
 800c310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c314:	460f      	mov	r7, r1
 800c316:	4690      	mov	r8, r2
 800c318:	f003 fd12 	bl	800fd40 <__ulp>
 800c31c:	4604      	mov	r4, r0
 800c31e:	460d      	mov	r5, r1
 800c320:	f1b8 0f00 	cmp.w	r8, #0
 800c324:	d011      	beq.n	800c34a <sulp+0x3a>
 800c326:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c32a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c32e:	2b00      	cmp	r3, #0
 800c330:	dd0b      	ble.n	800c34a <sulp+0x3a>
 800c332:	2400      	movs	r4, #0
 800c334:	051b      	lsls	r3, r3, #20
 800c336:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c33a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c33e:	4622      	mov	r2, r4
 800c340:	462b      	mov	r3, r5
 800c342:	f7f4 f935 	bl	80005b0 <__aeabi_dmul>
 800c346:	4604      	mov	r4, r0
 800c348:	460d      	mov	r5, r1
 800c34a:	4620      	mov	r0, r4
 800c34c:	4629      	mov	r1, r5
 800c34e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c352:	0000      	movs	r0, r0
 800c354:	0000      	movs	r0, r0
	...

0800c358 <_strtod_l>:
 800c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	b09f      	sub	sp, #124	@ 0x7c
 800c35e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c360:	2200      	movs	r2, #0
 800c362:	460c      	mov	r4, r1
 800c364:	921a      	str	r2, [sp, #104]	@ 0x68
 800c366:	f04f 0a00 	mov.w	sl, #0
 800c36a:	f04f 0b00 	mov.w	fp, #0
 800c36e:	460a      	mov	r2, r1
 800c370:	9005      	str	r0, [sp, #20]
 800c372:	9219      	str	r2, [sp, #100]	@ 0x64
 800c374:	7811      	ldrb	r1, [r2, #0]
 800c376:	292b      	cmp	r1, #43	@ 0x2b
 800c378:	d048      	beq.n	800c40c <_strtod_l+0xb4>
 800c37a:	d836      	bhi.n	800c3ea <_strtod_l+0x92>
 800c37c:	290d      	cmp	r1, #13
 800c37e:	d830      	bhi.n	800c3e2 <_strtod_l+0x8a>
 800c380:	2908      	cmp	r1, #8
 800c382:	d830      	bhi.n	800c3e6 <_strtod_l+0x8e>
 800c384:	2900      	cmp	r1, #0
 800c386:	d039      	beq.n	800c3fc <_strtod_l+0xa4>
 800c388:	2200      	movs	r2, #0
 800c38a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c38c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c38e:	782a      	ldrb	r2, [r5, #0]
 800c390:	2a30      	cmp	r2, #48	@ 0x30
 800c392:	f040 80b0 	bne.w	800c4f6 <_strtod_l+0x19e>
 800c396:	786a      	ldrb	r2, [r5, #1]
 800c398:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c39c:	2a58      	cmp	r2, #88	@ 0x58
 800c39e:	d16c      	bne.n	800c47a <_strtod_l+0x122>
 800c3a0:	9302      	str	r3, [sp, #8]
 800c3a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3a4:	4a8f      	ldr	r2, [pc, #572]	@ (800c5e4 <_strtod_l+0x28c>)
 800c3a6:	9301      	str	r3, [sp, #4]
 800c3a8:	ab1a      	add	r3, sp, #104	@ 0x68
 800c3aa:	9300      	str	r3, [sp, #0]
 800c3ac:	9805      	ldr	r0, [sp, #20]
 800c3ae:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c3b0:	a919      	add	r1, sp, #100	@ 0x64
 800c3b2:	f002 fe75 	bl	800f0a0 <__gethex>
 800c3b6:	f010 060f 	ands.w	r6, r0, #15
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	d005      	beq.n	800c3ca <_strtod_l+0x72>
 800c3be:	2e06      	cmp	r6, #6
 800c3c0:	d126      	bne.n	800c410 <_strtod_l+0xb8>
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	3501      	adds	r5, #1
 800c3c6:	9519      	str	r5, [sp, #100]	@ 0x64
 800c3c8:	930e      	str	r3, [sp, #56]	@ 0x38
 800c3ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	f040 8582 	bne.w	800ced6 <_strtod_l+0xb7e>
 800c3d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3d4:	b1bb      	cbz	r3, 800c406 <_strtod_l+0xae>
 800c3d6:	4650      	mov	r0, sl
 800c3d8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c3dc:	b01f      	add	sp, #124	@ 0x7c
 800c3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3e2:	2920      	cmp	r1, #32
 800c3e4:	d1d0      	bne.n	800c388 <_strtod_l+0x30>
 800c3e6:	3201      	adds	r2, #1
 800c3e8:	e7c3      	b.n	800c372 <_strtod_l+0x1a>
 800c3ea:	292d      	cmp	r1, #45	@ 0x2d
 800c3ec:	d1cc      	bne.n	800c388 <_strtod_l+0x30>
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	910e      	str	r1, [sp, #56]	@ 0x38
 800c3f2:	1c51      	adds	r1, r2, #1
 800c3f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c3f6:	7852      	ldrb	r2, [r2, #1]
 800c3f8:	2a00      	cmp	r2, #0
 800c3fa:	d1c7      	bne.n	800c38c <_strtod_l+0x34>
 800c3fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c3fe:	9419      	str	r4, [sp, #100]	@ 0x64
 800c400:	2b00      	cmp	r3, #0
 800c402:	f040 8566 	bne.w	800ced2 <_strtod_l+0xb7a>
 800c406:	4650      	mov	r0, sl
 800c408:	4659      	mov	r1, fp
 800c40a:	e7e7      	b.n	800c3dc <_strtod_l+0x84>
 800c40c:	2100      	movs	r1, #0
 800c40e:	e7ef      	b.n	800c3f0 <_strtod_l+0x98>
 800c410:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c412:	b13a      	cbz	r2, 800c424 <_strtod_l+0xcc>
 800c414:	2135      	movs	r1, #53	@ 0x35
 800c416:	a81c      	add	r0, sp, #112	@ 0x70
 800c418:	f003 fd82 	bl	800ff20 <__copybits>
 800c41c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c41e:	9805      	ldr	r0, [sp, #20]
 800c420:	f003 f962 	bl	800f6e8 <_Bfree>
 800c424:	3e01      	subs	r6, #1
 800c426:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c428:	2e04      	cmp	r6, #4
 800c42a:	d806      	bhi.n	800c43a <_strtod_l+0xe2>
 800c42c:	e8df f006 	tbb	[pc, r6]
 800c430:	201d0314 	.word	0x201d0314
 800c434:	14          	.byte	0x14
 800c435:	00          	.byte	0x00
 800c436:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c43a:	05e1      	lsls	r1, r4, #23
 800c43c:	bf48      	it	mi
 800c43e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c442:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c446:	0d1b      	lsrs	r3, r3, #20
 800c448:	051b      	lsls	r3, r3, #20
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d1bd      	bne.n	800c3ca <_strtod_l+0x72>
 800c44e:	f001 fec5 	bl	800e1dc <__errno>
 800c452:	2322      	movs	r3, #34	@ 0x22
 800c454:	6003      	str	r3, [r0, #0]
 800c456:	e7b8      	b.n	800c3ca <_strtod_l+0x72>
 800c458:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c45c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c460:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c464:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c468:	e7e7      	b.n	800c43a <_strtod_l+0xe2>
 800c46a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c5e8 <_strtod_l+0x290>
 800c46e:	e7e4      	b.n	800c43a <_strtod_l+0xe2>
 800c470:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c474:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c478:	e7df      	b.n	800c43a <_strtod_l+0xe2>
 800c47a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c47c:	1c5a      	adds	r2, r3, #1
 800c47e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c480:	785b      	ldrb	r3, [r3, #1]
 800c482:	2b30      	cmp	r3, #48	@ 0x30
 800c484:	d0f9      	beq.n	800c47a <_strtod_l+0x122>
 800c486:	2b00      	cmp	r3, #0
 800c488:	d09f      	beq.n	800c3ca <_strtod_l+0x72>
 800c48a:	2301      	movs	r3, #1
 800c48c:	2700      	movs	r7, #0
 800c48e:	220a      	movs	r2, #10
 800c490:	46b9      	mov	r9, r7
 800c492:	9308      	str	r3, [sp, #32]
 800c494:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c496:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c498:	930c      	str	r3, [sp, #48]	@ 0x30
 800c49a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c49c:	7805      	ldrb	r5, [r0, #0]
 800c49e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c4a2:	b2d9      	uxtb	r1, r3
 800c4a4:	2909      	cmp	r1, #9
 800c4a6:	d928      	bls.n	800c4fa <_strtod_l+0x1a2>
 800c4a8:	2201      	movs	r2, #1
 800c4aa:	4950      	ldr	r1, [pc, #320]	@ (800c5ec <_strtod_l+0x294>)
 800c4ac:	f001 fe0a 	bl	800e0c4 <strncmp>
 800c4b0:	2800      	cmp	r0, #0
 800c4b2:	d032      	beq.n	800c51a <_strtod_l+0x1c2>
 800c4b4:	2000      	movs	r0, #0
 800c4b6:	462a      	mov	r2, r5
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	464d      	mov	r5, r9
 800c4bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4be:	2a65      	cmp	r2, #101	@ 0x65
 800c4c0:	d001      	beq.n	800c4c6 <_strtod_l+0x16e>
 800c4c2:	2a45      	cmp	r2, #69	@ 0x45
 800c4c4:	d114      	bne.n	800c4f0 <_strtod_l+0x198>
 800c4c6:	b91d      	cbnz	r5, 800c4d0 <_strtod_l+0x178>
 800c4c8:	9a08      	ldr	r2, [sp, #32]
 800c4ca:	4302      	orrs	r2, r0
 800c4cc:	d096      	beq.n	800c3fc <_strtod_l+0xa4>
 800c4ce:	2500      	movs	r5, #0
 800c4d0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c4d2:	1c62      	adds	r2, r4, #1
 800c4d4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4d6:	7862      	ldrb	r2, [r4, #1]
 800c4d8:	2a2b      	cmp	r2, #43	@ 0x2b
 800c4da:	d07a      	beq.n	800c5d2 <_strtod_l+0x27a>
 800c4dc:	2a2d      	cmp	r2, #45	@ 0x2d
 800c4de:	d07e      	beq.n	800c5de <_strtod_l+0x286>
 800c4e0:	f04f 0c00 	mov.w	ip, #0
 800c4e4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c4e8:	2909      	cmp	r1, #9
 800c4ea:	f240 8085 	bls.w	800c5f8 <_strtod_l+0x2a0>
 800c4ee:	9419      	str	r4, [sp, #100]	@ 0x64
 800c4f0:	f04f 0800 	mov.w	r8, #0
 800c4f4:	e0a5      	b.n	800c642 <_strtod_l+0x2ea>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	e7c8      	b.n	800c48c <_strtod_l+0x134>
 800c4fa:	f1b9 0f08 	cmp.w	r9, #8
 800c4fe:	bfd8      	it	le
 800c500:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c502:	f100 0001 	add.w	r0, r0, #1
 800c506:	bfd6      	itet	le
 800c508:	fb02 3301 	mlale	r3, r2, r1, r3
 800c50c:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c510:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c512:	f109 0901 	add.w	r9, r9, #1
 800c516:	9019      	str	r0, [sp, #100]	@ 0x64
 800c518:	e7bf      	b.n	800c49a <_strtod_l+0x142>
 800c51a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c51c:	1c5a      	adds	r2, r3, #1
 800c51e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c520:	785a      	ldrb	r2, [r3, #1]
 800c522:	f1b9 0f00 	cmp.w	r9, #0
 800c526:	d03b      	beq.n	800c5a0 <_strtod_l+0x248>
 800c528:	464d      	mov	r5, r9
 800c52a:	900a      	str	r0, [sp, #40]	@ 0x28
 800c52c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c530:	2b09      	cmp	r3, #9
 800c532:	d912      	bls.n	800c55a <_strtod_l+0x202>
 800c534:	2301      	movs	r3, #1
 800c536:	e7c2      	b.n	800c4be <_strtod_l+0x166>
 800c538:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c53a:	3001      	adds	r0, #1
 800c53c:	1c5a      	adds	r2, r3, #1
 800c53e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c540:	785a      	ldrb	r2, [r3, #1]
 800c542:	2a30      	cmp	r2, #48	@ 0x30
 800c544:	d0f8      	beq.n	800c538 <_strtod_l+0x1e0>
 800c546:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c54a:	2b08      	cmp	r3, #8
 800c54c:	f200 84c8 	bhi.w	800cee0 <_strtod_l+0xb88>
 800c550:	900a      	str	r0, [sp, #40]	@ 0x28
 800c552:	2000      	movs	r0, #0
 800c554:	4605      	mov	r5, r0
 800c556:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c558:	930c      	str	r3, [sp, #48]	@ 0x30
 800c55a:	3a30      	subs	r2, #48	@ 0x30
 800c55c:	f100 0301 	add.w	r3, r0, #1
 800c560:	d018      	beq.n	800c594 <_strtod_l+0x23c>
 800c562:	462e      	mov	r6, r5
 800c564:	f04f 0e0a 	mov.w	lr, #10
 800c568:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c56a:	4419      	add	r1, r3
 800c56c:	910a      	str	r1, [sp, #40]	@ 0x28
 800c56e:	1c71      	adds	r1, r6, #1
 800c570:	eba1 0c05 	sub.w	ip, r1, r5
 800c574:	4563      	cmp	r3, ip
 800c576:	dc15      	bgt.n	800c5a4 <_strtod_l+0x24c>
 800c578:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c57c:	182b      	adds	r3, r5, r0
 800c57e:	2b08      	cmp	r3, #8
 800c580:	f105 0501 	add.w	r5, r5, #1
 800c584:	4405      	add	r5, r0
 800c586:	dc1a      	bgt.n	800c5be <_strtod_l+0x266>
 800c588:	230a      	movs	r3, #10
 800c58a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c58c:	fb03 2301 	mla	r3, r3, r1, r2
 800c590:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c592:	2300      	movs	r3, #0
 800c594:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c596:	4618      	mov	r0, r3
 800c598:	1c51      	adds	r1, r2, #1
 800c59a:	9119      	str	r1, [sp, #100]	@ 0x64
 800c59c:	7852      	ldrb	r2, [r2, #1]
 800c59e:	e7c5      	b.n	800c52c <_strtod_l+0x1d4>
 800c5a0:	4648      	mov	r0, r9
 800c5a2:	e7ce      	b.n	800c542 <_strtod_l+0x1ea>
 800c5a4:	2e08      	cmp	r6, #8
 800c5a6:	dc05      	bgt.n	800c5b4 <_strtod_l+0x25c>
 800c5a8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c5aa:	fb0e f606 	mul.w	r6, lr, r6
 800c5ae:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c5b0:	460e      	mov	r6, r1
 800c5b2:	e7dc      	b.n	800c56e <_strtod_l+0x216>
 800c5b4:	2910      	cmp	r1, #16
 800c5b6:	bfd8      	it	le
 800c5b8:	fb0e f707 	mulle.w	r7, lr, r7
 800c5bc:	e7f8      	b.n	800c5b0 <_strtod_l+0x258>
 800c5be:	2b0f      	cmp	r3, #15
 800c5c0:	bfdc      	itt	le
 800c5c2:	230a      	movle	r3, #10
 800c5c4:	fb03 2707 	mlale	r7, r3, r7, r2
 800c5c8:	e7e3      	b.n	800c592 <_strtod_l+0x23a>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	e77a      	b.n	800c4c8 <_strtod_l+0x170>
 800c5d2:	f04f 0c00 	mov.w	ip, #0
 800c5d6:	1ca2      	adds	r2, r4, #2
 800c5d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c5da:	78a2      	ldrb	r2, [r4, #2]
 800c5dc:	e782      	b.n	800c4e4 <_strtod_l+0x18c>
 800c5de:	f04f 0c01 	mov.w	ip, #1
 800c5e2:	e7f8      	b.n	800c5d6 <_strtod_l+0x27e>
 800c5e4:	08012794 	.word	0x08012794
 800c5e8:	7ff00000 	.word	0x7ff00000
 800c5ec:	0801258e 	.word	0x0801258e
 800c5f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5f2:	1c51      	adds	r1, r2, #1
 800c5f4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c5f6:	7852      	ldrb	r2, [r2, #1]
 800c5f8:	2a30      	cmp	r2, #48	@ 0x30
 800c5fa:	d0f9      	beq.n	800c5f0 <_strtod_l+0x298>
 800c5fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c600:	2908      	cmp	r1, #8
 800c602:	f63f af75 	bhi.w	800c4f0 <_strtod_l+0x198>
 800c606:	f04f 080a 	mov.w	r8, #10
 800c60a:	3a30      	subs	r2, #48	@ 0x30
 800c60c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c60e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c610:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c612:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c614:	1c56      	adds	r6, r2, #1
 800c616:	9619      	str	r6, [sp, #100]	@ 0x64
 800c618:	7852      	ldrb	r2, [r2, #1]
 800c61a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c61e:	f1be 0f09 	cmp.w	lr, #9
 800c622:	d939      	bls.n	800c698 <_strtod_l+0x340>
 800c624:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c626:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c62a:	1a76      	subs	r6, r6, r1
 800c62c:	2e08      	cmp	r6, #8
 800c62e:	dc03      	bgt.n	800c638 <_strtod_l+0x2e0>
 800c630:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c632:	4588      	cmp	r8, r1
 800c634:	bfa8      	it	ge
 800c636:	4688      	movge	r8, r1
 800c638:	f1bc 0f00 	cmp.w	ip, #0
 800c63c:	d001      	beq.n	800c642 <_strtod_l+0x2ea>
 800c63e:	f1c8 0800 	rsb	r8, r8, #0
 800c642:	2d00      	cmp	r5, #0
 800c644:	d14e      	bne.n	800c6e4 <_strtod_l+0x38c>
 800c646:	9908      	ldr	r1, [sp, #32]
 800c648:	4308      	orrs	r0, r1
 800c64a:	f47f aebe 	bne.w	800c3ca <_strtod_l+0x72>
 800c64e:	2b00      	cmp	r3, #0
 800c650:	f47f aed4 	bne.w	800c3fc <_strtod_l+0xa4>
 800c654:	2a69      	cmp	r2, #105	@ 0x69
 800c656:	d028      	beq.n	800c6aa <_strtod_l+0x352>
 800c658:	dc25      	bgt.n	800c6a6 <_strtod_l+0x34e>
 800c65a:	2a49      	cmp	r2, #73	@ 0x49
 800c65c:	d025      	beq.n	800c6aa <_strtod_l+0x352>
 800c65e:	2a4e      	cmp	r2, #78	@ 0x4e
 800c660:	f47f aecc 	bne.w	800c3fc <_strtod_l+0xa4>
 800c664:	4999      	ldr	r1, [pc, #612]	@ (800c8cc <_strtod_l+0x574>)
 800c666:	a819      	add	r0, sp, #100	@ 0x64
 800c668:	f002 ff3c 	bl	800f4e4 <__match>
 800c66c:	2800      	cmp	r0, #0
 800c66e:	f43f aec5 	beq.w	800c3fc <_strtod_l+0xa4>
 800c672:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	2b28      	cmp	r3, #40	@ 0x28
 800c678:	d12e      	bne.n	800c6d8 <_strtod_l+0x380>
 800c67a:	4995      	ldr	r1, [pc, #596]	@ (800c8d0 <_strtod_l+0x578>)
 800c67c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c67e:	a819      	add	r0, sp, #100	@ 0x64
 800c680:	f002 ff44 	bl	800f50c <__hexnan>
 800c684:	2805      	cmp	r0, #5
 800c686:	d127      	bne.n	800c6d8 <_strtod_l+0x380>
 800c688:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c68a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c68e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c692:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c696:	e698      	b.n	800c3ca <_strtod_l+0x72>
 800c698:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c69a:	fb08 2101 	mla	r1, r8, r1, r2
 800c69e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c6a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6a4:	e7b5      	b.n	800c612 <_strtod_l+0x2ba>
 800c6a6:	2a6e      	cmp	r2, #110	@ 0x6e
 800c6a8:	e7da      	b.n	800c660 <_strtod_l+0x308>
 800c6aa:	498a      	ldr	r1, [pc, #552]	@ (800c8d4 <_strtod_l+0x57c>)
 800c6ac:	a819      	add	r0, sp, #100	@ 0x64
 800c6ae:	f002 ff19 	bl	800f4e4 <__match>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	f43f aea2 	beq.w	800c3fc <_strtod_l+0xa4>
 800c6b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c6ba:	4987      	ldr	r1, [pc, #540]	@ (800c8d8 <_strtod_l+0x580>)
 800c6bc:	3b01      	subs	r3, #1
 800c6be:	a819      	add	r0, sp, #100	@ 0x64
 800c6c0:	9319      	str	r3, [sp, #100]	@ 0x64
 800c6c2:	f002 ff0f 	bl	800f4e4 <__match>
 800c6c6:	b910      	cbnz	r0, 800c6ce <_strtod_l+0x376>
 800c6c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800c6ce:	f04f 0a00 	mov.w	sl, #0
 800c6d2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800c8dc <_strtod_l+0x584>
 800c6d6:	e678      	b.n	800c3ca <_strtod_l+0x72>
 800c6d8:	4881      	ldr	r0, [pc, #516]	@ (800c8e0 <_strtod_l+0x588>)
 800c6da:	f001 fdc9 	bl	800e270 <nan>
 800c6de:	4682      	mov	sl, r0
 800c6e0:	468b      	mov	fp, r1
 800c6e2:	e672      	b.n	800c3ca <_strtod_l+0x72>
 800c6e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6e6:	f1b9 0f00 	cmp.w	r9, #0
 800c6ea:	bf08      	it	eq
 800c6ec:	46a9      	moveq	r9, r5
 800c6ee:	eba8 0303 	sub.w	r3, r8, r3
 800c6f2:	2d10      	cmp	r5, #16
 800c6f4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c6f6:	462c      	mov	r4, r5
 800c6f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6fa:	bfa8      	it	ge
 800c6fc:	2410      	movge	r4, #16
 800c6fe:	f7f3 fedd 	bl	80004bc <__aeabi_ui2d>
 800c702:	2d09      	cmp	r5, #9
 800c704:	4682      	mov	sl, r0
 800c706:	468b      	mov	fp, r1
 800c708:	dc11      	bgt.n	800c72e <_strtod_l+0x3d6>
 800c70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	f43f ae5c 	beq.w	800c3ca <_strtod_l+0x72>
 800c712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c714:	dd76      	ble.n	800c804 <_strtod_l+0x4ac>
 800c716:	2b16      	cmp	r3, #22
 800c718:	dc5d      	bgt.n	800c7d6 <_strtod_l+0x47e>
 800c71a:	4972      	ldr	r1, [pc, #456]	@ (800c8e4 <_strtod_l+0x58c>)
 800c71c:	4652      	mov	r2, sl
 800c71e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c722:	465b      	mov	r3, fp
 800c724:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c728:	f7f3 ff42 	bl	80005b0 <__aeabi_dmul>
 800c72c:	e7d7      	b.n	800c6de <_strtod_l+0x386>
 800c72e:	4b6d      	ldr	r3, [pc, #436]	@ (800c8e4 <_strtod_l+0x58c>)
 800c730:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c734:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c738:	f7f3 ff3a 	bl	80005b0 <__aeabi_dmul>
 800c73c:	4682      	mov	sl, r0
 800c73e:	4638      	mov	r0, r7
 800c740:	468b      	mov	fp, r1
 800c742:	f7f3 febb 	bl	80004bc <__aeabi_ui2d>
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	4650      	mov	r0, sl
 800c74c:	4659      	mov	r1, fp
 800c74e:	f7f3 fd79 	bl	8000244 <__adddf3>
 800c752:	2d0f      	cmp	r5, #15
 800c754:	4682      	mov	sl, r0
 800c756:	468b      	mov	fp, r1
 800c758:	ddd7      	ble.n	800c70a <_strtod_l+0x3b2>
 800c75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c75c:	1b2c      	subs	r4, r5, r4
 800c75e:	441c      	add	r4, r3
 800c760:	2c00      	cmp	r4, #0
 800c762:	f340 8093 	ble.w	800c88c <_strtod_l+0x534>
 800c766:	f014 030f 	ands.w	r3, r4, #15
 800c76a:	d00a      	beq.n	800c782 <_strtod_l+0x42a>
 800c76c:	495d      	ldr	r1, [pc, #372]	@ (800c8e4 <_strtod_l+0x58c>)
 800c76e:	4652      	mov	r2, sl
 800c770:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c774:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c778:	465b      	mov	r3, fp
 800c77a:	f7f3 ff19 	bl	80005b0 <__aeabi_dmul>
 800c77e:	4682      	mov	sl, r0
 800c780:	468b      	mov	fp, r1
 800c782:	f034 040f 	bics.w	r4, r4, #15
 800c786:	d073      	beq.n	800c870 <_strtod_l+0x518>
 800c788:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c78c:	dd49      	ble.n	800c822 <_strtod_l+0x4ca>
 800c78e:	2400      	movs	r4, #0
 800c790:	46a0      	mov	r8, r4
 800c792:	46a1      	mov	r9, r4
 800c794:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c796:	2322      	movs	r3, #34	@ 0x22
 800c798:	f04f 0a00 	mov.w	sl, #0
 800c79c:	9a05      	ldr	r2, [sp, #20]
 800c79e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800c8dc <_strtod_l+0x584>
 800c7a2:	6013      	str	r3, [r2, #0]
 800c7a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	f43f ae0f 	beq.w	800c3ca <_strtod_l+0x72>
 800c7ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7ae:	9805      	ldr	r0, [sp, #20]
 800c7b0:	f002 ff9a 	bl	800f6e8 <_Bfree>
 800c7b4:	4649      	mov	r1, r9
 800c7b6:	9805      	ldr	r0, [sp, #20]
 800c7b8:	f002 ff96 	bl	800f6e8 <_Bfree>
 800c7bc:	4641      	mov	r1, r8
 800c7be:	9805      	ldr	r0, [sp, #20]
 800c7c0:	f002 ff92 	bl	800f6e8 <_Bfree>
 800c7c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c7c6:	9805      	ldr	r0, [sp, #20]
 800c7c8:	f002 ff8e 	bl	800f6e8 <_Bfree>
 800c7cc:	4621      	mov	r1, r4
 800c7ce:	9805      	ldr	r0, [sp, #20]
 800c7d0:	f002 ff8a 	bl	800f6e8 <_Bfree>
 800c7d4:	e5f9      	b.n	800c3ca <_strtod_l+0x72>
 800c7d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c7dc:	4293      	cmp	r3, r2
 800c7de:	dbbc      	blt.n	800c75a <_strtod_l+0x402>
 800c7e0:	4c40      	ldr	r4, [pc, #256]	@ (800c8e4 <_strtod_l+0x58c>)
 800c7e2:	f1c5 050f 	rsb	r5, r5, #15
 800c7e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c7ea:	4652      	mov	r2, sl
 800c7ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7f0:	465b      	mov	r3, fp
 800c7f2:	f7f3 fedd 	bl	80005b0 <__aeabi_dmul>
 800c7f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7f8:	1b5d      	subs	r5, r3, r5
 800c7fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c7fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c802:	e791      	b.n	800c728 <_strtod_l+0x3d0>
 800c804:	3316      	adds	r3, #22
 800c806:	dba8      	blt.n	800c75a <_strtod_l+0x402>
 800c808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c80a:	4650      	mov	r0, sl
 800c80c:	eba3 0808 	sub.w	r8, r3, r8
 800c810:	4b34      	ldr	r3, [pc, #208]	@ (800c8e4 <_strtod_l+0x58c>)
 800c812:	4659      	mov	r1, fp
 800c814:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c818:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c81c:	f7f3 fff2 	bl	8000804 <__aeabi_ddiv>
 800c820:	e75d      	b.n	800c6de <_strtod_l+0x386>
 800c822:	2300      	movs	r3, #0
 800c824:	4650      	mov	r0, sl
 800c826:	4659      	mov	r1, fp
 800c828:	461e      	mov	r6, r3
 800c82a:	4f2f      	ldr	r7, [pc, #188]	@ (800c8e8 <_strtod_l+0x590>)
 800c82c:	1124      	asrs	r4, r4, #4
 800c82e:	2c01      	cmp	r4, #1
 800c830:	dc21      	bgt.n	800c876 <_strtod_l+0x51e>
 800c832:	b10b      	cbz	r3, 800c838 <_strtod_l+0x4e0>
 800c834:	4682      	mov	sl, r0
 800c836:	468b      	mov	fp, r1
 800c838:	492b      	ldr	r1, [pc, #172]	@ (800c8e8 <_strtod_l+0x590>)
 800c83a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c83e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c842:	4652      	mov	r2, sl
 800c844:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c848:	465b      	mov	r3, fp
 800c84a:	f7f3 feb1 	bl	80005b0 <__aeabi_dmul>
 800c84e:	4b23      	ldr	r3, [pc, #140]	@ (800c8dc <_strtod_l+0x584>)
 800c850:	460a      	mov	r2, r1
 800c852:	400b      	ands	r3, r1
 800c854:	4925      	ldr	r1, [pc, #148]	@ (800c8ec <_strtod_l+0x594>)
 800c856:	4682      	mov	sl, r0
 800c858:	428b      	cmp	r3, r1
 800c85a:	d898      	bhi.n	800c78e <_strtod_l+0x436>
 800c85c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c860:	428b      	cmp	r3, r1
 800c862:	bf86      	itte	hi
 800c864:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800c868:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800c8f0 <_strtod_l+0x598>
 800c86c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c870:	2300      	movs	r3, #0
 800c872:	9308      	str	r3, [sp, #32]
 800c874:	e076      	b.n	800c964 <_strtod_l+0x60c>
 800c876:	07e2      	lsls	r2, r4, #31
 800c878:	d504      	bpl.n	800c884 <_strtod_l+0x52c>
 800c87a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c87e:	f7f3 fe97 	bl	80005b0 <__aeabi_dmul>
 800c882:	2301      	movs	r3, #1
 800c884:	3601      	adds	r6, #1
 800c886:	1064      	asrs	r4, r4, #1
 800c888:	3708      	adds	r7, #8
 800c88a:	e7d0      	b.n	800c82e <_strtod_l+0x4d6>
 800c88c:	d0f0      	beq.n	800c870 <_strtod_l+0x518>
 800c88e:	4264      	negs	r4, r4
 800c890:	f014 020f 	ands.w	r2, r4, #15
 800c894:	d00a      	beq.n	800c8ac <_strtod_l+0x554>
 800c896:	4b13      	ldr	r3, [pc, #76]	@ (800c8e4 <_strtod_l+0x58c>)
 800c898:	4650      	mov	r0, sl
 800c89a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c89e:	4659      	mov	r1, fp
 800c8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a4:	f7f3 ffae 	bl	8000804 <__aeabi_ddiv>
 800c8a8:	4682      	mov	sl, r0
 800c8aa:	468b      	mov	fp, r1
 800c8ac:	1124      	asrs	r4, r4, #4
 800c8ae:	d0df      	beq.n	800c870 <_strtod_l+0x518>
 800c8b0:	2c1f      	cmp	r4, #31
 800c8b2:	dd1f      	ble.n	800c8f4 <_strtod_l+0x59c>
 800c8b4:	2400      	movs	r4, #0
 800c8b6:	46a0      	mov	r8, r4
 800c8b8:	46a1      	mov	r9, r4
 800c8ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c8bc:	2322      	movs	r3, #34	@ 0x22
 800c8be:	9a05      	ldr	r2, [sp, #20]
 800c8c0:	f04f 0a00 	mov.w	sl, #0
 800c8c4:	f04f 0b00 	mov.w	fp, #0
 800c8c8:	6013      	str	r3, [r2, #0]
 800c8ca:	e76b      	b.n	800c7a4 <_strtod_l+0x44c>
 800c8cc:	0801259d 	.word	0x0801259d
 800c8d0:	08012780 	.word	0x08012780
 800c8d4:	08012595 	.word	0x08012595
 800c8d8:	080125d2 	.word	0x080125d2
 800c8dc:	7ff00000 	.word	0x7ff00000
 800c8e0:	0801277c 	.word	0x0801277c
 800c8e4:	08012908 	.word	0x08012908
 800c8e8:	080128e0 	.word	0x080128e0
 800c8ec:	7ca00000 	.word	0x7ca00000
 800c8f0:	7fefffff 	.word	0x7fefffff
 800c8f4:	f014 0310 	ands.w	r3, r4, #16
 800c8f8:	bf18      	it	ne
 800c8fa:	236a      	movne	r3, #106	@ 0x6a
 800c8fc:	4650      	mov	r0, sl
 800c8fe:	9308      	str	r3, [sp, #32]
 800c900:	4659      	mov	r1, fp
 800c902:	2300      	movs	r3, #0
 800c904:	4e77      	ldr	r6, [pc, #476]	@ (800cae4 <_strtod_l+0x78c>)
 800c906:	07e7      	lsls	r7, r4, #31
 800c908:	d504      	bpl.n	800c914 <_strtod_l+0x5bc>
 800c90a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c90e:	f7f3 fe4f 	bl	80005b0 <__aeabi_dmul>
 800c912:	2301      	movs	r3, #1
 800c914:	1064      	asrs	r4, r4, #1
 800c916:	f106 0608 	add.w	r6, r6, #8
 800c91a:	d1f4      	bne.n	800c906 <_strtod_l+0x5ae>
 800c91c:	b10b      	cbz	r3, 800c922 <_strtod_l+0x5ca>
 800c91e:	4682      	mov	sl, r0
 800c920:	468b      	mov	fp, r1
 800c922:	9b08      	ldr	r3, [sp, #32]
 800c924:	b1b3      	cbz	r3, 800c954 <_strtod_l+0x5fc>
 800c926:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c92a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c92e:	2b00      	cmp	r3, #0
 800c930:	4659      	mov	r1, fp
 800c932:	dd0f      	ble.n	800c954 <_strtod_l+0x5fc>
 800c934:	2b1f      	cmp	r3, #31
 800c936:	dd58      	ble.n	800c9ea <_strtod_l+0x692>
 800c938:	2b34      	cmp	r3, #52	@ 0x34
 800c93a:	bfd8      	it	le
 800c93c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800c940:	f04f 0a00 	mov.w	sl, #0
 800c944:	bfcf      	iteee	gt
 800c946:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c94a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c94e:	4093      	lslle	r3, r2
 800c950:	ea03 0b01 	andle.w	fp, r3, r1
 800c954:	2200      	movs	r2, #0
 800c956:	2300      	movs	r3, #0
 800c958:	4650      	mov	r0, sl
 800c95a:	4659      	mov	r1, fp
 800c95c:	f7f4 f890 	bl	8000a80 <__aeabi_dcmpeq>
 800c960:	2800      	cmp	r0, #0
 800c962:	d1a7      	bne.n	800c8b4 <_strtod_l+0x55c>
 800c964:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c966:	464a      	mov	r2, r9
 800c968:	9300      	str	r3, [sp, #0]
 800c96a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c96c:	462b      	mov	r3, r5
 800c96e:	9805      	ldr	r0, [sp, #20]
 800c970:	f002 ff22 	bl	800f7b8 <__s2b>
 800c974:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c976:	2800      	cmp	r0, #0
 800c978:	f43f af09 	beq.w	800c78e <_strtod_l+0x436>
 800c97c:	2400      	movs	r4, #0
 800c97e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c982:	2a00      	cmp	r2, #0
 800c984:	eba3 0308 	sub.w	r3, r3, r8
 800c988:	bfa8      	it	ge
 800c98a:	2300      	movge	r3, #0
 800c98c:	46a0      	mov	r8, r4
 800c98e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c990:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c994:	9316      	str	r3, [sp, #88]	@ 0x58
 800c996:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c998:	9805      	ldr	r0, [sp, #20]
 800c99a:	6859      	ldr	r1, [r3, #4]
 800c99c:	f002 fe64 	bl	800f668 <_Balloc>
 800c9a0:	4681      	mov	r9, r0
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	f43f aef7 	beq.w	800c796 <_strtod_l+0x43e>
 800c9a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9aa:	300c      	adds	r0, #12
 800c9ac:	691a      	ldr	r2, [r3, #16]
 800c9ae:	f103 010c 	add.w	r1, r3, #12
 800c9b2:	3202      	adds	r2, #2
 800c9b4:	0092      	lsls	r2, r2, #2
 800c9b6:	f001 fc4c 	bl	800e252 <memcpy>
 800c9ba:	ab1c      	add	r3, sp, #112	@ 0x70
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	4652      	mov	r2, sl
 800c9c4:	465b      	mov	r3, fp
 800c9c6:	9805      	ldr	r0, [sp, #20]
 800c9c8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c9cc:	f003 fa20 	bl	800fe10 <__d2b>
 800c9d0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c9d2:	2800      	cmp	r0, #0
 800c9d4:	f43f aedf 	beq.w	800c796 <_strtod_l+0x43e>
 800c9d8:	2101      	movs	r1, #1
 800c9da:	9805      	ldr	r0, [sp, #20]
 800c9dc:	f002 ff82 	bl	800f8e4 <__i2b>
 800c9e0:	4680      	mov	r8, r0
 800c9e2:	b948      	cbnz	r0, 800c9f8 <_strtod_l+0x6a0>
 800c9e4:	f04f 0800 	mov.w	r8, #0
 800c9e8:	e6d5      	b.n	800c796 <_strtod_l+0x43e>
 800c9ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c9ee:	fa02 f303 	lsl.w	r3, r2, r3
 800c9f2:	ea03 0a0a 	and.w	sl, r3, sl
 800c9f6:	e7ad      	b.n	800c954 <_strtod_l+0x5fc>
 800c9f8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c9fa:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c9fc:	2d00      	cmp	r5, #0
 800c9fe:	bfab      	itete	ge
 800ca00:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ca02:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ca04:	18ef      	addge	r7, r5, r3
 800ca06:	1b5e      	sublt	r6, r3, r5
 800ca08:	9b08      	ldr	r3, [sp, #32]
 800ca0a:	bfa8      	it	ge
 800ca0c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ca0e:	eba5 0503 	sub.w	r5, r5, r3
 800ca12:	4415      	add	r5, r2
 800ca14:	4b34      	ldr	r3, [pc, #208]	@ (800cae8 <_strtod_l+0x790>)
 800ca16:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 800ca1a:	bfb8      	it	lt
 800ca1c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ca1e:	429d      	cmp	r5, r3
 800ca20:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ca24:	da50      	bge.n	800cac8 <_strtod_l+0x770>
 800ca26:	1b5b      	subs	r3, r3, r5
 800ca28:	2b1f      	cmp	r3, #31
 800ca2a:	f04f 0101 	mov.w	r1, #1
 800ca2e:	eba2 0203 	sub.w	r2, r2, r3
 800ca32:	dc3d      	bgt.n	800cab0 <_strtod_l+0x758>
 800ca34:	fa01 f303 	lsl.w	r3, r1, r3
 800ca38:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca3e:	18bd      	adds	r5, r7, r2
 800ca40:	9b08      	ldr	r3, [sp, #32]
 800ca42:	42af      	cmp	r7, r5
 800ca44:	4416      	add	r6, r2
 800ca46:	441e      	add	r6, r3
 800ca48:	463b      	mov	r3, r7
 800ca4a:	bfa8      	it	ge
 800ca4c:	462b      	movge	r3, r5
 800ca4e:	42b3      	cmp	r3, r6
 800ca50:	bfa8      	it	ge
 800ca52:	4633      	movge	r3, r6
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	bfc2      	ittt	gt
 800ca58:	1aed      	subgt	r5, r5, r3
 800ca5a:	1af6      	subgt	r6, r6, r3
 800ca5c:	1aff      	subgt	r7, r7, r3
 800ca5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	dd16      	ble.n	800ca92 <_strtod_l+0x73a>
 800ca64:	4641      	mov	r1, r8
 800ca66:	461a      	mov	r2, r3
 800ca68:	9805      	ldr	r0, [sp, #20]
 800ca6a:	f002 fff3 	bl	800fa54 <__pow5mult>
 800ca6e:	4680      	mov	r8, r0
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d0b7      	beq.n	800c9e4 <_strtod_l+0x68c>
 800ca74:	4601      	mov	r1, r0
 800ca76:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ca78:	9805      	ldr	r0, [sp, #20]
 800ca7a:	f002 ff49 	bl	800f910 <__multiply>
 800ca7e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca80:	2800      	cmp	r0, #0
 800ca82:	f43f ae88 	beq.w	800c796 <_strtod_l+0x43e>
 800ca86:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca88:	9805      	ldr	r0, [sp, #20]
 800ca8a:	f002 fe2d 	bl	800f6e8 <_Bfree>
 800ca8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca90:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca92:	2d00      	cmp	r5, #0
 800ca94:	dc1d      	bgt.n	800cad2 <_strtod_l+0x77a>
 800ca96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	dd27      	ble.n	800caec <_strtod_l+0x794>
 800ca9c:	4649      	mov	r1, r9
 800ca9e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800caa0:	9805      	ldr	r0, [sp, #20]
 800caa2:	f002 ffd7 	bl	800fa54 <__pow5mult>
 800caa6:	4681      	mov	r9, r0
 800caa8:	bb00      	cbnz	r0, 800caec <_strtod_l+0x794>
 800caaa:	f04f 0900 	mov.w	r9, #0
 800caae:	e672      	b.n	800c796 <_strtod_l+0x43e>
 800cab0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cab4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cab8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cabc:	35e2      	adds	r5, #226	@ 0xe2
 800cabe:	fa01 f305 	lsl.w	r3, r1, r5
 800cac2:	9310      	str	r3, [sp, #64]	@ 0x40
 800cac4:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cac6:	e7ba      	b.n	800ca3e <_strtod_l+0x6e6>
 800cac8:	2300      	movs	r3, #0
 800caca:	9310      	str	r3, [sp, #64]	@ 0x40
 800cacc:	2301      	movs	r3, #1
 800cace:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cad0:	e7b5      	b.n	800ca3e <_strtod_l+0x6e6>
 800cad2:	462a      	mov	r2, r5
 800cad4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cad6:	9805      	ldr	r0, [sp, #20]
 800cad8:	f003 f816 	bl	800fb08 <__lshift>
 800cadc:	901a      	str	r0, [sp, #104]	@ 0x68
 800cade:	2800      	cmp	r0, #0
 800cae0:	d1d9      	bne.n	800ca96 <_strtod_l+0x73e>
 800cae2:	e658      	b.n	800c796 <_strtod_l+0x43e>
 800cae4:	080127a8 	.word	0x080127a8
 800cae8:	fffffc02 	.word	0xfffffc02
 800caec:	2e00      	cmp	r6, #0
 800caee:	dd07      	ble.n	800cb00 <_strtod_l+0x7a8>
 800caf0:	4649      	mov	r1, r9
 800caf2:	4632      	mov	r2, r6
 800caf4:	9805      	ldr	r0, [sp, #20]
 800caf6:	f003 f807 	bl	800fb08 <__lshift>
 800cafa:	4681      	mov	r9, r0
 800cafc:	2800      	cmp	r0, #0
 800cafe:	d0d4      	beq.n	800caaa <_strtod_l+0x752>
 800cb00:	2f00      	cmp	r7, #0
 800cb02:	dd08      	ble.n	800cb16 <_strtod_l+0x7be>
 800cb04:	4641      	mov	r1, r8
 800cb06:	463a      	mov	r2, r7
 800cb08:	9805      	ldr	r0, [sp, #20]
 800cb0a:	f002 fffd 	bl	800fb08 <__lshift>
 800cb0e:	4680      	mov	r8, r0
 800cb10:	2800      	cmp	r0, #0
 800cb12:	f43f ae40 	beq.w	800c796 <_strtod_l+0x43e>
 800cb16:	464a      	mov	r2, r9
 800cb18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb1a:	9805      	ldr	r0, [sp, #20]
 800cb1c:	f003 f87c 	bl	800fc18 <__mdiff>
 800cb20:	4604      	mov	r4, r0
 800cb22:	2800      	cmp	r0, #0
 800cb24:	f43f ae37 	beq.w	800c796 <_strtod_l+0x43e>
 800cb28:	68c3      	ldr	r3, [r0, #12]
 800cb2a:	4641      	mov	r1, r8
 800cb2c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cb2e:	2300      	movs	r3, #0
 800cb30:	60c3      	str	r3, [r0, #12]
 800cb32:	f003 f855 	bl	800fbe0 <__mcmp>
 800cb36:	2800      	cmp	r0, #0
 800cb38:	da3d      	bge.n	800cbb6 <_strtod_l+0x85e>
 800cb3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb3c:	ea53 030a 	orrs.w	r3, r3, sl
 800cb40:	d163      	bne.n	800cc0a <_strtod_l+0x8b2>
 800cb42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d15f      	bne.n	800cc0a <_strtod_l+0x8b2>
 800cb4a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb4e:	0d1b      	lsrs	r3, r3, #20
 800cb50:	051b      	lsls	r3, r3, #20
 800cb52:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb56:	d958      	bls.n	800cc0a <_strtod_l+0x8b2>
 800cb58:	6963      	ldr	r3, [r4, #20]
 800cb5a:	b913      	cbnz	r3, 800cb62 <_strtod_l+0x80a>
 800cb5c:	6923      	ldr	r3, [r4, #16]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	dd53      	ble.n	800cc0a <_strtod_l+0x8b2>
 800cb62:	4621      	mov	r1, r4
 800cb64:	2201      	movs	r2, #1
 800cb66:	9805      	ldr	r0, [sp, #20]
 800cb68:	f002 ffce 	bl	800fb08 <__lshift>
 800cb6c:	4641      	mov	r1, r8
 800cb6e:	4604      	mov	r4, r0
 800cb70:	f003 f836 	bl	800fbe0 <__mcmp>
 800cb74:	2800      	cmp	r0, #0
 800cb76:	dd48      	ble.n	800cc0a <_strtod_l+0x8b2>
 800cb78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb7c:	9a08      	ldr	r2, [sp, #32]
 800cb7e:	0d1b      	lsrs	r3, r3, #20
 800cb80:	051b      	lsls	r3, r3, #20
 800cb82:	2a00      	cmp	r2, #0
 800cb84:	d062      	beq.n	800cc4c <_strtod_l+0x8f4>
 800cb86:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb8a:	d85f      	bhi.n	800cc4c <_strtod_l+0x8f4>
 800cb8c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cb90:	f67f ae94 	bls.w	800c8bc <_strtod_l+0x564>
 800cb94:	4650      	mov	r0, sl
 800cb96:	4659      	mov	r1, fp
 800cb98:	4ba3      	ldr	r3, [pc, #652]	@ (800ce28 <_strtod_l+0xad0>)
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	f7f3 fd08 	bl	80005b0 <__aeabi_dmul>
 800cba0:	4ba2      	ldr	r3, [pc, #648]	@ (800ce2c <_strtod_l+0xad4>)
 800cba2:	4682      	mov	sl, r0
 800cba4:	400b      	ands	r3, r1
 800cba6:	468b      	mov	fp, r1
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	f47f adff 	bne.w	800c7ac <_strtod_l+0x454>
 800cbae:	2322      	movs	r3, #34	@ 0x22
 800cbb0:	9a05      	ldr	r2, [sp, #20]
 800cbb2:	6013      	str	r3, [r2, #0]
 800cbb4:	e5fa      	b.n	800c7ac <_strtod_l+0x454>
 800cbb6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cbba:	d165      	bne.n	800cc88 <_strtod_l+0x930>
 800cbbc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cbbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbc2:	b35a      	cbz	r2, 800cc1c <_strtod_l+0x8c4>
 800cbc4:	4a9a      	ldr	r2, [pc, #616]	@ (800ce30 <_strtod_l+0xad8>)
 800cbc6:	4293      	cmp	r3, r2
 800cbc8:	d12b      	bne.n	800cc22 <_strtod_l+0x8ca>
 800cbca:	9b08      	ldr	r3, [sp, #32]
 800cbcc:	4651      	mov	r1, sl
 800cbce:	b303      	cbz	r3, 800cc12 <_strtod_l+0x8ba>
 800cbd0:	465a      	mov	r2, fp
 800cbd2:	4b96      	ldr	r3, [pc, #600]	@ (800ce2c <_strtod_l+0xad4>)
 800cbd4:	4013      	ands	r3, r2
 800cbd6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cbda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cbde:	d81b      	bhi.n	800cc18 <_strtod_l+0x8c0>
 800cbe0:	0d1b      	lsrs	r3, r3, #20
 800cbe2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cbe6:	fa02 f303 	lsl.w	r3, r2, r3
 800cbea:	4299      	cmp	r1, r3
 800cbec:	d119      	bne.n	800cc22 <_strtod_l+0x8ca>
 800cbee:	4b91      	ldr	r3, [pc, #580]	@ (800ce34 <_strtod_l+0xadc>)
 800cbf0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbf2:	429a      	cmp	r2, r3
 800cbf4:	d102      	bne.n	800cbfc <_strtod_l+0x8a4>
 800cbf6:	3101      	adds	r1, #1
 800cbf8:	f43f adcd 	beq.w	800c796 <_strtod_l+0x43e>
 800cbfc:	f04f 0a00 	mov.w	sl, #0
 800cc00:	4b8a      	ldr	r3, [pc, #552]	@ (800ce2c <_strtod_l+0xad4>)
 800cc02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc04:	401a      	ands	r2, r3
 800cc06:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cc0a:	9b08      	ldr	r3, [sp, #32]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d1c1      	bne.n	800cb94 <_strtod_l+0x83c>
 800cc10:	e5cc      	b.n	800c7ac <_strtod_l+0x454>
 800cc12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cc16:	e7e8      	b.n	800cbea <_strtod_l+0x892>
 800cc18:	4613      	mov	r3, r2
 800cc1a:	e7e6      	b.n	800cbea <_strtod_l+0x892>
 800cc1c:	ea53 030a 	orrs.w	r3, r3, sl
 800cc20:	d0aa      	beq.n	800cb78 <_strtod_l+0x820>
 800cc22:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cc24:	b1db      	cbz	r3, 800cc5e <_strtod_l+0x906>
 800cc26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc28:	4213      	tst	r3, r2
 800cc2a:	d0ee      	beq.n	800cc0a <_strtod_l+0x8b2>
 800cc2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc2e:	4650      	mov	r0, sl
 800cc30:	4659      	mov	r1, fp
 800cc32:	9a08      	ldr	r2, [sp, #32]
 800cc34:	b1bb      	cbz	r3, 800cc66 <_strtod_l+0x90e>
 800cc36:	f7ff fb6b 	bl	800c310 <sulp>
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc42:	f7f3 faff 	bl	8000244 <__adddf3>
 800cc46:	4682      	mov	sl, r0
 800cc48:	468b      	mov	fp, r1
 800cc4a:	e7de      	b.n	800cc0a <_strtod_l+0x8b2>
 800cc4c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cc50:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cc54:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800cc58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cc5c:	e7d5      	b.n	800cc0a <_strtod_l+0x8b2>
 800cc5e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cc60:	ea13 0f0a 	tst.w	r3, sl
 800cc64:	e7e1      	b.n	800cc2a <_strtod_l+0x8d2>
 800cc66:	f7ff fb53 	bl	800c310 <sulp>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	460b      	mov	r3, r1
 800cc6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc72:	f7f3 fae5 	bl	8000240 <__aeabi_dsub>
 800cc76:	2200      	movs	r2, #0
 800cc78:	2300      	movs	r3, #0
 800cc7a:	4682      	mov	sl, r0
 800cc7c:	468b      	mov	fp, r1
 800cc7e:	f7f3 feff 	bl	8000a80 <__aeabi_dcmpeq>
 800cc82:	2800      	cmp	r0, #0
 800cc84:	d0c1      	beq.n	800cc0a <_strtod_l+0x8b2>
 800cc86:	e619      	b.n	800c8bc <_strtod_l+0x564>
 800cc88:	4641      	mov	r1, r8
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f003 f918 	bl	800fec0 <__ratio>
 800cc90:	2200      	movs	r2, #0
 800cc92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cc96:	4606      	mov	r6, r0
 800cc98:	460f      	mov	r7, r1
 800cc9a:	f7f3 ff05 	bl	8000aa8 <__aeabi_dcmple>
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	d06d      	beq.n	800cd7e <_strtod_l+0xa26>
 800cca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d178      	bne.n	800cd9a <_strtod_l+0xa42>
 800cca8:	f1ba 0f00 	cmp.w	sl, #0
 800ccac:	d156      	bne.n	800cd5c <_strtod_l+0xa04>
 800ccae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d158      	bne.n	800cd6a <_strtod_l+0xa12>
 800ccb8:	2200      	movs	r2, #0
 800ccba:	4630      	mov	r0, r6
 800ccbc:	4639      	mov	r1, r7
 800ccbe:	4b5e      	ldr	r3, [pc, #376]	@ (800ce38 <_strtod_l+0xae0>)
 800ccc0:	f7f3 fee8 	bl	8000a94 <__aeabi_dcmplt>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d157      	bne.n	800cd78 <_strtod_l+0xa20>
 800ccc8:	4630      	mov	r0, r6
 800ccca:	4639      	mov	r1, r7
 800cccc:	2200      	movs	r2, #0
 800ccce:	4b5b      	ldr	r3, [pc, #364]	@ (800ce3c <_strtod_l+0xae4>)
 800ccd0:	f7f3 fc6e 	bl	80005b0 <__aeabi_dmul>
 800ccd4:	4606      	mov	r6, r0
 800ccd6:	460f      	mov	r7, r1
 800ccd8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ccdc:	9606      	str	r6, [sp, #24]
 800ccde:	9307      	str	r3, [sp, #28]
 800cce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cce4:	4d51      	ldr	r5, [pc, #324]	@ (800ce2c <_strtod_l+0xad4>)
 800cce6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ccea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccec:	401d      	ands	r5, r3
 800ccee:	4b54      	ldr	r3, [pc, #336]	@ (800ce40 <_strtod_l+0xae8>)
 800ccf0:	429d      	cmp	r5, r3
 800ccf2:	f040 80ab 	bne.w	800ce4c <_strtod_l+0xaf4>
 800ccf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccf8:	4650      	mov	r0, sl
 800ccfa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ccfe:	4659      	mov	r1, fp
 800cd00:	f003 f81e 	bl	800fd40 <__ulp>
 800cd04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd08:	f7f3 fc52 	bl	80005b0 <__aeabi_dmul>
 800cd0c:	4652      	mov	r2, sl
 800cd0e:	465b      	mov	r3, fp
 800cd10:	f7f3 fa98 	bl	8000244 <__adddf3>
 800cd14:	460b      	mov	r3, r1
 800cd16:	4945      	ldr	r1, [pc, #276]	@ (800ce2c <_strtod_l+0xad4>)
 800cd18:	4a4a      	ldr	r2, [pc, #296]	@ (800ce44 <_strtod_l+0xaec>)
 800cd1a:	4019      	ands	r1, r3
 800cd1c:	4291      	cmp	r1, r2
 800cd1e:	4682      	mov	sl, r0
 800cd20:	d942      	bls.n	800cda8 <_strtod_l+0xa50>
 800cd22:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cd24:	4b43      	ldr	r3, [pc, #268]	@ (800ce34 <_strtod_l+0xadc>)
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d103      	bne.n	800cd32 <_strtod_l+0x9da>
 800cd2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cd2c:	3301      	adds	r3, #1
 800cd2e:	f43f ad32 	beq.w	800c796 <_strtod_l+0x43e>
 800cd32:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800cd36:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800ce34 <_strtod_l+0xadc>
 800cd3a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd3c:	9805      	ldr	r0, [sp, #20]
 800cd3e:	f002 fcd3 	bl	800f6e8 <_Bfree>
 800cd42:	4649      	mov	r1, r9
 800cd44:	9805      	ldr	r0, [sp, #20]
 800cd46:	f002 fccf 	bl	800f6e8 <_Bfree>
 800cd4a:	4641      	mov	r1, r8
 800cd4c:	9805      	ldr	r0, [sp, #20]
 800cd4e:	f002 fccb 	bl	800f6e8 <_Bfree>
 800cd52:	4621      	mov	r1, r4
 800cd54:	9805      	ldr	r0, [sp, #20]
 800cd56:	f002 fcc7 	bl	800f6e8 <_Bfree>
 800cd5a:	e61c      	b.n	800c996 <_strtod_l+0x63e>
 800cd5c:	f1ba 0f01 	cmp.w	sl, #1
 800cd60:	d103      	bne.n	800cd6a <_strtod_l+0xa12>
 800cd62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f43f ada9 	beq.w	800c8bc <_strtod_l+0x564>
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	4b36      	ldr	r3, [pc, #216]	@ (800ce48 <_strtod_l+0xaf0>)
 800cd6e:	2600      	movs	r6, #0
 800cd70:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cd74:	4f30      	ldr	r7, [pc, #192]	@ (800ce38 <_strtod_l+0xae0>)
 800cd76:	e7b3      	b.n	800cce0 <_strtod_l+0x988>
 800cd78:	2600      	movs	r6, #0
 800cd7a:	4f30      	ldr	r7, [pc, #192]	@ (800ce3c <_strtod_l+0xae4>)
 800cd7c:	e7ac      	b.n	800ccd8 <_strtod_l+0x980>
 800cd7e:	4630      	mov	r0, r6
 800cd80:	4639      	mov	r1, r7
 800cd82:	4b2e      	ldr	r3, [pc, #184]	@ (800ce3c <_strtod_l+0xae4>)
 800cd84:	2200      	movs	r2, #0
 800cd86:	f7f3 fc13 	bl	80005b0 <__aeabi_dmul>
 800cd8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd8c:	4606      	mov	r6, r0
 800cd8e:	460f      	mov	r7, r1
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d0a1      	beq.n	800ccd8 <_strtod_l+0x980>
 800cd94:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cd98:	e7a2      	b.n	800cce0 <_strtod_l+0x988>
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	4b26      	ldr	r3, [pc, #152]	@ (800ce38 <_strtod_l+0xae0>)
 800cd9e:	4616      	mov	r6, r2
 800cda0:	461f      	mov	r7, r3
 800cda2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cda6:	e79b      	b.n	800cce0 <_strtod_l+0x988>
 800cda8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cdac:	9b08      	ldr	r3, [sp, #32]
 800cdae:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d1c1      	bne.n	800cd3a <_strtod_l+0x9e2>
 800cdb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cdba:	0d1b      	lsrs	r3, r3, #20
 800cdbc:	051b      	lsls	r3, r3, #20
 800cdbe:	429d      	cmp	r5, r3
 800cdc0:	d1bb      	bne.n	800cd3a <_strtod_l+0x9e2>
 800cdc2:	4630      	mov	r0, r6
 800cdc4:	4639      	mov	r1, r7
 800cdc6:	f7f4 fa55 	bl	8001274 <__aeabi_d2lz>
 800cdca:	f7f3 fbc3 	bl	8000554 <__aeabi_l2d>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	4630      	mov	r0, r6
 800cdd4:	4639      	mov	r1, r7
 800cdd6:	f7f3 fa33 	bl	8000240 <__aeabi_dsub>
 800cdda:	460b      	mov	r3, r1
 800cddc:	4602      	mov	r2, r0
 800cdde:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cde2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cde6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cde8:	ea46 060a 	orr.w	r6, r6, sl
 800cdec:	431e      	orrs	r6, r3
 800cdee:	d06a      	beq.n	800cec6 <_strtod_l+0xb6e>
 800cdf0:	a309      	add	r3, pc, #36	@ (adr r3, 800ce18 <_strtod_l+0xac0>)
 800cdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf6:	f7f3 fe4d 	bl	8000a94 <__aeabi_dcmplt>
 800cdfa:	2800      	cmp	r0, #0
 800cdfc:	f47f acd6 	bne.w	800c7ac <_strtod_l+0x454>
 800ce00:	a307      	add	r3, pc, #28	@ (adr r3, 800ce20 <_strtod_l+0xac8>)
 800ce02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce0a:	f7f3 fe61 	bl	8000ad0 <__aeabi_dcmpgt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d093      	beq.n	800cd3a <_strtod_l+0x9e2>
 800ce12:	e4cb      	b.n	800c7ac <_strtod_l+0x454>
 800ce14:	f3af 8000 	nop.w
 800ce18:	94a03595 	.word	0x94a03595
 800ce1c:	3fdfffff 	.word	0x3fdfffff
 800ce20:	35afe535 	.word	0x35afe535
 800ce24:	3fe00000 	.word	0x3fe00000
 800ce28:	39500000 	.word	0x39500000
 800ce2c:	7ff00000 	.word	0x7ff00000
 800ce30:	000fffff 	.word	0x000fffff
 800ce34:	7fefffff 	.word	0x7fefffff
 800ce38:	3ff00000 	.word	0x3ff00000
 800ce3c:	3fe00000 	.word	0x3fe00000
 800ce40:	7fe00000 	.word	0x7fe00000
 800ce44:	7c9fffff 	.word	0x7c9fffff
 800ce48:	bff00000 	.word	0xbff00000
 800ce4c:	9b08      	ldr	r3, [sp, #32]
 800ce4e:	b323      	cbz	r3, 800ce9a <_strtod_l+0xb42>
 800ce50:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ce54:	d821      	bhi.n	800ce9a <_strtod_l+0xb42>
 800ce56:	a328      	add	r3, pc, #160	@ (adr r3, 800cef8 <_strtod_l+0xba0>)
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	4639      	mov	r1, r7
 800ce60:	f7f3 fe22 	bl	8000aa8 <__aeabi_dcmple>
 800ce64:	b1a0      	cbz	r0, 800ce90 <_strtod_l+0xb38>
 800ce66:	4639      	mov	r1, r7
 800ce68:	4630      	mov	r0, r6
 800ce6a:	f7f3 fe79 	bl	8000b60 <__aeabi_d2uiz>
 800ce6e:	2801      	cmp	r0, #1
 800ce70:	bf38      	it	cc
 800ce72:	2001      	movcc	r0, #1
 800ce74:	f7f3 fb22 	bl	80004bc <__aeabi_ui2d>
 800ce78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce7a:	4606      	mov	r6, r0
 800ce7c:	460f      	mov	r7, r1
 800ce7e:	b9fb      	cbnz	r3, 800cec0 <_strtod_l+0xb68>
 800ce80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce84:	9014      	str	r0, [sp, #80]	@ 0x50
 800ce86:	9315      	str	r3, [sp, #84]	@ 0x54
 800ce88:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ce8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ce90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce92:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ce96:	1b5b      	subs	r3, r3, r5
 800ce98:	9311      	str	r3, [sp, #68]	@ 0x44
 800ce9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce9e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cea2:	f002 ff4d 	bl	800fd40 <__ulp>
 800cea6:	4602      	mov	r2, r0
 800cea8:	460b      	mov	r3, r1
 800ceaa:	4650      	mov	r0, sl
 800ceac:	4659      	mov	r1, fp
 800ceae:	f7f3 fb7f 	bl	80005b0 <__aeabi_dmul>
 800ceb2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ceb6:	f7f3 f9c5 	bl	8000244 <__adddf3>
 800ceba:	4682      	mov	sl, r0
 800cebc:	468b      	mov	fp, r1
 800cebe:	e775      	b.n	800cdac <_strtod_l+0xa54>
 800cec0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cec4:	e7e0      	b.n	800ce88 <_strtod_l+0xb30>
 800cec6:	a30e      	add	r3, pc, #56	@ (adr r3, 800cf00 <_strtod_l+0xba8>)
 800cec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cecc:	f7f3 fde2 	bl	8000a94 <__aeabi_dcmplt>
 800ced0:	e79d      	b.n	800ce0e <_strtod_l+0xab6>
 800ced2:	2300      	movs	r3, #0
 800ced4:	930e      	str	r3, [sp, #56]	@ 0x38
 800ced6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ced8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ceda:	6013      	str	r3, [r2, #0]
 800cedc:	f7ff ba79 	b.w	800c3d2 <_strtod_l+0x7a>
 800cee0:	2a65      	cmp	r2, #101	@ 0x65
 800cee2:	f43f ab72 	beq.w	800c5ca <_strtod_l+0x272>
 800cee6:	2a45      	cmp	r2, #69	@ 0x45
 800cee8:	f43f ab6f 	beq.w	800c5ca <_strtod_l+0x272>
 800ceec:	2301      	movs	r3, #1
 800ceee:	f7ff bbaa 	b.w	800c646 <_strtod_l+0x2ee>
 800cef2:	bf00      	nop
 800cef4:	f3af 8000 	nop.w
 800cef8:	ffc00000 	.word	0xffc00000
 800cefc:	41dfffff 	.word	0x41dfffff
 800cf00:	94a03595 	.word	0x94a03595
 800cf04:	3fcfffff 	.word	0x3fcfffff

0800cf08 <_strtod_r>:
 800cf08:	4b01      	ldr	r3, [pc, #4]	@ (800cf10 <_strtod_r+0x8>)
 800cf0a:	f7ff ba25 	b.w	800c358 <_strtod_l>
 800cf0e:	bf00      	nop
 800cf10:	20000028 	.word	0x20000028

0800cf14 <strtod>:
 800cf14:	460a      	mov	r2, r1
 800cf16:	4601      	mov	r1, r0
 800cf18:	4802      	ldr	r0, [pc, #8]	@ (800cf24 <strtod+0x10>)
 800cf1a:	4b03      	ldr	r3, [pc, #12]	@ (800cf28 <strtod+0x14>)
 800cf1c:	6800      	ldr	r0, [r0, #0]
 800cf1e:	f7ff ba1b 	b.w	800c358 <_strtod_l>
 800cf22:	bf00      	nop
 800cf24:	20000194 	.word	0x20000194
 800cf28:	20000028 	.word	0x20000028

0800cf2c <_strtol_l.isra.0>:
 800cf2c:	2b24      	cmp	r3, #36	@ 0x24
 800cf2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf32:	4686      	mov	lr, r0
 800cf34:	4690      	mov	r8, r2
 800cf36:	d801      	bhi.n	800cf3c <_strtol_l.isra.0+0x10>
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d106      	bne.n	800cf4a <_strtol_l.isra.0+0x1e>
 800cf3c:	f001 f94e 	bl	800e1dc <__errno>
 800cf40:	2316      	movs	r3, #22
 800cf42:	6003      	str	r3, [r0, #0]
 800cf44:	2000      	movs	r0, #0
 800cf46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf4a:	460d      	mov	r5, r1
 800cf4c:	4833      	ldr	r0, [pc, #204]	@ (800d01c <_strtol_l.isra.0+0xf0>)
 800cf4e:	462a      	mov	r2, r5
 800cf50:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf54:	5d06      	ldrb	r6, [r0, r4]
 800cf56:	f016 0608 	ands.w	r6, r6, #8
 800cf5a:	d1f8      	bne.n	800cf4e <_strtol_l.isra.0+0x22>
 800cf5c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cf5e:	d110      	bne.n	800cf82 <_strtol_l.isra.0+0x56>
 800cf60:	2601      	movs	r6, #1
 800cf62:	782c      	ldrb	r4, [r5, #0]
 800cf64:	1c95      	adds	r5, r2, #2
 800cf66:	f033 0210 	bics.w	r2, r3, #16
 800cf6a:	d115      	bne.n	800cf98 <_strtol_l.isra.0+0x6c>
 800cf6c:	2c30      	cmp	r4, #48	@ 0x30
 800cf6e:	d10d      	bne.n	800cf8c <_strtol_l.isra.0+0x60>
 800cf70:	782a      	ldrb	r2, [r5, #0]
 800cf72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf76:	2a58      	cmp	r2, #88	@ 0x58
 800cf78:	d108      	bne.n	800cf8c <_strtol_l.isra.0+0x60>
 800cf7a:	786c      	ldrb	r4, [r5, #1]
 800cf7c:	3502      	adds	r5, #2
 800cf7e:	2310      	movs	r3, #16
 800cf80:	e00a      	b.n	800cf98 <_strtol_l.isra.0+0x6c>
 800cf82:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf84:	bf04      	itt	eq
 800cf86:	782c      	ldrbeq	r4, [r5, #0]
 800cf88:	1c95      	addeq	r5, r2, #2
 800cf8a:	e7ec      	b.n	800cf66 <_strtol_l.isra.0+0x3a>
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d1f6      	bne.n	800cf7e <_strtol_l.isra.0+0x52>
 800cf90:	2c30      	cmp	r4, #48	@ 0x30
 800cf92:	bf14      	ite	ne
 800cf94:	230a      	movne	r3, #10
 800cf96:	2308      	moveq	r3, #8
 800cf98:	2200      	movs	r2, #0
 800cf9a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf9e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800cfa2:	fbbc f9f3 	udiv	r9, ip, r3
 800cfa6:	4610      	mov	r0, r2
 800cfa8:	fb03 ca19 	mls	sl, r3, r9, ip
 800cfac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cfb0:	2f09      	cmp	r7, #9
 800cfb2:	d80f      	bhi.n	800cfd4 <_strtol_l.isra.0+0xa8>
 800cfb4:	463c      	mov	r4, r7
 800cfb6:	42a3      	cmp	r3, r4
 800cfb8:	dd1b      	ble.n	800cff2 <_strtol_l.isra.0+0xc6>
 800cfba:	1c57      	adds	r7, r2, #1
 800cfbc:	d007      	beq.n	800cfce <_strtol_l.isra.0+0xa2>
 800cfbe:	4581      	cmp	r9, r0
 800cfc0:	d314      	bcc.n	800cfec <_strtol_l.isra.0+0xc0>
 800cfc2:	d101      	bne.n	800cfc8 <_strtol_l.isra.0+0x9c>
 800cfc4:	45a2      	cmp	sl, r4
 800cfc6:	db11      	blt.n	800cfec <_strtol_l.isra.0+0xc0>
 800cfc8:	2201      	movs	r2, #1
 800cfca:	fb00 4003 	mla	r0, r0, r3, r4
 800cfce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cfd2:	e7eb      	b.n	800cfac <_strtol_l.isra.0+0x80>
 800cfd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cfd8:	2f19      	cmp	r7, #25
 800cfda:	d801      	bhi.n	800cfe0 <_strtol_l.isra.0+0xb4>
 800cfdc:	3c37      	subs	r4, #55	@ 0x37
 800cfde:	e7ea      	b.n	800cfb6 <_strtol_l.isra.0+0x8a>
 800cfe0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cfe4:	2f19      	cmp	r7, #25
 800cfe6:	d804      	bhi.n	800cff2 <_strtol_l.isra.0+0xc6>
 800cfe8:	3c57      	subs	r4, #87	@ 0x57
 800cfea:	e7e4      	b.n	800cfb6 <_strtol_l.isra.0+0x8a>
 800cfec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cff0:	e7ed      	b.n	800cfce <_strtol_l.isra.0+0xa2>
 800cff2:	1c53      	adds	r3, r2, #1
 800cff4:	d108      	bne.n	800d008 <_strtol_l.isra.0+0xdc>
 800cff6:	2322      	movs	r3, #34	@ 0x22
 800cff8:	4660      	mov	r0, ip
 800cffa:	f8ce 3000 	str.w	r3, [lr]
 800cffe:	f1b8 0f00 	cmp.w	r8, #0
 800d002:	d0a0      	beq.n	800cf46 <_strtol_l.isra.0+0x1a>
 800d004:	1e69      	subs	r1, r5, #1
 800d006:	e006      	b.n	800d016 <_strtol_l.isra.0+0xea>
 800d008:	b106      	cbz	r6, 800d00c <_strtol_l.isra.0+0xe0>
 800d00a:	4240      	negs	r0, r0
 800d00c:	f1b8 0f00 	cmp.w	r8, #0
 800d010:	d099      	beq.n	800cf46 <_strtol_l.isra.0+0x1a>
 800d012:	2a00      	cmp	r2, #0
 800d014:	d1f6      	bne.n	800d004 <_strtol_l.isra.0+0xd8>
 800d016:	f8c8 1000 	str.w	r1, [r8]
 800d01a:	e794      	b.n	800cf46 <_strtol_l.isra.0+0x1a>
 800d01c:	080127d1 	.word	0x080127d1

0800d020 <_strtol_r>:
 800d020:	f7ff bf84 	b.w	800cf2c <_strtol_l.isra.0>

0800d024 <strtol>:
 800d024:	4613      	mov	r3, r2
 800d026:	460a      	mov	r2, r1
 800d028:	4601      	mov	r1, r0
 800d02a:	4802      	ldr	r0, [pc, #8]	@ (800d034 <strtol+0x10>)
 800d02c:	6800      	ldr	r0, [r0, #0]
 800d02e:	f7ff bf7d 	b.w	800cf2c <_strtol_l.isra.0>
 800d032:	bf00      	nop
 800d034:	20000194 	.word	0x20000194

0800d038 <__cvt>:
 800d038:	2b00      	cmp	r3, #0
 800d03a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d03e:	461d      	mov	r5, r3
 800d040:	bfbb      	ittet	lt
 800d042:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800d046:	461d      	movlt	r5, r3
 800d048:	2300      	movge	r3, #0
 800d04a:	232d      	movlt	r3, #45	@ 0x2d
 800d04c:	b088      	sub	sp, #32
 800d04e:	4614      	mov	r4, r2
 800d050:	bfb8      	it	lt
 800d052:	4614      	movlt	r4, r2
 800d054:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d056:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800d058:	7013      	strb	r3, [r2, #0]
 800d05a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d05c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800d060:	f023 0820 	bic.w	r8, r3, #32
 800d064:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d068:	d005      	beq.n	800d076 <__cvt+0x3e>
 800d06a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d06e:	d100      	bne.n	800d072 <__cvt+0x3a>
 800d070:	3601      	adds	r6, #1
 800d072:	2302      	movs	r3, #2
 800d074:	e000      	b.n	800d078 <__cvt+0x40>
 800d076:	2303      	movs	r3, #3
 800d078:	aa07      	add	r2, sp, #28
 800d07a:	9204      	str	r2, [sp, #16]
 800d07c:	aa06      	add	r2, sp, #24
 800d07e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d082:	e9cd 3600 	strd	r3, r6, [sp]
 800d086:	4622      	mov	r2, r4
 800d088:	462b      	mov	r3, r5
 800d08a:	f001 f985 	bl	800e398 <_dtoa_r>
 800d08e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d092:	4607      	mov	r7, r0
 800d094:	d119      	bne.n	800d0ca <__cvt+0x92>
 800d096:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d098:	07db      	lsls	r3, r3, #31
 800d09a:	d50e      	bpl.n	800d0ba <__cvt+0x82>
 800d09c:	eb00 0906 	add.w	r9, r0, r6
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	4629      	mov	r1, r5
 800d0a8:	f7f3 fcea 	bl	8000a80 <__aeabi_dcmpeq>
 800d0ac:	b108      	cbz	r0, 800d0b2 <__cvt+0x7a>
 800d0ae:	f8cd 901c 	str.w	r9, [sp, #28]
 800d0b2:	2230      	movs	r2, #48	@ 0x30
 800d0b4:	9b07      	ldr	r3, [sp, #28]
 800d0b6:	454b      	cmp	r3, r9
 800d0b8:	d31e      	bcc.n	800d0f8 <__cvt+0xc0>
 800d0ba:	4638      	mov	r0, r7
 800d0bc:	9b07      	ldr	r3, [sp, #28]
 800d0be:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d0c0:	1bdb      	subs	r3, r3, r7
 800d0c2:	6013      	str	r3, [r2, #0]
 800d0c4:	b008      	add	sp, #32
 800d0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d0ce:	eb00 0906 	add.w	r9, r0, r6
 800d0d2:	d1e5      	bne.n	800d0a0 <__cvt+0x68>
 800d0d4:	7803      	ldrb	r3, [r0, #0]
 800d0d6:	2b30      	cmp	r3, #48	@ 0x30
 800d0d8:	d10a      	bne.n	800d0f0 <__cvt+0xb8>
 800d0da:	2200      	movs	r2, #0
 800d0dc:	2300      	movs	r3, #0
 800d0de:	4620      	mov	r0, r4
 800d0e0:	4629      	mov	r1, r5
 800d0e2:	f7f3 fccd 	bl	8000a80 <__aeabi_dcmpeq>
 800d0e6:	b918      	cbnz	r0, 800d0f0 <__cvt+0xb8>
 800d0e8:	f1c6 0601 	rsb	r6, r6, #1
 800d0ec:	f8ca 6000 	str.w	r6, [sl]
 800d0f0:	f8da 3000 	ldr.w	r3, [sl]
 800d0f4:	4499      	add	r9, r3
 800d0f6:	e7d3      	b.n	800d0a0 <__cvt+0x68>
 800d0f8:	1c59      	adds	r1, r3, #1
 800d0fa:	9107      	str	r1, [sp, #28]
 800d0fc:	701a      	strb	r2, [r3, #0]
 800d0fe:	e7d9      	b.n	800d0b4 <__cvt+0x7c>

0800d100 <__exponent>:
 800d100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d102:	2900      	cmp	r1, #0
 800d104:	bfb6      	itet	lt
 800d106:	232d      	movlt	r3, #45	@ 0x2d
 800d108:	232b      	movge	r3, #43	@ 0x2b
 800d10a:	4249      	neglt	r1, r1
 800d10c:	2909      	cmp	r1, #9
 800d10e:	7002      	strb	r2, [r0, #0]
 800d110:	7043      	strb	r3, [r0, #1]
 800d112:	dd29      	ble.n	800d168 <__exponent+0x68>
 800d114:	f10d 0307 	add.w	r3, sp, #7
 800d118:	461d      	mov	r5, r3
 800d11a:	270a      	movs	r7, #10
 800d11c:	fbb1 f6f7 	udiv	r6, r1, r7
 800d120:	461a      	mov	r2, r3
 800d122:	fb07 1416 	mls	r4, r7, r6, r1
 800d126:	3430      	adds	r4, #48	@ 0x30
 800d128:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d12c:	460c      	mov	r4, r1
 800d12e:	2c63      	cmp	r4, #99	@ 0x63
 800d130:	4631      	mov	r1, r6
 800d132:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d136:	dcf1      	bgt.n	800d11c <__exponent+0x1c>
 800d138:	3130      	adds	r1, #48	@ 0x30
 800d13a:	1e94      	subs	r4, r2, #2
 800d13c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d140:	4623      	mov	r3, r4
 800d142:	1c41      	adds	r1, r0, #1
 800d144:	42ab      	cmp	r3, r5
 800d146:	d30a      	bcc.n	800d15e <__exponent+0x5e>
 800d148:	f10d 0309 	add.w	r3, sp, #9
 800d14c:	1a9b      	subs	r3, r3, r2
 800d14e:	42ac      	cmp	r4, r5
 800d150:	bf88      	it	hi
 800d152:	2300      	movhi	r3, #0
 800d154:	3302      	adds	r3, #2
 800d156:	4403      	add	r3, r0
 800d158:	1a18      	subs	r0, r3, r0
 800d15a:	b003      	add	sp, #12
 800d15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d15e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d162:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d166:	e7ed      	b.n	800d144 <__exponent+0x44>
 800d168:	2330      	movs	r3, #48	@ 0x30
 800d16a:	3130      	adds	r1, #48	@ 0x30
 800d16c:	7083      	strb	r3, [r0, #2]
 800d16e:	70c1      	strb	r1, [r0, #3]
 800d170:	1d03      	adds	r3, r0, #4
 800d172:	e7f1      	b.n	800d158 <__exponent+0x58>

0800d174 <_printf_float>:
 800d174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d178:	b091      	sub	sp, #68	@ 0x44
 800d17a:	460c      	mov	r4, r1
 800d17c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800d180:	4616      	mov	r6, r2
 800d182:	461f      	mov	r7, r3
 800d184:	4605      	mov	r5, r0
 800d186:	f000 ffcf 	bl	800e128 <_localeconv_r>
 800d18a:	6803      	ldr	r3, [r0, #0]
 800d18c:	4618      	mov	r0, r3
 800d18e:	9308      	str	r3, [sp, #32]
 800d190:	f7f3 f84a 	bl	8000228 <strlen>
 800d194:	2300      	movs	r3, #0
 800d196:	930e      	str	r3, [sp, #56]	@ 0x38
 800d198:	f8d8 3000 	ldr.w	r3, [r8]
 800d19c:	9009      	str	r0, [sp, #36]	@ 0x24
 800d19e:	3307      	adds	r3, #7
 800d1a0:	f023 0307 	bic.w	r3, r3, #7
 800d1a4:	f103 0208 	add.w	r2, r3, #8
 800d1a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d1ac:	f8d4 b000 	ldr.w	fp, [r4]
 800d1b0:	f8c8 2000 	str.w	r2, [r8]
 800d1b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d1b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d1bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1be:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d1c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d1c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d1ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d1ce:	4b9c      	ldr	r3, [pc, #624]	@ (800d440 <_printf_float+0x2cc>)
 800d1d0:	f7f3 fc88 	bl	8000ae4 <__aeabi_dcmpun>
 800d1d4:	bb70      	cbnz	r0, 800d234 <_printf_float+0xc0>
 800d1d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d1da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d1de:	4b98      	ldr	r3, [pc, #608]	@ (800d440 <_printf_float+0x2cc>)
 800d1e0:	f7f3 fc62 	bl	8000aa8 <__aeabi_dcmple>
 800d1e4:	bb30      	cbnz	r0, 800d234 <_printf_float+0xc0>
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	4640      	mov	r0, r8
 800d1ec:	4649      	mov	r1, r9
 800d1ee:	f7f3 fc51 	bl	8000a94 <__aeabi_dcmplt>
 800d1f2:	b110      	cbz	r0, 800d1fa <_printf_float+0x86>
 800d1f4:	232d      	movs	r3, #45	@ 0x2d
 800d1f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d1fa:	4a92      	ldr	r2, [pc, #584]	@ (800d444 <_printf_float+0x2d0>)
 800d1fc:	4b92      	ldr	r3, [pc, #584]	@ (800d448 <_printf_float+0x2d4>)
 800d1fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d202:	bf8c      	ite	hi
 800d204:	4690      	movhi	r8, r2
 800d206:	4698      	movls	r8, r3
 800d208:	2303      	movs	r3, #3
 800d20a:	f04f 0900 	mov.w	r9, #0
 800d20e:	6123      	str	r3, [r4, #16]
 800d210:	f02b 0304 	bic.w	r3, fp, #4
 800d214:	6023      	str	r3, [r4, #0]
 800d216:	4633      	mov	r3, r6
 800d218:	4621      	mov	r1, r4
 800d21a:	4628      	mov	r0, r5
 800d21c:	9700      	str	r7, [sp, #0]
 800d21e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800d220:	f000 f9d4 	bl	800d5cc <_printf_common>
 800d224:	3001      	adds	r0, #1
 800d226:	f040 8090 	bne.w	800d34a <_printf_float+0x1d6>
 800d22a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d22e:	b011      	add	sp, #68	@ 0x44
 800d230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d234:	4642      	mov	r2, r8
 800d236:	464b      	mov	r3, r9
 800d238:	4640      	mov	r0, r8
 800d23a:	4649      	mov	r1, r9
 800d23c:	f7f3 fc52 	bl	8000ae4 <__aeabi_dcmpun>
 800d240:	b148      	cbz	r0, 800d256 <_printf_float+0xe2>
 800d242:	464b      	mov	r3, r9
 800d244:	2b00      	cmp	r3, #0
 800d246:	bfb8      	it	lt
 800d248:	232d      	movlt	r3, #45	@ 0x2d
 800d24a:	4a80      	ldr	r2, [pc, #512]	@ (800d44c <_printf_float+0x2d8>)
 800d24c:	bfb8      	it	lt
 800d24e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d252:	4b7f      	ldr	r3, [pc, #508]	@ (800d450 <_printf_float+0x2dc>)
 800d254:	e7d3      	b.n	800d1fe <_printf_float+0x8a>
 800d256:	6863      	ldr	r3, [r4, #4]
 800d258:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800d25c:	1c5a      	adds	r2, r3, #1
 800d25e:	d13f      	bne.n	800d2e0 <_printf_float+0x16c>
 800d260:	2306      	movs	r3, #6
 800d262:	6063      	str	r3, [r4, #4]
 800d264:	2200      	movs	r2, #0
 800d266:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800d26a:	6023      	str	r3, [r4, #0]
 800d26c:	9206      	str	r2, [sp, #24]
 800d26e:	aa0e      	add	r2, sp, #56	@ 0x38
 800d270:	e9cd a204 	strd	sl, r2, [sp, #16]
 800d274:	aa0d      	add	r2, sp, #52	@ 0x34
 800d276:	9203      	str	r2, [sp, #12]
 800d278:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800d27c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d280:	6863      	ldr	r3, [r4, #4]
 800d282:	4642      	mov	r2, r8
 800d284:	9300      	str	r3, [sp, #0]
 800d286:	4628      	mov	r0, r5
 800d288:	464b      	mov	r3, r9
 800d28a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d28c:	f7ff fed4 	bl	800d038 <__cvt>
 800d290:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d292:	4680      	mov	r8, r0
 800d294:	2947      	cmp	r1, #71	@ 0x47
 800d296:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800d298:	d128      	bne.n	800d2ec <_printf_float+0x178>
 800d29a:	1cc8      	adds	r0, r1, #3
 800d29c:	db02      	blt.n	800d2a4 <_printf_float+0x130>
 800d29e:	6863      	ldr	r3, [r4, #4]
 800d2a0:	4299      	cmp	r1, r3
 800d2a2:	dd40      	ble.n	800d326 <_printf_float+0x1b2>
 800d2a4:	f1aa 0a02 	sub.w	sl, sl, #2
 800d2a8:	fa5f fa8a 	uxtb.w	sl, sl
 800d2ac:	4652      	mov	r2, sl
 800d2ae:	3901      	subs	r1, #1
 800d2b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d2b4:	910d      	str	r1, [sp, #52]	@ 0x34
 800d2b6:	f7ff ff23 	bl	800d100 <__exponent>
 800d2ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2bc:	4681      	mov	r9, r0
 800d2be:	1813      	adds	r3, r2, r0
 800d2c0:	2a01      	cmp	r2, #1
 800d2c2:	6123      	str	r3, [r4, #16]
 800d2c4:	dc02      	bgt.n	800d2cc <_printf_float+0x158>
 800d2c6:	6822      	ldr	r2, [r4, #0]
 800d2c8:	07d2      	lsls	r2, r2, #31
 800d2ca:	d501      	bpl.n	800d2d0 <_printf_float+0x15c>
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	6123      	str	r3, [r4, #16]
 800d2d0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d09e      	beq.n	800d216 <_printf_float+0xa2>
 800d2d8:	232d      	movs	r3, #45	@ 0x2d
 800d2da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2de:	e79a      	b.n	800d216 <_printf_float+0xa2>
 800d2e0:	2947      	cmp	r1, #71	@ 0x47
 800d2e2:	d1bf      	bne.n	800d264 <_printf_float+0xf0>
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d1bd      	bne.n	800d264 <_printf_float+0xf0>
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	e7ba      	b.n	800d262 <_printf_float+0xee>
 800d2ec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d2f0:	d9dc      	bls.n	800d2ac <_printf_float+0x138>
 800d2f2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d2f6:	d118      	bne.n	800d32a <_printf_float+0x1b6>
 800d2f8:	2900      	cmp	r1, #0
 800d2fa:	6863      	ldr	r3, [r4, #4]
 800d2fc:	dd0b      	ble.n	800d316 <_printf_float+0x1a2>
 800d2fe:	6121      	str	r1, [r4, #16]
 800d300:	b913      	cbnz	r3, 800d308 <_printf_float+0x194>
 800d302:	6822      	ldr	r2, [r4, #0]
 800d304:	07d0      	lsls	r0, r2, #31
 800d306:	d502      	bpl.n	800d30e <_printf_float+0x19a>
 800d308:	3301      	adds	r3, #1
 800d30a:	440b      	add	r3, r1
 800d30c:	6123      	str	r3, [r4, #16]
 800d30e:	f04f 0900 	mov.w	r9, #0
 800d312:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d314:	e7dc      	b.n	800d2d0 <_printf_float+0x15c>
 800d316:	b913      	cbnz	r3, 800d31e <_printf_float+0x1aa>
 800d318:	6822      	ldr	r2, [r4, #0]
 800d31a:	07d2      	lsls	r2, r2, #31
 800d31c:	d501      	bpl.n	800d322 <_printf_float+0x1ae>
 800d31e:	3302      	adds	r3, #2
 800d320:	e7f4      	b.n	800d30c <_printf_float+0x198>
 800d322:	2301      	movs	r3, #1
 800d324:	e7f2      	b.n	800d30c <_printf_float+0x198>
 800d326:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d32c:	4299      	cmp	r1, r3
 800d32e:	db05      	blt.n	800d33c <_printf_float+0x1c8>
 800d330:	6823      	ldr	r3, [r4, #0]
 800d332:	6121      	str	r1, [r4, #16]
 800d334:	07d8      	lsls	r0, r3, #31
 800d336:	d5ea      	bpl.n	800d30e <_printf_float+0x19a>
 800d338:	1c4b      	adds	r3, r1, #1
 800d33a:	e7e7      	b.n	800d30c <_printf_float+0x198>
 800d33c:	2900      	cmp	r1, #0
 800d33e:	bfcc      	ite	gt
 800d340:	2201      	movgt	r2, #1
 800d342:	f1c1 0202 	rsble	r2, r1, #2
 800d346:	4413      	add	r3, r2
 800d348:	e7e0      	b.n	800d30c <_printf_float+0x198>
 800d34a:	6823      	ldr	r3, [r4, #0]
 800d34c:	055a      	lsls	r2, r3, #21
 800d34e:	d407      	bmi.n	800d360 <_printf_float+0x1ec>
 800d350:	6923      	ldr	r3, [r4, #16]
 800d352:	4642      	mov	r2, r8
 800d354:	4631      	mov	r1, r6
 800d356:	4628      	mov	r0, r5
 800d358:	47b8      	blx	r7
 800d35a:	3001      	adds	r0, #1
 800d35c:	d12b      	bne.n	800d3b6 <_printf_float+0x242>
 800d35e:	e764      	b.n	800d22a <_printf_float+0xb6>
 800d360:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d364:	f240 80dc 	bls.w	800d520 <_printf_float+0x3ac>
 800d368:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d36c:	2200      	movs	r2, #0
 800d36e:	2300      	movs	r3, #0
 800d370:	f7f3 fb86 	bl	8000a80 <__aeabi_dcmpeq>
 800d374:	2800      	cmp	r0, #0
 800d376:	d033      	beq.n	800d3e0 <_printf_float+0x26c>
 800d378:	2301      	movs	r3, #1
 800d37a:	4631      	mov	r1, r6
 800d37c:	4628      	mov	r0, r5
 800d37e:	4a35      	ldr	r2, [pc, #212]	@ (800d454 <_printf_float+0x2e0>)
 800d380:	47b8      	blx	r7
 800d382:	3001      	adds	r0, #1
 800d384:	f43f af51 	beq.w	800d22a <_printf_float+0xb6>
 800d388:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800d38c:	4543      	cmp	r3, r8
 800d38e:	db02      	blt.n	800d396 <_printf_float+0x222>
 800d390:	6823      	ldr	r3, [r4, #0]
 800d392:	07d8      	lsls	r0, r3, #31
 800d394:	d50f      	bpl.n	800d3b6 <_printf_float+0x242>
 800d396:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d39a:	4631      	mov	r1, r6
 800d39c:	4628      	mov	r0, r5
 800d39e:	47b8      	blx	r7
 800d3a0:	3001      	adds	r0, #1
 800d3a2:	f43f af42 	beq.w	800d22a <_printf_float+0xb6>
 800d3a6:	f04f 0900 	mov.w	r9, #0
 800d3aa:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d3ae:	f104 0a1a 	add.w	sl, r4, #26
 800d3b2:	45c8      	cmp	r8, r9
 800d3b4:	dc09      	bgt.n	800d3ca <_printf_float+0x256>
 800d3b6:	6823      	ldr	r3, [r4, #0]
 800d3b8:	079b      	lsls	r3, r3, #30
 800d3ba:	f100 8102 	bmi.w	800d5c2 <_printf_float+0x44e>
 800d3be:	68e0      	ldr	r0, [r4, #12]
 800d3c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3c2:	4298      	cmp	r0, r3
 800d3c4:	bfb8      	it	lt
 800d3c6:	4618      	movlt	r0, r3
 800d3c8:	e731      	b.n	800d22e <_printf_float+0xba>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	4652      	mov	r2, sl
 800d3ce:	4631      	mov	r1, r6
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	47b8      	blx	r7
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	f43f af28 	beq.w	800d22a <_printf_float+0xb6>
 800d3da:	f109 0901 	add.w	r9, r9, #1
 800d3de:	e7e8      	b.n	800d3b2 <_printf_float+0x23e>
 800d3e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	dc38      	bgt.n	800d458 <_printf_float+0x2e4>
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	4631      	mov	r1, r6
 800d3ea:	4628      	mov	r0, r5
 800d3ec:	4a19      	ldr	r2, [pc, #100]	@ (800d454 <_printf_float+0x2e0>)
 800d3ee:	47b8      	blx	r7
 800d3f0:	3001      	adds	r0, #1
 800d3f2:	f43f af1a 	beq.w	800d22a <_printf_float+0xb6>
 800d3f6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800d3fa:	ea59 0303 	orrs.w	r3, r9, r3
 800d3fe:	d102      	bne.n	800d406 <_printf_float+0x292>
 800d400:	6823      	ldr	r3, [r4, #0]
 800d402:	07d9      	lsls	r1, r3, #31
 800d404:	d5d7      	bpl.n	800d3b6 <_printf_float+0x242>
 800d406:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d40a:	4631      	mov	r1, r6
 800d40c:	4628      	mov	r0, r5
 800d40e:	47b8      	blx	r7
 800d410:	3001      	adds	r0, #1
 800d412:	f43f af0a 	beq.w	800d22a <_printf_float+0xb6>
 800d416:	f04f 0a00 	mov.w	sl, #0
 800d41a:	f104 0b1a 	add.w	fp, r4, #26
 800d41e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d420:	425b      	negs	r3, r3
 800d422:	4553      	cmp	r3, sl
 800d424:	dc01      	bgt.n	800d42a <_printf_float+0x2b6>
 800d426:	464b      	mov	r3, r9
 800d428:	e793      	b.n	800d352 <_printf_float+0x1de>
 800d42a:	2301      	movs	r3, #1
 800d42c:	465a      	mov	r2, fp
 800d42e:	4631      	mov	r1, r6
 800d430:	4628      	mov	r0, r5
 800d432:	47b8      	blx	r7
 800d434:	3001      	adds	r0, #1
 800d436:	f43f aef8 	beq.w	800d22a <_printf_float+0xb6>
 800d43a:	f10a 0a01 	add.w	sl, sl, #1
 800d43e:	e7ee      	b.n	800d41e <_printf_float+0x2aa>
 800d440:	7fefffff 	.word	0x7fefffff
 800d444:	08012594 	.word	0x08012594
 800d448:	08012590 	.word	0x08012590
 800d44c:	0801259c 	.word	0x0801259c
 800d450:	08012598 	.word	0x08012598
 800d454:	0801273c 	.word	0x0801273c
 800d458:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d45a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d45e:	4553      	cmp	r3, sl
 800d460:	bfa8      	it	ge
 800d462:	4653      	movge	r3, sl
 800d464:	2b00      	cmp	r3, #0
 800d466:	4699      	mov	r9, r3
 800d468:	dc36      	bgt.n	800d4d8 <_printf_float+0x364>
 800d46a:	f04f 0b00 	mov.w	fp, #0
 800d46e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d472:	f104 021a 	add.w	r2, r4, #26
 800d476:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d478:	930a      	str	r3, [sp, #40]	@ 0x28
 800d47a:	eba3 0309 	sub.w	r3, r3, r9
 800d47e:	455b      	cmp	r3, fp
 800d480:	dc31      	bgt.n	800d4e6 <_printf_float+0x372>
 800d482:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d484:	459a      	cmp	sl, r3
 800d486:	dc3a      	bgt.n	800d4fe <_printf_float+0x38a>
 800d488:	6823      	ldr	r3, [r4, #0]
 800d48a:	07da      	lsls	r2, r3, #31
 800d48c:	d437      	bmi.n	800d4fe <_printf_float+0x38a>
 800d48e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d490:	ebaa 0903 	sub.w	r9, sl, r3
 800d494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d496:	ebaa 0303 	sub.w	r3, sl, r3
 800d49a:	4599      	cmp	r9, r3
 800d49c:	bfa8      	it	ge
 800d49e:	4699      	movge	r9, r3
 800d4a0:	f1b9 0f00 	cmp.w	r9, #0
 800d4a4:	dc33      	bgt.n	800d50e <_printf_float+0x39a>
 800d4a6:	f04f 0800 	mov.w	r8, #0
 800d4aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d4ae:	f104 0b1a 	add.w	fp, r4, #26
 800d4b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d4b4:	ebaa 0303 	sub.w	r3, sl, r3
 800d4b8:	eba3 0309 	sub.w	r3, r3, r9
 800d4bc:	4543      	cmp	r3, r8
 800d4be:	f77f af7a 	ble.w	800d3b6 <_printf_float+0x242>
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	465a      	mov	r2, fp
 800d4c6:	4631      	mov	r1, r6
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	47b8      	blx	r7
 800d4cc:	3001      	adds	r0, #1
 800d4ce:	f43f aeac 	beq.w	800d22a <_printf_float+0xb6>
 800d4d2:	f108 0801 	add.w	r8, r8, #1
 800d4d6:	e7ec      	b.n	800d4b2 <_printf_float+0x33e>
 800d4d8:	4642      	mov	r2, r8
 800d4da:	4631      	mov	r1, r6
 800d4dc:	4628      	mov	r0, r5
 800d4de:	47b8      	blx	r7
 800d4e0:	3001      	adds	r0, #1
 800d4e2:	d1c2      	bne.n	800d46a <_printf_float+0x2f6>
 800d4e4:	e6a1      	b.n	800d22a <_printf_float+0xb6>
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	4631      	mov	r1, r6
 800d4ea:	4628      	mov	r0, r5
 800d4ec:	920a      	str	r2, [sp, #40]	@ 0x28
 800d4ee:	47b8      	blx	r7
 800d4f0:	3001      	adds	r0, #1
 800d4f2:	f43f ae9a 	beq.w	800d22a <_printf_float+0xb6>
 800d4f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4f8:	f10b 0b01 	add.w	fp, fp, #1
 800d4fc:	e7bb      	b.n	800d476 <_printf_float+0x302>
 800d4fe:	4631      	mov	r1, r6
 800d500:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d504:	4628      	mov	r0, r5
 800d506:	47b8      	blx	r7
 800d508:	3001      	adds	r0, #1
 800d50a:	d1c0      	bne.n	800d48e <_printf_float+0x31a>
 800d50c:	e68d      	b.n	800d22a <_printf_float+0xb6>
 800d50e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d510:	464b      	mov	r3, r9
 800d512:	4631      	mov	r1, r6
 800d514:	4628      	mov	r0, r5
 800d516:	4442      	add	r2, r8
 800d518:	47b8      	blx	r7
 800d51a:	3001      	adds	r0, #1
 800d51c:	d1c3      	bne.n	800d4a6 <_printf_float+0x332>
 800d51e:	e684      	b.n	800d22a <_printf_float+0xb6>
 800d520:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d524:	f1ba 0f01 	cmp.w	sl, #1
 800d528:	dc01      	bgt.n	800d52e <_printf_float+0x3ba>
 800d52a:	07db      	lsls	r3, r3, #31
 800d52c:	d536      	bpl.n	800d59c <_printf_float+0x428>
 800d52e:	2301      	movs	r3, #1
 800d530:	4642      	mov	r2, r8
 800d532:	4631      	mov	r1, r6
 800d534:	4628      	mov	r0, r5
 800d536:	47b8      	blx	r7
 800d538:	3001      	adds	r0, #1
 800d53a:	f43f ae76 	beq.w	800d22a <_printf_float+0xb6>
 800d53e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d542:	4631      	mov	r1, r6
 800d544:	4628      	mov	r0, r5
 800d546:	47b8      	blx	r7
 800d548:	3001      	adds	r0, #1
 800d54a:	f43f ae6e 	beq.w	800d22a <_printf_float+0xb6>
 800d54e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d552:	2200      	movs	r2, #0
 800d554:	2300      	movs	r3, #0
 800d556:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d55a:	f7f3 fa91 	bl	8000a80 <__aeabi_dcmpeq>
 800d55e:	b9c0      	cbnz	r0, 800d592 <_printf_float+0x41e>
 800d560:	4653      	mov	r3, sl
 800d562:	f108 0201 	add.w	r2, r8, #1
 800d566:	4631      	mov	r1, r6
 800d568:	4628      	mov	r0, r5
 800d56a:	47b8      	blx	r7
 800d56c:	3001      	adds	r0, #1
 800d56e:	d10c      	bne.n	800d58a <_printf_float+0x416>
 800d570:	e65b      	b.n	800d22a <_printf_float+0xb6>
 800d572:	2301      	movs	r3, #1
 800d574:	465a      	mov	r2, fp
 800d576:	4631      	mov	r1, r6
 800d578:	4628      	mov	r0, r5
 800d57a:	47b8      	blx	r7
 800d57c:	3001      	adds	r0, #1
 800d57e:	f43f ae54 	beq.w	800d22a <_printf_float+0xb6>
 800d582:	f108 0801 	add.w	r8, r8, #1
 800d586:	45d0      	cmp	r8, sl
 800d588:	dbf3      	blt.n	800d572 <_printf_float+0x3fe>
 800d58a:	464b      	mov	r3, r9
 800d58c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d590:	e6e0      	b.n	800d354 <_printf_float+0x1e0>
 800d592:	f04f 0800 	mov.w	r8, #0
 800d596:	f104 0b1a 	add.w	fp, r4, #26
 800d59a:	e7f4      	b.n	800d586 <_printf_float+0x412>
 800d59c:	2301      	movs	r3, #1
 800d59e:	4642      	mov	r2, r8
 800d5a0:	e7e1      	b.n	800d566 <_printf_float+0x3f2>
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	464a      	mov	r2, r9
 800d5a6:	4631      	mov	r1, r6
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	47b8      	blx	r7
 800d5ac:	3001      	adds	r0, #1
 800d5ae:	f43f ae3c 	beq.w	800d22a <_printf_float+0xb6>
 800d5b2:	f108 0801 	add.w	r8, r8, #1
 800d5b6:	68e3      	ldr	r3, [r4, #12]
 800d5b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d5ba:	1a5b      	subs	r3, r3, r1
 800d5bc:	4543      	cmp	r3, r8
 800d5be:	dcf0      	bgt.n	800d5a2 <_printf_float+0x42e>
 800d5c0:	e6fd      	b.n	800d3be <_printf_float+0x24a>
 800d5c2:	f04f 0800 	mov.w	r8, #0
 800d5c6:	f104 0919 	add.w	r9, r4, #25
 800d5ca:	e7f4      	b.n	800d5b6 <_printf_float+0x442>

0800d5cc <_printf_common>:
 800d5cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5d0:	4616      	mov	r6, r2
 800d5d2:	4698      	mov	r8, r3
 800d5d4:	688a      	ldr	r2, [r1, #8]
 800d5d6:	690b      	ldr	r3, [r1, #16]
 800d5d8:	4607      	mov	r7, r0
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	bfb8      	it	lt
 800d5de:	4613      	movlt	r3, r2
 800d5e0:	6033      	str	r3, [r6, #0]
 800d5e2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d5e6:	460c      	mov	r4, r1
 800d5e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d5ec:	b10a      	cbz	r2, 800d5f2 <_printf_common+0x26>
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	6033      	str	r3, [r6, #0]
 800d5f2:	6823      	ldr	r3, [r4, #0]
 800d5f4:	0699      	lsls	r1, r3, #26
 800d5f6:	bf42      	ittt	mi
 800d5f8:	6833      	ldrmi	r3, [r6, #0]
 800d5fa:	3302      	addmi	r3, #2
 800d5fc:	6033      	strmi	r3, [r6, #0]
 800d5fe:	6825      	ldr	r5, [r4, #0]
 800d600:	f015 0506 	ands.w	r5, r5, #6
 800d604:	d106      	bne.n	800d614 <_printf_common+0x48>
 800d606:	f104 0a19 	add.w	sl, r4, #25
 800d60a:	68e3      	ldr	r3, [r4, #12]
 800d60c:	6832      	ldr	r2, [r6, #0]
 800d60e:	1a9b      	subs	r3, r3, r2
 800d610:	42ab      	cmp	r3, r5
 800d612:	dc2b      	bgt.n	800d66c <_printf_common+0xa0>
 800d614:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d618:	6822      	ldr	r2, [r4, #0]
 800d61a:	3b00      	subs	r3, #0
 800d61c:	bf18      	it	ne
 800d61e:	2301      	movne	r3, #1
 800d620:	0692      	lsls	r2, r2, #26
 800d622:	d430      	bmi.n	800d686 <_printf_common+0xba>
 800d624:	4641      	mov	r1, r8
 800d626:	4638      	mov	r0, r7
 800d628:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d62c:	47c8      	blx	r9
 800d62e:	3001      	adds	r0, #1
 800d630:	d023      	beq.n	800d67a <_printf_common+0xae>
 800d632:	6823      	ldr	r3, [r4, #0]
 800d634:	6922      	ldr	r2, [r4, #16]
 800d636:	f003 0306 	and.w	r3, r3, #6
 800d63a:	2b04      	cmp	r3, #4
 800d63c:	bf14      	ite	ne
 800d63e:	2500      	movne	r5, #0
 800d640:	6833      	ldreq	r3, [r6, #0]
 800d642:	f04f 0600 	mov.w	r6, #0
 800d646:	bf08      	it	eq
 800d648:	68e5      	ldreq	r5, [r4, #12]
 800d64a:	f104 041a 	add.w	r4, r4, #26
 800d64e:	bf08      	it	eq
 800d650:	1aed      	subeq	r5, r5, r3
 800d652:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d656:	bf08      	it	eq
 800d658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d65c:	4293      	cmp	r3, r2
 800d65e:	bfc4      	itt	gt
 800d660:	1a9b      	subgt	r3, r3, r2
 800d662:	18ed      	addgt	r5, r5, r3
 800d664:	42b5      	cmp	r5, r6
 800d666:	d11a      	bne.n	800d69e <_printf_common+0xd2>
 800d668:	2000      	movs	r0, #0
 800d66a:	e008      	b.n	800d67e <_printf_common+0xb2>
 800d66c:	2301      	movs	r3, #1
 800d66e:	4652      	mov	r2, sl
 800d670:	4641      	mov	r1, r8
 800d672:	4638      	mov	r0, r7
 800d674:	47c8      	blx	r9
 800d676:	3001      	adds	r0, #1
 800d678:	d103      	bne.n	800d682 <_printf_common+0xb6>
 800d67a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d67e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d682:	3501      	adds	r5, #1
 800d684:	e7c1      	b.n	800d60a <_printf_common+0x3e>
 800d686:	2030      	movs	r0, #48	@ 0x30
 800d688:	18e1      	adds	r1, r4, r3
 800d68a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d68e:	1c5a      	adds	r2, r3, #1
 800d690:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d694:	4422      	add	r2, r4
 800d696:	3302      	adds	r3, #2
 800d698:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d69c:	e7c2      	b.n	800d624 <_printf_common+0x58>
 800d69e:	2301      	movs	r3, #1
 800d6a0:	4622      	mov	r2, r4
 800d6a2:	4641      	mov	r1, r8
 800d6a4:	4638      	mov	r0, r7
 800d6a6:	47c8      	blx	r9
 800d6a8:	3001      	adds	r0, #1
 800d6aa:	d0e6      	beq.n	800d67a <_printf_common+0xae>
 800d6ac:	3601      	adds	r6, #1
 800d6ae:	e7d9      	b.n	800d664 <_printf_common+0x98>

0800d6b0 <_printf_i>:
 800d6b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d6b4:	7e0f      	ldrb	r7, [r1, #24]
 800d6b6:	4691      	mov	r9, r2
 800d6b8:	2f78      	cmp	r7, #120	@ 0x78
 800d6ba:	4680      	mov	r8, r0
 800d6bc:	460c      	mov	r4, r1
 800d6be:	469a      	mov	sl, r3
 800d6c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d6c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d6c6:	d807      	bhi.n	800d6d8 <_printf_i+0x28>
 800d6c8:	2f62      	cmp	r7, #98	@ 0x62
 800d6ca:	d80a      	bhi.n	800d6e2 <_printf_i+0x32>
 800d6cc:	2f00      	cmp	r7, #0
 800d6ce:	f000 80d1 	beq.w	800d874 <_printf_i+0x1c4>
 800d6d2:	2f58      	cmp	r7, #88	@ 0x58
 800d6d4:	f000 80b8 	beq.w	800d848 <_printf_i+0x198>
 800d6d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d6e0:	e03a      	b.n	800d758 <_printf_i+0xa8>
 800d6e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d6e6:	2b15      	cmp	r3, #21
 800d6e8:	d8f6      	bhi.n	800d6d8 <_printf_i+0x28>
 800d6ea:	a101      	add	r1, pc, #4	@ (adr r1, 800d6f0 <_printf_i+0x40>)
 800d6ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d6f0:	0800d749 	.word	0x0800d749
 800d6f4:	0800d75d 	.word	0x0800d75d
 800d6f8:	0800d6d9 	.word	0x0800d6d9
 800d6fc:	0800d6d9 	.word	0x0800d6d9
 800d700:	0800d6d9 	.word	0x0800d6d9
 800d704:	0800d6d9 	.word	0x0800d6d9
 800d708:	0800d75d 	.word	0x0800d75d
 800d70c:	0800d6d9 	.word	0x0800d6d9
 800d710:	0800d6d9 	.word	0x0800d6d9
 800d714:	0800d6d9 	.word	0x0800d6d9
 800d718:	0800d6d9 	.word	0x0800d6d9
 800d71c:	0800d85b 	.word	0x0800d85b
 800d720:	0800d787 	.word	0x0800d787
 800d724:	0800d815 	.word	0x0800d815
 800d728:	0800d6d9 	.word	0x0800d6d9
 800d72c:	0800d6d9 	.word	0x0800d6d9
 800d730:	0800d87d 	.word	0x0800d87d
 800d734:	0800d6d9 	.word	0x0800d6d9
 800d738:	0800d787 	.word	0x0800d787
 800d73c:	0800d6d9 	.word	0x0800d6d9
 800d740:	0800d6d9 	.word	0x0800d6d9
 800d744:	0800d81d 	.word	0x0800d81d
 800d748:	6833      	ldr	r3, [r6, #0]
 800d74a:	1d1a      	adds	r2, r3, #4
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	6032      	str	r2, [r6, #0]
 800d750:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d754:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d758:	2301      	movs	r3, #1
 800d75a:	e09c      	b.n	800d896 <_printf_i+0x1e6>
 800d75c:	6833      	ldr	r3, [r6, #0]
 800d75e:	6820      	ldr	r0, [r4, #0]
 800d760:	1d19      	adds	r1, r3, #4
 800d762:	6031      	str	r1, [r6, #0]
 800d764:	0606      	lsls	r6, r0, #24
 800d766:	d501      	bpl.n	800d76c <_printf_i+0xbc>
 800d768:	681d      	ldr	r5, [r3, #0]
 800d76a:	e003      	b.n	800d774 <_printf_i+0xc4>
 800d76c:	0645      	lsls	r5, r0, #25
 800d76e:	d5fb      	bpl.n	800d768 <_printf_i+0xb8>
 800d770:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d774:	2d00      	cmp	r5, #0
 800d776:	da03      	bge.n	800d780 <_printf_i+0xd0>
 800d778:	232d      	movs	r3, #45	@ 0x2d
 800d77a:	426d      	negs	r5, r5
 800d77c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d780:	230a      	movs	r3, #10
 800d782:	4858      	ldr	r0, [pc, #352]	@ (800d8e4 <_printf_i+0x234>)
 800d784:	e011      	b.n	800d7aa <_printf_i+0xfa>
 800d786:	6821      	ldr	r1, [r4, #0]
 800d788:	6833      	ldr	r3, [r6, #0]
 800d78a:	0608      	lsls	r0, r1, #24
 800d78c:	f853 5b04 	ldr.w	r5, [r3], #4
 800d790:	d402      	bmi.n	800d798 <_printf_i+0xe8>
 800d792:	0649      	lsls	r1, r1, #25
 800d794:	bf48      	it	mi
 800d796:	b2ad      	uxthmi	r5, r5
 800d798:	2f6f      	cmp	r7, #111	@ 0x6f
 800d79a:	6033      	str	r3, [r6, #0]
 800d79c:	bf14      	ite	ne
 800d79e:	230a      	movne	r3, #10
 800d7a0:	2308      	moveq	r3, #8
 800d7a2:	4850      	ldr	r0, [pc, #320]	@ (800d8e4 <_printf_i+0x234>)
 800d7a4:	2100      	movs	r1, #0
 800d7a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d7aa:	6866      	ldr	r6, [r4, #4]
 800d7ac:	2e00      	cmp	r6, #0
 800d7ae:	60a6      	str	r6, [r4, #8]
 800d7b0:	db05      	blt.n	800d7be <_printf_i+0x10e>
 800d7b2:	6821      	ldr	r1, [r4, #0]
 800d7b4:	432e      	orrs	r6, r5
 800d7b6:	f021 0104 	bic.w	r1, r1, #4
 800d7ba:	6021      	str	r1, [r4, #0]
 800d7bc:	d04b      	beq.n	800d856 <_printf_i+0x1a6>
 800d7be:	4616      	mov	r6, r2
 800d7c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800d7c4:	fb03 5711 	mls	r7, r3, r1, r5
 800d7c8:	5dc7      	ldrb	r7, [r0, r7]
 800d7ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d7ce:	462f      	mov	r7, r5
 800d7d0:	42bb      	cmp	r3, r7
 800d7d2:	460d      	mov	r5, r1
 800d7d4:	d9f4      	bls.n	800d7c0 <_printf_i+0x110>
 800d7d6:	2b08      	cmp	r3, #8
 800d7d8:	d10b      	bne.n	800d7f2 <_printf_i+0x142>
 800d7da:	6823      	ldr	r3, [r4, #0]
 800d7dc:	07df      	lsls	r7, r3, #31
 800d7de:	d508      	bpl.n	800d7f2 <_printf_i+0x142>
 800d7e0:	6923      	ldr	r3, [r4, #16]
 800d7e2:	6861      	ldr	r1, [r4, #4]
 800d7e4:	4299      	cmp	r1, r3
 800d7e6:	bfde      	ittt	le
 800d7e8:	2330      	movle	r3, #48	@ 0x30
 800d7ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d7ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d7f2:	1b92      	subs	r2, r2, r6
 800d7f4:	6122      	str	r2, [r4, #16]
 800d7f6:	464b      	mov	r3, r9
 800d7f8:	4621      	mov	r1, r4
 800d7fa:	4640      	mov	r0, r8
 800d7fc:	f8cd a000 	str.w	sl, [sp]
 800d800:	aa03      	add	r2, sp, #12
 800d802:	f7ff fee3 	bl	800d5cc <_printf_common>
 800d806:	3001      	adds	r0, #1
 800d808:	d14a      	bne.n	800d8a0 <_printf_i+0x1f0>
 800d80a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d80e:	b004      	add	sp, #16
 800d810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	f043 0320 	orr.w	r3, r3, #32
 800d81a:	6023      	str	r3, [r4, #0]
 800d81c:	2778      	movs	r7, #120	@ 0x78
 800d81e:	4832      	ldr	r0, [pc, #200]	@ (800d8e8 <_printf_i+0x238>)
 800d820:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	6831      	ldr	r1, [r6, #0]
 800d828:	061f      	lsls	r7, r3, #24
 800d82a:	f851 5b04 	ldr.w	r5, [r1], #4
 800d82e:	d402      	bmi.n	800d836 <_printf_i+0x186>
 800d830:	065f      	lsls	r7, r3, #25
 800d832:	bf48      	it	mi
 800d834:	b2ad      	uxthmi	r5, r5
 800d836:	6031      	str	r1, [r6, #0]
 800d838:	07d9      	lsls	r1, r3, #31
 800d83a:	bf44      	itt	mi
 800d83c:	f043 0320 	orrmi.w	r3, r3, #32
 800d840:	6023      	strmi	r3, [r4, #0]
 800d842:	b11d      	cbz	r5, 800d84c <_printf_i+0x19c>
 800d844:	2310      	movs	r3, #16
 800d846:	e7ad      	b.n	800d7a4 <_printf_i+0xf4>
 800d848:	4826      	ldr	r0, [pc, #152]	@ (800d8e4 <_printf_i+0x234>)
 800d84a:	e7e9      	b.n	800d820 <_printf_i+0x170>
 800d84c:	6823      	ldr	r3, [r4, #0]
 800d84e:	f023 0320 	bic.w	r3, r3, #32
 800d852:	6023      	str	r3, [r4, #0]
 800d854:	e7f6      	b.n	800d844 <_printf_i+0x194>
 800d856:	4616      	mov	r6, r2
 800d858:	e7bd      	b.n	800d7d6 <_printf_i+0x126>
 800d85a:	6833      	ldr	r3, [r6, #0]
 800d85c:	6825      	ldr	r5, [r4, #0]
 800d85e:	1d18      	adds	r0, r3, #4
 800d860:	6961      	ldr	r1, [r4, #20]
 800d862:	6030      	str	r0, [r6, #0]
 800d864:	062e      	lsls	r6, r5, #24
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	d501      	bpl.n	800d86e <_printf_i+0x1be>
 800d86a:	6019      	str	r1, [r3, #0]
 800d86c:	e002      	b.n	800d874 <_printf_i+0x1c4>
 800d86e:	0668      	lsls	r0, r5, #25
 800d870:	d5fb      	bpl.n	800d86a <_printf_i+0x1ba>
 800d872:	8019      	strh	r1, [r3, #0]
 800d874:	2300      	movs	r3, #0
 800d876:	4616      	mov	r6, r2
 800d878:	6123      	str	r3, [r4, #16]
 800d87a:	e7bc      	b.n	800d7f6 <_printf_i+0x146>
 800d87c:	6833      	ldr	r3, [r6, #0]
 800d87e:	2100      	movs	r1, #0
 800d880:	1d1a      	adds	r2, r3, #4
 800d882:	6032      	str	r2, [r6, #0]
 800d884:	681e      	ldr	r6, [r3, #0]
 800d886:	6862      	ldr	r2, [r4, #4]
 800d888:	4630      	mov	r0, r6
 800d88a:	f000 fcd4 	bl	800e236 <memchr>
 800d88e:	b108      	cbz	r0, 800d894 <_printf_i+0x1e4>
 800d890:	1b80      	subs	r0, r0, r6
 800d892:	6060      	str	r0, [r4, #4]
 800d894:	6863      	ldr	r3, [r4, #4]
 800d896:	6123      	str	r3, [r4, #16]
 800d898:	2300      	movs	r3, #0
 800d89a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d89e:	e7aa      	b.n	800d7f6 <_printf_i+0x146>
 800d8a0:	4632      	mov	r2, r6
 800d8a2:	4649      	mov	r1, r9
 800d8a4:	4640      	mov	r0, r8
 800d8a6:	6923      	ldr	r3, [r4, #16]
 800d8a8:	47d0      	blx	sl
 800d8aa:	3001      	adds	r0, #1
 800d8ac:	d0ad      	beq.n	800d80a <_printf_i+0x15a>
 800d8ae:	6823      	ldr	r3, [r4, #0]
 800d8b0:	079b      	lsls	r3, r3, #30
 800d8b2:	d413      	bmi.n	800d8dc <_printf_i+0x22c>
 800d8b4:	68e0      	ldr	r0, [r4, #12]
 800d8b6:	9b03      	ldr	r3, [sp, #12]
 800d8b8:	4298      	cmp	r0, r3
 800d8ba:	bfb8      	it	lt
 800d8bc:	4618      	movlt	r0, r3
 800d8be:	e7a6      	b.n	800d80e <_printf_i+0x15e>
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	4632      	mov	r2, r6
 800d8c4:	4649      	mov	r1, r9
 800d8c6:	4640      	mov	r0, r8
 800d8c8:	47d0      	blx	sl
 800d8ca:	3001      	adds	r0, #1
 800d8cc:	d09d      	beq.n	800d80a <_printf_i+0x15a>
 800d8ce:	3501      	adds	r5, #1
 800d8d0:	68e3      	ldr	r3, [r4, #12]
 800d8d2:	9903      	ldr	r1, [sp, #12]
 800d8d4:	1a5b      	subs	r3, r3, r1
 800d8d6:	42ab      	cmp	r3, r5
 800d8d8:	dcf2      	bgt.n	800d8c0 <_printf_i+0x210>
 800d8da:	e7eb      	b.n	800d8b4 <_printf_i+0x204>
 800d8dc:	2500      	movs	r5, #0
 800d8de:	f104 0619 	add.w	r6, r4, #25
 800d8e2:	e7f5      	b.n	800d8d0 <_printf_i+0x220>
 800d8e4:	080125a0 	.word	0x080125a0
 800d8e8:	080125b1 	.word	0x080125b1

0800d8ec <_scanf_float>:
 800d8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f0:	b087      	sub	sp, #28
 800d8f2:	9303      	str	r3, [sp, #12]
 800d8f4:	688b      	ldr	r3, [r1, #8]
 800d8f6:	4691      	mov	r9, r2
 800d8f8:	1e5a      	subs	r2, r3, #1
 800d8fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d8fe:	bf82      	ittt	hi
 800d900:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d904:	eb03 0b05 	addhi.w	fp, r3, r5
 800d908:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d90c:	460a      	mov	r2, r1
 800d90e:	f04f 0500 	mov.w	r5, #0
 800d912:	bf88      	it	hi
 800d914:	608b      	strhi	r3, [r1, #8]
 800d916:	680b      	ldr	r3, [r1, #0]
 800d918:	4680      	mov	r8, r0
 800d91a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d91e:	f842 3b1c 	str.w	r3, [r2], #28
 800d922:	460c      	mov	r4, r1
 800d924:	bf98      	it	ls
 800d926:	f04f 0b00 	movls.w	fp, #0
 800d92a:	4616      	mov	r6, r2
 800d92c:	46aa      	mov	sl, r5
 800d92e:	462f      	mov	r7, r5
 800d930:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d934:	9201      	str	r2, [sp, #4]
 800d936:	9502      	str	r5, [sp, #8]
 800d938:	68a2      	ldr	r2, [r4, #8]
 800d93a:	b15a      	cbz	r2, 800d954 <_scanf_float+0x68>
 800d93c:	f8d9 3000 	ldr.w	r3, [r9]
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	2b4e      	cmp	r3, #78	@ 0x4e
 800d944:	d862      	bhi.n	800da0c <_scanf_float+0x120>
 800d946:	2b40      	cmp	r3, #64	@ 0x40
 800d948:	d83a      	bhi.n	800d9c0 <_scanf_float+0xd4>
 800d94a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d94e:	b2c8      	uxtb	r0, r1
 800d950:	280e      	cmp	r0, #14
 800d952:	d938      	bls.n	800d9c6 <_scanf_float+0xda>
 800d954:	b11f      	cbz	r7, 800d95e <_scanf_float+0x72>
 800d956:	6823      	ldr	r3, [r4, #0]
 800d958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d962:	f1ba 0f01 	cmp.w	sl, #1
 800d966:	f200 8114 	bhi.w	800db92 <_scanf_float+0x2a6>
 800d96a:	9b01      	ldr	r3, [sp, #4]
 800d96c:	429e      	cmp	r6, r3
 800d96e:	f200 8105 	bhi.w	800db7c <_scanf_float+0x290>
 800d972:	2001      	movs	r0, #1
 800d974:	b007      	add	sp, #28
 800d976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d97e:	2a0d      	cmp	r2, #13
 800d980:	d8e8      	bhi.n	800d954 <_scanf_float+0x68>
 800d982:	a101      	add	r1, pc, #4	@ (adr r1, 800d988 <_scanf_float+0x9c>)
 800d984:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d988:	0800dad1 	.word	0x0800dad1
 800d98c:	0800d955 	.word	0x0800d955
 800d990:	0800d955 	.word	0x0800d955
 800d994:	0800d955 	.word	0x0800d955
 800d998:	0800db2d 	.word	0x0800db2d
 800d99c:	0800db07 	.word	0x0800db07
 800d9a0:	0800d955 	.word	0x0800d955
 800d9a4:	0800d955 	.word	0x0800d955
 800d9a8:	0800dadf 	.word	0x0800dadf
 800d9ac:	0800d955 	.word	0x0800d955
 800d9b0:	0800d955 	.word	0x0800d955
 800d9b4:	0800d955 	.word	0x0800d955
 800d9b8:	0800d955 	.word	0x0800d955
 800d9bc:	0800da9b 	.word	0x0800da9b
 800d9c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d9c4:	e7db      	b.n	800d97e <_scanf_float+0x92>
 800d9c6:	290e      	cmp	r1, #14
 800d9c8:	d8c4      	bhi.n	800d954 <_scanf_float+0x68>
 800d9ca:	a001      	add	r0, pc, #4	@ (adr r0, 800d9d0 <_scanf_float+0xe4>)
 800d9cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d9d0:	0800da8b 	.word	0x0800da8b
 800d9d4:	0800d955 	.word	0x0800d955
 800d9d8:	0800da8b 	.word	0x0800da8b
 800d9dc:	0800db1b 	.word	0x0800db1b
 800d9e0:	0800d955 	.word	0x0800d955
 800d9e4:	0800da2d 	.word	0x0800da2d
 800d9e8:	0800da71 	.word	0x0800da71
 800d9ec:	0800da71 	.word	0x0800da71
 800d9f0:	0800da71 	.word	0x0800da71
 800d9f4:	0800da71 	.word	0x0800da71
 800d9f8:	0800da71 	.word	0x0800da71
 800d9fc:	0800da71 	.word	0x0800da71
 800da00:	0800da71 	.word	0x0800da71
 800da04:	0800da71 	.word	0x0800da71
 800da08:	0800da71 	.word	0x0800da71
 800da0c:	2b6e      	cmp	r3, #110	@ 0x6e
 800da0e:	d809      	bhi.n	800da24 <_scanf_float+0x138>
 800da10:	2b60      	cmp	r3, #96	@ 0x60
 800da12:	d8b2      	bhi.n	800d97a <_scanf_float+0x8e>
 800da14:	2b54      	cmp	r3, #84	@ 0x54
 800da16:	d07b      	beq.n	800db10 <_scanf_float+0x224>
 800da18:	2b59      	cmp	r3, #89	@ 0x59
 800da1a:	d19b      	bne.n	800d954 <_scanf_float+0x68>
 800da1c:	2d07      	cmp	r5, #7
 800da1e:	d199      	bne.n	800d954 <_scanf_float+0x68>
 800da20:	2508      	movs	r5, #8
 800da22:	e02f      	b.n	800da84 <_scanf_float+0x198>
 800da24:	2b74      	cmp	r3, #116	@ 0x74
 800da26:	d073      	beq.n	800db10 <_scanf_float+0x224>
 800da28:	2b79      	cmp	r3, #121	@ 0x79
 800da2a:	e7f6      	b.n	800da1a <_scanf_float+0x12e>
 800da2c:	6821      	ldr	r1, [r4, #0]
 800da2e:	05c8      	lsls	r0, r1, #23
 800da30:	d51e      	bpl.n	800da70 <_scanf_float+0x184>
 800da32:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800da36:	6021      	str	r1, [r4, #0]
 800da38:	3701      	adds	r7, #1
 800da3a:	f1bb 0f00 	cmp.w	fp, #0
 800da3e:	d003      	beq.n	800da48 <_scanf_float+0x15c>
 800da40:	3201      	adds	r2, #1
 800da42:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800da46:	60a2      	str	r2, [r4, #8]
 800da48:	68a3      	ldr	r3, [r4, #8]
 800da4a:	3b01      	subs	r3, #1
 800da4c:	60a3      	str	r3, [r4, #8]
 800da4e:	6923      	ldr	r3, [r4, #16]
 800da50:	3301      	adds	r3, #1
 800da52:	6123      	str	r3, [r4, #16]
 800da54:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800da58:	3b01      	subs	r3, #1
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	f8c9 3004 	str.w	r3, [r9, #4]
 800da60:	f340 8083 	ble.w	800db6a <_scanf_float+0x27e>
 800da64:	f8d9 3000 	ldr.w	r3, [r9]
 800da68:	3301      	adds	r3, #1
 800da6a:	f8c9 3000 	str.w	r3, [r9]
 800da6e:	e763      	b.n	800d938 <_scanf_float+0x4c>
 800da70:	eb1a 0105 	adds.w	r1, sl, r5
 800da74:	f47f af6e 	bne.w	800d954 <_scanf_float+0x68>
 800da78:	460d      	mov	r5, r1
 800da7a:	468a      	mov	sl, r1
 800da7c:	6822      	ldr	r2, [r4, #0]
 800da7e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800da82:	6022      	str	r2, [r4, #0]
 800da84:	f806 3b01 	strb.w	r3, [r6], #1
 800da88:	e7de      	b.n	800da48 <_scanf_float+0x15c>
 800da8a:	6822      	ldr	r2, [r4, #0]
 800da8c:	0610      	lsls	r0, r2, #24
 800da8e:	f57f af61 	bpl.w	800d954 <_scanf_float+0x68>
 800da92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800da96:	6022      	str	r2, [r4, #0]
 800da98:	e7f4      	b.n	800da84 <_scanf_float+0x198>
 800da9a:	f1ba 0f00 	cmp.w	sl, #0
 800da9e:	d10c      	bne.n	800daba <_scanf_float+0x1ce>
 800daa0:	b977      	cbnz	r7, 800dac0 <_scanf_float+0x1d4>
 800daa2:	6822      	ldr	r2, [r4, #0]
 800daa4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800daa8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800daac:	d108      	bne.n	800dac0 <_scanf_float+0x1d4>
 800daae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dab2:	f04f 0a01 	mov.w	sl, #1
 800dab6:	6022      	str	r2, [r4, #0]
 800dab8:	e7e4      	b.n	800da84 <_scanf_float+0x198>
 800daba:	f1ba 0f02 	cmp.w	sl, #2
 800dabe:	d051      	beq.n	800db64 <_scanf_float+0x278>
 800dac0:	2d01      	cmp	r5, #1
 800dac2:	d002      	beq.n	800daca <_scanf_float+0x1de>
 800dac4:	2d04      	cmp	r5, #4
 800dac6:	f47f af45 	bne.w	800d954 <_scanf_float+0x68>
 800daca:	3501      	adds	r5, #1
 800dacc:	b2ed      	uxtb	r5, r5
 800dace:	e7d9      	b.n	800da84 <_scanf_float+0x198>
 800dad0:	f1ba 0f01 	cmp.w	sl, #1
 800dad4:	f47f af3e 	bne.w	800d954 <_scanf_float+0x68>
 800dad8:	f04f 0a02 	mov.w	sl, #2
 800dadc:	e7d2      	b.n	800da84 <_scanf_float+0x198>
 800dade:	b975      	cbnz	r5, 800dafe <_scanf_float+0x212>
 800dae0:	2f00      	cmp	r7, #0
 800dae2:	f47f af38 	bne.w	800d956 <_scanf_float+0x6a>
 800dae6:	6822      	ldr	r2, [r4, #0]
 800dae8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800daec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800daf0:	f040 80ff 	bne.w	800dcf2 <_scanf_float+0x406>
 800daf4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800daf8:	2501      	movs	r5, #1
 800dafa:	6022      	str	r2, [r4, #0]
 800dafc:	e7c2      	b.n	800da84 <_scanf_float+0x198>
 800dafe:	2d03      	cmp	r5, #3
 800db00:	d0e3      	beq.n	800daca <_scanf_float+0x1de>
 800db02:	2d05      	cmp	r5, #5
 800db04:	e7df      	b.n	800dac6 <_scanf_float+0x1da>
 800db06:	2d02      	cmp	r5, #2
 800db08:	f47f af24 	bne.w	800d954 <_scanf_float+0x68>
 800db0c:	2503      	movs	r5, #3
 800db0e:	e7b9      	b.n	800da84 <_scanf_float+0x198>
 800db10:	2d06      	cmp	r5, #6
 800db12:	f47f af1f 	bne.w	800d954 <_scanf_float+0x68>
 800db16:	2507      	movs	r5, #7
 800db18:	e7b4      	b.n	800da84 <_scanf_float+0x198>
 800db1a:	6822      	ldr	r2, [r4, #0]
 800db1c:	0591      	lsls	r1, r2, #22
 800db1e:	f57f af19 	bpl.w	800d954 <_scanf_float+0x68>
 800db22:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800db26:	6022      	str	r2, [r4, #0]
 800db28:	9702      	str	r7, [sp, #8]
 800db2a:	e7ab      	b.n	800da84 <_scanf_float+0x198>
 800db2c:	6822      	ldr	r2, [r4, #0]
 800db2e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800db32:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800db36:	d005      	beq.n	800db44 <_scanf_float+0x258>
 800db38:	0550      	lsls	r0, r2, #21
 800db3a:	f57f af0b 	bpl.w	800d954 <_scanf_float+0x68>
 800db3e:	2f00      	cmp	r7, #0
 800db40:	f000 80d7 	beq.w	800dcf2 <_scanf_float+0x406>
 800db44:	0591      	lsls	r1, r2, #22
 800db46:	bf58      	it	pl
 800db48:	9902      	ldrpl	r1, [sp, #8]
 800db4a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800db4e:	bf58      	it	pl
 800db50:	1a79      	subpl	r1, r7, r1
 800db52:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800db56:	f04f 0700 	mov.w	r7, #0
 800db5a:	bf58      	it	pl
 800db5c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800db60:	6022      	str	r2, [r4, #0]
 800db62:	e78f      	b.n	800da84 <_scanf_float+0x198>
 800db64:	f04f 0a03 	mov.w	sl, #3
 800db68:	e78c      	b.n	800da84 <_scanf_float+0x198>
 800db6a:	4649      	mov	r1, r9
 800db6c:	4640      	mov	r0, r8
 800db6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800db72:	4798      	blx	r3
 800db74:	2800      	cmp	r0, #0
 800db76:	f43f aedf 	beq.w	800d938 <_scanf_float+0x4c>
 800db7a:	e6eb      	b.n	800d954 <_scanf_float+0x68>
 800db7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800db80:	464a      	mov	r2, r9
 800db82:	4640      	mov	r0, r8
 800db84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db88:	4798      	blx	r3
 800db8a:	6923      	ldr	r3, [r4, #16]
 800db8c:	3b01      	subs	r3, #1
 800db8e:	6123      	str	r3, [r4, #16]
 800db90:	e6eb      	b.n	800d96a <_scanf_float+0x7e>
 800db92:	1e6b      	subs	r3, r5, #1
 800db94:	2b06      	cmp	r3, #6
 800db96:	d824      	bhi.n	800dbe2 <_scanf_float+0x2f6>
 800db98:	2d02      	cmp	r5, #2
 800db9a:	d836      	bhi.n	800dc0a <_scanf_float+0x31e>
 800db9c:	9b01      	ldr	r3, [sp, #4]
 800db9e:	429e      	cmp	r6, r3
 800dba0:	f67f aee7 	bls.w	800d972 <_scanf_float+0x86>
 800dba4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dba8:	464a      	mov	r2, r9
 800dbaa:	4640      	mov	r0, r8
 800dbac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dbb0:	4798      	blx	r3
 800dbb2:	6923      	ldr	r3, [r4, #16]
 800dbb4:	3b01      	subs	r3, #1
 800dbb6:	6123      	str	r3, [r4, #16]
 800dbb8:	e7f0      	b.n	800db9c <_scanf_float+0x2b0>
 800dbba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dbbe:	464a      	mov	r2, r9
 800dbc0:	4640      	mov	r0, r8
 800dbc2:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dbc6:	4798      	blx	r3
 800dbc8:	6923      	ldr	r3, [r4, #16]
 800dbca:	3b01      	subs	r3, #1
 800dbcc:	6123      	str	r3, [r4, #16]
 800dbce:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800dbd2:	fa5f fa8a 	uxtb.w	sl, sl
 800dbd6:	f1ba 0f02 	cmp.w	sl, #2
 800dbda:	d1ee      	bne.n	800dbba <_scanf_float+0x2ce>
 800dbdc:	3d03      	subs	r5, #3
 800dbde:	b2ed      	uxtb	r5, r5
 800dbe0:	1b76      	subs	r6, r6, r5
 800dbe2:	6823      	ldr	r3, [r4, #0]
 800dbe4:	05da      	lsls	r2, r3, #23
 800dbe6:	d530      	bpl.n	800dc4a <_scanf_float+0x35e>
 800dbe8:	055b      	lsls	r3, r3, #21
 800dbea:	d511      	bpl.n	800dc10 <_scanf_float+0x324>
 800dbec:	9b01      	ldr	r3, [sp, #4]
 800dbee:	429e      	cmp	r6, r3
 800dbf0:	f67f aebf 	bls.w	800d972 <_scanf_float+0x86>
 800dbf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dbf8:	464a      	mov	r2, r9
 800dbfa:	4640      	mov	r0, r8
 800dbfc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dc00:	4798      	blx	r3
 800dc02:	6923      	ldr	r3, [r4, #16]
 800dc04:	3b01      	subs	r3, #1
 800dc06:	6123      	str	r3, [r4, #16]
 800dc08:	e7f0      	b.n	800dbec <_scanf_float+0x300>
 800dc0a:	46aa      	mov	sl, r5
 800dc0c:	46b3      	mov	fp, r6
 800dc0e:	e7de      	b.n	800dbce <_scanf_float+0x2e2>
 800dc10:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800dc14:	6923      	ldr	r3, [r4, #16]
 800dc16:	2965      	cmp	r1, #101	@ 0x65
 800dc18:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800dc1c:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800dc20:	6123      	str	r3, [r4, #16]
 800dc22:	d00c      	beq.n	800dc3e <_scanf_float+0x352>
 800dc24:	2945      	cmp	r1, #69	@ 0x45
 800dc26:	d00a      	beq.n	800dc3e <_scanf_float+0x352>
 800dc28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc2c:	464a      	mov	r2, r9
 800dc2e:	4640      	mov	r0, r8
 800dc30:	4798      	blx	r3
 800dc32:	6923      	ldr	r3, [r4, #16]
 800dc34:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800dc38:	3b01      	subs	r3, #1
 800dc3a:	1eb5      	subs	r5, r6, #2
 800dc3c:	6123      	str	r3, [r4, #16]
 800dc3e:	464a      	mov	r2, r9
 800dc40:	4640      	mov	r0, r8
 800dc42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dc46:	4798      	blx	r3
 800dc48:	462e      	mov	r6, r5
 800dc4a:	6822      	ldr	r2, [r4, #0]
 800dc4c:	f012 0210 	ands.w	r2, r2, #16
 800dc50:	d001      	beq.n	800dc56 <_scanf_float+0x36a>
 800dc52:	2000      	movs	r0, #0
 800dc54:	e68e      	b.n	800d974 <_scanf_float+0x88>
 800dc56:	7032      	strb	r2, [r6, #0]
 800dc58:	6823      	ldr	r3, [r4, #0]
 800dc5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800dc5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dc62:	d125      	bne.n	800dcb0 <_scanf_float+0x3c4>
 800dc64:	9b02      	ldr	r3, [sp, #8]
 800dc66:	429f      	cmp	r7, r3
 800dc68:	d00a      	beq.n	800dc80 <_scanf_float+0x394>
 800dc6a:	1bda      	subs	r2, r3, r7
 800dc6c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800dc70:	429e      	cmp	r6, r3
 800dc72:	bf28      	it	cs
 800dc74:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800dc78:	4630      	mov	r0, r6
 800dc7a:	491f      	ldr	r1, [pc, #124]	@ (800dcf8 <_scanf_float+0x40c>)
 800dc7c:	f000 f94a 	bl	800df14 <siprintf>
 800dc80:	2200      	movs	r2, #0
 800dc82:	4640      	mov	r0, r8
 800dc84:	9901      	ldr	r1, [sp, #4]
 800dc86:	f7ff f93f 	bl	800cf08 <_strtod_r>
 800dc8a:	9b03      	ldr	r3, [sp, #12]
 800dc8c:	6825      	ldr	r5, [r4, #0]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f015 0f02 	tst.w	r5, #2
 800dc94:	4606      	mov	r6, r0
 800dc96:	460f      	mov	r7, r1
 800dc98:	f103 0204 	add.w	r2, r3, #4
 800dc9c:	d015      	beq.n	800dcca <_scanf_float+0x3de>
 800dc9e:	9903      	ldr	r1, [sp, #12]
 800dca0:	600a      	str	r2, [r1, #0]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	e9c3 6700 	strd	r6, r7, [r3]
 800dca8:	68e3      	ldr	r3, [r4, #12]
 800dcaa:	3301      	adds	r3, #1
 800dcac:	60e3      	str	r3, [r4, #12]
 800dcae:	e7d0      	b.n	800dc52 <_scanf_float+0x366>
 800dcb0:	9b04      	ldr	r3, [sp, #16]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d0e4      	beq.n	800dc80 <_scanf_float+0x394>
 800dcb6:	9905      	ldr	r1, [sp, #20]
 800dcb8:	230a      	movs	r3, #10
 800dcba:	4640      	mov	r0, r8
 800dcbc:	3101      	adds	r1, #1
 800dcbe:	f7ff f9af 	bl	800d020 <_strtol_r>
 800dcc2:	9b04      	ldr	r3, [sp, #16]
 800dcc4:	9e05      	ldr	r6, [sp, #20]
 800dcc6:	1ac2      	subs	r2, r0, r3
 800dcc8:	e7d0      	b.n	800dc6c <_scanf_float+0x380>
 800dcca:	076d      	lsls	r5, r5, #29
 800dccc:	d4e7      	bmi.n	800dc9e <_scanf_float+0x3b2>
 800dcce:	9d03      	ldr	r5, [sp, #12]
 800dcd0:	602a      	str	r2, [r5, #0]
 800dcd2:	681d      	ldr	r5, [r3, #0]
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	f7f2 ff04 	bl	8000ae4 <__aeabi_dcmpun>
 800dcdc:	b120      	cbz	r0, 800dce8 <_scanf_float+0x3fc>
 800dcde:	4807      	ldr	r0, [pc, #28]	@ (800dcfc <_scanf_float+0x410>)
 800dce0:	f000 facc 	bl	800e27c <nanf>
 800dce4:	6028      	str	r0, [r5, #0]
 800dce6:	e7df      	b.n	800dca8 <_scanf_float+0x3bc>
 800dce8:	4630      	mov	r0, r6
 800dcea:	4639      	mov	r1, r7
 800dcec:	f7f2 ff58 	bl	8000ba0 <__aeabi_d2f>
 800dcf0:	e7f8      	b.n	800dce4 <_scanf_float+0x3f8>
 800dcf2:	2700      	movs	r7, #0
 800dcf4:	e633      	b.n	800d95e <_scanf_float+0x72>
 800dcf6:	bf00      	nop
 800dcf8:	080125c2 	.word	0x080125c2
 800dcfc:	0801277c 	.word	0x0801277c

0800dd00 <std>:
 800dd00:	2300      	movs	r3, #0
 800dd02:	b510      	push	{r4, lr}
 800dd04:	4604      	mov	r4, r0
 800dd06:	e9c0 3300 	strd	r3, r3, [r0]
 800dd0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dd0e:	6083      	str	r3, [r0, #8]
 800dd10:	8181      	strh	r1, [r0, #12]
 800dd12:	6643      	str	r3, [r0, #100]	@ 0x64
 800dd14:	81c2      	strh	r2, [r0, #14]
 800dd16:	6183      	str	r3, [r0, #24]
 800dd18:	4619      	mov	r1, r3
 800dd1a:	2208      	movs	r2, #8
 800dd1c:	305c      	adds	r0, #92	@ 0x5c
 800dd1e:	f000 f9c9 	bl	800e0b4 <memset>
 800dd22:	4b0d      	ldr	r3, [pc, #52]	@ (800dd58 <std+0x58>)
 800dd24:	6224      	str	r4, [r4, #32]
 800dd26:	6263      	str	r3, [r4, #36]	@ 0x24
 800dd28:	4b0c      	ldr	r3, [pc, #48]	@ (800dd5c <std+0x5c>)
 800dd2a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dd2c:	4b0c      	ldr	r3, [pc, #48]	@ (800dd60 <std+0x60>)
 800dd2e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dd30:	4b0c      	ldr	r3, [pc, #48]	@ (800dd64 <std+0x64>)
 800dd32:	6323      	str	r3, [r4, #48]	@ 0x30
 800dd34:	4b0c      	ldr	r3, [pc, #48]	@ (800dd68 <std+0x68>)
 800dd36:	429c      	cmp	r4, r3
 800dd38:	d006      	beq.n	800dd48 <std+0x48>
 800dd3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dd3e:	4294      	cmp	r4, r2
 800dd40:	d002      	beq.n	800dd48 <std+0x48>
 800dd42:	33d0      	adds	r3, #208	@ 0xd0
 800dd44:	429c      	cmp	r4, r3
 800dd46:	d105      	bne.n	800dd54 <std+0x54>
 800dd48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dd4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd50:	f000 ba6e 	b.w	800e230 <__retarget_lock_init_recursive>
 800dd54:	bd10      	pop	{r4, pc}
 800dd56:	bf00      	nop
 800dd58:	0800dfb1 	.word	0x0800dfb1
 800dd5c:	0800dfd7 	.word	0x0800dfd7
 800dd60:	0800e00f 	.word	0x0800e00f
 800dd64:	0800e033 	.word	0x0800e033
 800dd68:	20000c60 	.word	0x20000c60

0800dd6c <stdio_exit_handler>:
 800dd6c:	4a02      	ldr	r2, [pc, #8]	@ (800dd78 <stdio_exit_handler+0xc>)
 800dd6e:	4903      	ldr	r1, [pc, #12]	@ (800dd7c <stdio_exit_handler+0x10>)
 800dd70:	4803      	ldr	r0, [pc, #12]	@ (800dd80 <stdio_exit_handler+0x14>)
 800dd72:	f000 b869 	b.w	800de48 <_fwalk_sglue>
 800dd76:	bf00      	nop
 800dd78:	2000001c 	.word	0x2000001c
 800dd7c:	08010c25 	.word	0x08010c25
 800dd80:	20000198 	.word	0x20000198

0800dd84 <cleanup_stdio>:
 800dd84:	6841      	ldr	r1, [r0, #4]
 800dd86:	4b0c      	ldr	r3, [pc, #48]	@ (800ddb8 <cleanup_stdio+0x34>)
 800dd88:	b510      	push	{r4, lr}
 800dd8a:	4299      	cmp	r1, r3
 800dd8c:	4604      	mov	r4, r0
 800dd8e:	d001      	beq.n	800dd94 <cleanup_stdio+0x10>
 800dd90:	f002 ff48 	bl	8010c24 <_fflush_r>
 800dd94:	68a1      	ldr	r1, [r4, #8]
 800dd96:	4b09      	ldr	r3, [pc, #36]	@ (800ddbc <cleanup_stdio+0x38>)
 800dd98:	4299      	cmp	r1, r3
 800dd9a:	d002      	beq.n	800dda2 <cleanup_stdio+0x1e>
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	f002 ff41 	bl	8010c24 <_fflush_r>
 800dda2:	68e1      	ldr	r1, [r4, #12]
 800dda4:	4b06      	ldr	r3, [pc, #24]	@ (800ddc0 <cleanup_stdio+0x3c>)
 800dda6:	4299      	cmp	r1, r3
 800dda8:	d004      	beq.n	800ddb4 <cleanup_stdio+0x30>
 800ddaa:	4620      	mov	r0, r4
 800ddac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddb0:	f002 bf38 	b.w	8010c24 <_fflush_r>
 800ddb4:	bd10      	pop	{r4, pc}
 800ddb6:	bf00      	nop
 800ddb8:	20000c60 	.word	0x20000c60
 800ddbc:	20000cc8 	.word	0x20000cc8
 800ddc0:	20000d30 	.word	0x20000d30

0800ddc4 <global_stdio_init.part.0>:
 800ddc4:	b510      	push	{r4, lr}
 800ddc6:	4b0b      	ldr	r3, [pc, #44]	@ (800ddf4 <global_stdio_init.part.0+0x30>)
 800ddc8:	4c0b      	ldr	r4, [pc, #44]	@ (800ddf8 <global_stdio_init.part.0+0x34>)
 800ddca:	4a0c      	ldr	r2, [pc, #48]	@ (800ddfc <global_stdio_init.part.0+0x38>)
 800ddcc:	4620      	mov	r0, r4
 800ddce:	601a      	str	r2, [r3, #0]
 800ddd0:	2104      	movs	r1, #4
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	f7ff ff94 	bl	800dd00 <std>
 800ddd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dddc:	2201      	movs	r2, #1
 800ddde:	2109      	movs	r1, #9
 800dde0:	f7ff ff8e 	bl	800dd00 <std>
 800dde4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dde8:	2202      	movs	r2, #2
 800ddea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddee:	2112      	movs	r1, #18
 800ddf0:	f7ff bf86 	b.w	800dd00 <std>
 800ddf4:	20000d98 	.word	0x20000d98
 800ddf8:	20000c60 	.word	0x20000c60
 800ddfc:	0800dd6d 	.word	0x0800dd6d

0800de00 <__sfp_lock_acquire>:
 800de00:	4801      	ldr	r0, [pc, #4]	@ (800de08 <__sfp_lock_acquire+0x8>)
 800de02:	f000 ba16 	b.w	800e232 <__retarget_lock_acquire_recursive>
 800de06:	bf00      	nop
 800de08:	20000da1 	.word	0x20000da1

0800de0c <__sfp_lock_release>:
 800de0c:	4801      	ldr	r0, [pc, #4]	@ (800de14 <__sfp_lock_release+0x8>)
 800de0e:	f000 ba11 	b.w	800e234 <__retarget_lock_release_recursive>
 800de12:	bf00      	nop
 800de14:	20000da1 	.word	0x20000da1

0800de18 <__sinit>:
 800de18:	b510      	push	{r4, lr}
 800de1a:	4604      	mov	r4, r0
 800de1c:	f7ff fff0 	bl	800de00 <__sfp_lock_acquire>
 800de20:	6a23      	ldr	r3, [r4, #32]
 800de22:	b11b      	cbz	r3, 800de2c <__sinit+0x14>
 800de24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de28:	f7ff bff0 	b.w	800de0c <__sfp_lock_release>
 800de2c:	4b04      	ldr	r3, [pc, #16]	@ (800de40 <__sinit+0x28>)
 800de2e:	6223      	str	r3, [r4, #32]
 800de30:	4b04      	ldr	r3, [pc, #16]	@ (800de44 <__sinit+0x2c>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d1f5      	bne.n	800de24 <__sinit+0xc>
 800de38:	f7ff ffc4 	bl	800ddc4 <global_stdio_init.part.0>
 800de3c:	e7f2      	b.n	800de24 <__sinit+0xc>
 800de3e:	bf00      	nop
 800de40:	0800dd85 	.word	0x0800dd85
 800de44:	20000d98 	.word	0x20000d98

0800de48 <_fwalk_sglue>:
 800de48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de4c:	4607      	mov	r7, r0
 800de4e:	4688      	mov	r8, r1
 800de50:	4614      	mov	r4, r2
 800de52:	2600      	movs	r6, #0
 800de54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800de58:	f1b9 0901 	subs.w	r9, r9, #1
 800de5c:	d505      	bpl.n	800de6a <_fwalk_sglue+0x22>
 800de5e:	6824      	ldr	r4, [r4, #0]
 800de60:	2c00      	cmp	r4, #0
 800de62:	d1f7      	bne.n	800de54 <_fwalk_sglue+0xc>
 800de64:	4630      	mov	r0, r6
 800de66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de6a:	89ab      	ldrh	r3, [r5, #12]
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d907      	bls.n	800de80 <_fwalk_sglue+0x38>
 800de70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800de74:	3301      	adds	r3, #1
 800de76:	d003      	beq.n	800de80 <_fwalk_sglue+0x38>
 800de78:	4629      	mov	r1, r5
 800de7a:	4638      	mov	r0, r7
 800de7c:	47c0      	blx	r8
 800de7e:	4306      	orrs	r6, r0
 800de80:	3568      	adds	r5, #104	@ 0x68
 800de82:	e7e9      	b.n	800de58 <_fwalk_sglue+0x10>

0800de84 <iprintf>:
 800de84:	b40f      	push	{r0, r1, r2, r3}
 800de86:	b507      	push	{r0, r1, r2, lr}
 800de88:	4906      	ldr	r1, [pc, #24]	@ (800dea4 <iprintf+0x20>)
 800de8a:	ab04      	add	r3, sp, #16
 800de8c:	6808      	ldr	r0, [r1, #0]
 800de8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de92:	6881      	ldr	r1, [r0, #8]
 800de94:	9301      	str	r3, [sp, #4]
 800de96:	f002 fbe1 	bl	801065c <_vfiprintf_r>
 800de9a:	b003      	add	sp, #12
 800de9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dea0:	b004      	add	sp, #16
 800dea2:	4770      	bx	lr
 800dea4:	20000194 	.word	0x20000194

0800dea8 <sniprintf>:
 800dea8:	b40c      	push	{r2, r3}
 800deaa:	b530      	push	{r4, r5, lr}
 800deac:	4b18      	ldr	r3, [pc, #96]	@ (800df10 <sniprintf+0x68>)
 800deae:	1e0c      	subs	r4, r1, #0
 800deb0:	681d      	ldr	r5, [r3, #0]
 800deb2:	b09d      	sub	sp, #116	@ 0x74
 800deb4:	da08      	bge.n	800dec8 <sniprintf+0x20>
 800deb6:	238b      	movs	r3, #139	@ 0x8b
 800deb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800debc:	602b      	str	r3, [r5, #0]
 800debe:	b01d      	add	sp, #116	@ 0x74
 800dec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dec4:	b002      	add	sp, #8
 800dec6:	4770      	bx	lr
 800dec8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800decc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ded0:	f04f 0300 	mov.w	r3, #0
 800ded4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ded6:	bf0c      	ite	eq
 800ded8:	4623      	moveq	r3, r4
 800deda:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800dede:	9304      	str	r3, [sp, #16]
 800dee0:	9307      	str	r3, [sp, #28]
 800dee2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dee6:	9002      	str	r0, [sp, #8]
 800dee8:	9006      	str	r0, [sp, #24]
 800deea:	f8ad 3016 	strh.w	r3, [sp, #22]
 800deee:	4628      	mov	r0, r5
 800def0:	ab21      	add	r3, sp, #132	@ 0x84
 800def2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800def4:	a902      	add	r1, sp, #8
 800def6:	9301      	str	r3, [sp, #4]
 800def8:	f002 f8be 	bl	8010078 <_svfiprintf_r>
 800defc:	1c43      	adds	r3, r0, #1
 800defe:	bfbc      	itt	lt
 800df00:	238b      	movlt	r3, #139	@ 0x8b
 800df02:	602b      	strlt	r3, [r5, #0]
 800df04:	2c00      	cmp	r4, #0
 800df06:	d0da      	beq.n	800debe <sniprintf+0x16>
 800df08:	2200      	movs	r2, #0
 800df0a:	9b02      	ldr	r3, [sp, #8]
 800df0c:	701a      	strb	r2, [r3, #0]
 800df0e:	e7d6      	b.n	800debe <sniprintf+0x16>
 800df10:	20000194 	.word	0x20000194

0800df14 <siprintf>:
 800df14:	b40e      	push	{r1, r2, r3}
 800df16:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800df1a:	b510      	push	{r4, lr}
 800df1c:	2400      	movs	r4, #0
 800df1e:	b09d      	sub	sp, #116	@ 0x74
 800df20:	ab1f      	add	r3, sp, #124	@ 0x7c
 800df22:	9002      	str	r0, [sp, #8]
 800df24:	9006      	str	r0, [sp, #24]
 800df26:	9107      	str	r1, [sp, #28]
 800df28:	9104      	str	r1, [sp, #16]
 800df2a:	4809      	ldr	r0, [pc, #36]	@ (800df50 <siprintf+0x3c>)
 800df2c:	4909      	ldr	r1, [pc, #36]	@ (800df54 <siprintf+0x40>)
 800df2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800df32:	9105      	str	r1, [sp, #20]
 800df34:	6800      	ldr	r0, [r0, #0]
 800df36:	a902      	add	r1, sp, #8
 800df38:	9301      	str	r3, [sp, #4]
 800df3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800df3c:	f002 f89c 	bl	8010078 <_svfiprintf_r>
 800df40:	9b02      	ldr	r3, [sp, #8]
 800df42:	701c      	strb	r4, [r3, #0]
 800df44:	b01d      	add	sp, #116	@ 0x74
 800df46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df4a:	b003      	add	sp, #12
 800df4c:	4770      	bx	lr
 800df4e:	bf00      	nop
 800df50:	20000194 	.word	0x20000194
 800df54:	ffff0208 	.word	0xffff0208

0800df58 <siscanf>:
 800df58:	b40e      	push	{r1, r2, r3}
 800df5a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800df5e:	b570      	push	{r4, r5, r6, lr}
 800df60:	2500      	movs	r5, #0
 800df62:	b09d      	sub	sp, #116	@ 0x74
 800df64:	ac21      	add	r4, sp, #132	@ 0x84
 800df66:	f854 6b04 	ldr.w	r6, [r4], #4
 800df6a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800df6e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800df70:	9002      	str	r0, [sp, #8]
 800df72:	9006      	str	r0, [sp, #24]
 800df74:	f7f2 f958 	bl	8000228 <strlen>
 800df78:	4b0b      	ldr	r3, [pc, #44]	@ (800dfa8 <siscanf+0x50>)
 800df7a:	9003      	str	r0, [sp, #12]
 800df7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800df82:	9007      	str	r0, [sp, #28]
 800df84:	4809      	ldr	r0, [pc, #36]	@ (800dfac <siscanf+0x54>)
 800df86:	f8ad 3016 	strh.w	r3, [sp, #22]
 800df8a:	4632      	mov	r2, r6
 800df8c:	4623      	mov	r3, r4
 800df8e:	a902      	add	r1, sp, #8
 800df90:	6800      	ldr	r0, [r0, #0]
 800df92:	950f      	str	r5, [sp, #60]	@ 0x3c
 800df94:	9514      	str	r5, [sp, #80]	@ 0x50
 800df96:	9401      	str	r4, [sp, #4]
 800df98:	f002 f9c4 	bl	8010324 <__ssvfiscanf_r>
 800df9c:	b01d      	add	sp, #116	@ 0x74
 800df9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dfa2:	b003      	add	sp, #12
 800dfa4:	4770      	bx	lr
 800dfa6:	bf00      	nop
 800dfa8:	0800dfd3 	.word	0x0800dfd3
 800dfac:	20000194 	.word	0x20000194

0800dfb0 <__sread>:
 800dfb0:	b510      	push	{r4, lr}
 800dfb2:	460c      	mov	r4, r1
 800dfb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfb8:	f000 f8dc 	bl	800e174 <_read_r>
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	bfab      	itete	ge
 800dfc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dfc2:	89a3      	ldrhlt	r3, [r4, #12]
 800dfc4:	181b      	addge	r3, r3, r0
 800dfc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dfca:	bfac      	ite	ge
 800dfcc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dfce:	81a3      	strhlt	r3, [r4, #12]
 800dfd0:	bd10      	pop	{r4, pc}

0800dfd2 <__seofread>:
 800dfd2:	2000      	movs	r0, #0
 800dfd4:	4770      	bx	lr

0800dfd6 <__swrite>:
 800dfd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfda:	461f      	mov	r7, r3
 800dfdc:	898b      	ldrh	r3, [r1, #12]
 800dfde:	4605      	mov	r5, r0
 800dfe0:	05db      	lsls	r3, r3, #23
 800dfe2:	460c      	mov	r4, r1
 800dfe4:	4616      	mov	r6, r2
 800dfe6:	d505      	bpl.n	800dff4 <__swrite+0x1e>
 800dfe8:	2302      	movs	r3, #2
 800dfea:	2200      	movs	r2, #0
 800dfec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dff0:	f000 f8ae 	bl	800e150 <_lseek_r>
 800dff4:	89a3      	ldrh	r3, [r4, #12]
 800dff6:	4632      	mov	r2, r6
 800dff8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dffc:	81a3      	strh	r3, [r4, #12]
 800dffe:	4628      	mov	r0, r5
 800e000:	463b      	mov	r3, r7
 800e002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e006:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e00a:	f000 b8d5 	b.w	800e1b8 <_write_r>

0800e00e <__sseek>:
 800e00e:	b510      	push	{r4, lr}
 800e010:	460c      	mov	r4, r1
 800e012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e016:	f000 f89b 	bl	800e150 <_lseek_r>
 800e01a:	1c43      	adds	r3, r0, #1
 800e01c:	89a3      	ldrh	r3, [r4, #12]
 800e01e:	bf15      	itete	ne
 800e020:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e022:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e026:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e02a:	81a3      	strheq	r3, [r4, #12]
 800e02c:	bf18      	it	ne
 800e02e:	81a3      	strhne	r3, [r4, #12]
 800e030:	bd10      	pop	{r4, pc}

0800e032 <__sclose>:
 800e032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e036:	f000 b87b 	b.w	800e130 <_close_r>

0800e03a <_vsniprintf_r>:
 800e03a:	b530      	push	{r4, r5, lr}
 800e03c:	4614      	mov	r4, r2
 800e03e:	2c00      	cmp	r4, #0
 800e040:	4605      	mov	r5, r0
 800e042:	461a      	mov	r2, r3
 800e044:	b09b      	sub	sp, #108	@ 0x6c
 800e046:	da05      	bge.n	800e054 <_vsniprintf_r+0x1a>
 800e048:	238b      	movs	r3, #139	@ 0x8b
 800e04a:	6003      	str	r3, [r0, #0]
 800e04c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e050:	b01b      	add	sp, #108	@ 0x6c
 800e052:	bd30      	pop	{r4, r5, pc}
 800e054:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e058:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e05c:	f04f 0300 	mov.w	r3, #0
 800e060:	9319      	str	r3, [sp, #100]	@ 0x64
 800e062:	bf0c      	ite	eq
 800e064:	4623      	moveq	r3, r4
 800e066:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800e06a:	9302      	str	r3, [sp, #8]
 800e06c:	9305      	str	r3, [sp, #20]
 800e06e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e072:	9100      	str	r1, [sp, #0]
 800e074:	9104      	str	r1, [sp, #16]
 800e076:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e07a:	4669      	mov	r1, sp
 800e07c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800e07e:	f001 fffb 	bl	8010078 <_svfiprintf_r>
 800e082:	1c43      	adds	r3, r0, #1
 800e084:	bfbc      	itt	lt
 800e086:	238b      	movlt	r3, #139	@ 0x8b
 800e088:	602b      	strlt	r3, [r5, #0]
 800e08a:	2c00      	cmp	r4, #0
 800e08c:	d0e0      	beq.n	800e050 <_vsniprintf_r+0x16>
 800e08e:	2200      	movs	r2, #0
 800e090:	9b00      	ldr	r3, [sp, #0]
 800e092:	701a      	strb	r2, [r3, #0]
 800e094:	e7dc      	b.n	800e050 <_vsniprintf_r+0x16>
	...

0800e098 <vsniprintf>:
 800e098:	b507      	push	{r0, r1, r2, lr}
 800e09a:	9300      	str	r3, [sp, #0]
 800e09c:	4613      	mov	r3, r2
 800e09e:	460a      	mov	r2, r1
 800e0a0:	4601      	mov	r1, r0
 800e0a2:	4803      	ldr	r0, [pc, #12]	@ (800e0b0 <vsniprintf+0x18>)
 800e0a4:	6800      	ldr	r0, [r0, #0]
 800e0a6:	f7ff ffc8 	bl	800e03a <_vsniprintf_r>
 800e0aa:	b003      	add	sp, #12
 800e0ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800e0b0:	20000194 	.word	0x20000194

0800e0b4 <memset>:
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	4402      	add	r2, r0
 800e0b8:	4293      	cmp	r3, r2
 800e0ba:	d100      	bne.n	800e0be <memset+0xa>
 800e0bc:	4770      	bx	lr
 800e0be:	f803 1b01 	strb.w	r1, [r3], #1
 800e0c2:	e7f9      	b.n	800e0b8 <memset+0x4>

0800e0c4 <strncmp>:
 800e0c4:	b510      	push	{r4, lr}
 800e0c6:	b16a      	cbz	r2, 800e0e4 <strncmp+0x20>
 800e0c8:	3901      	subs	r1, #1
 800e0ca:	1884      	adds	r4, r0, r2
 800e0cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d103      	bne.n	800e0e0 <strncmp+0x1c>
 800e0d8:	42a0      	cmp	r0, r4
 800e0da:	d001      	beq.n	800e0e0 <strncmp+0x1c>
 800e0dc:	2a00      	cmp	r2, #0
 800e0de:	d1f5      	bne.n	800e0cc <strncmp+0x8>
 800e0e0:	1ad0      	subs	r0, r2, r3
 800e0e2:	bd10      	pop	{r4, pc}
 800e0e4:	4610      	mov	r0, r2
 800e0e6:	e7fc      	b.n	800e0e2 <strncmp+0x1e>

0800e0e8 <strncpy>:
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	b510      	push	{r4, lr}
 800e0ec:	3901      	subs	r1, #1
 800e0ee:	b132      	cbz	r2, 800e0fe <strncpy+0x16>
 800e0f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e0f4:	3a01      	subs	r2, #1
 800e0f6:	f803 4b01 	strb.w	r4, [r3], #1
 800e0fa:	2c00      	cmp	r4, #0
 800e0fc:	d1f7      	bne.n	800e0ee <strncpy+0x6>
 800e0fe:	2100      	movs	r1, #0
 800e100:	441a      	add	r2, r3
 800e102:	4293      	cmp	r3, r2
 800e104:	d100      	bne.n	800e108 <strncpy+0x20>
 800e106:	bd10      	pop	{r4, pc}
 800e108:	f803 1b01 	strb.w	r1, [r3], #1
 800e10c:	e7f9      	b.n	800e102 <strncpy+0x1a>

0800e10e <strnlen>:
 800e10e:	4602      	mov	r2, r0
 800e110:	b510      	push	{r4, lr}
 800e112:	4401      	add	r1, r0
 800e114:	428a      	cmp	r2, r1
 800e116:	4613      	mov	r3, r2
 800e118:	d003      	beq.n	800e122 <strnlen+0x14>
 800e11a:	781c      	ldrb	r4, [r3, #0]
 800e11c:	3201      	adds	r2, #1
 800e11e:	2c00      	cmp	r4, #0
 800e120:	d1f8      	bne.n	800e114 <strnlen+0x6>
 800e122:	1a18      	subs	r0, r3, r0
 800e124:	bd10      	pop	{r4, pc}
	...

0800e128 <_localeconv_r>:
 800e128:	4800      	ldr	r0, [pc, #0]	@ (800e12c <_localeconv_r+0x4>)
 800e12a:	4770      	bx	lr
 800e12c:	20000118 	.word	0x20000118

0800e130 <_close_r>:
 800e130:	b538      	push	{r3, r4, r5, lr}
 800e132:	2300      	movs	r3, #0
 800e134:	4d05      	ldr	r5, [pc, #20]	@ (800e14c <_close_r+0x1c>)
 800e136:	4604      	mov	r4, r0
 800e138:	4608      	mov	r0, r1
 800e13a:	602b      	str	r3, [r5, #0]
 800e13c:	f7f4 fa4a 	bl	80025d4 <_close>
 800e140:	1c43      	adds	r3, r0, #1
 800e142:	d102      	bne.n	800e14a <_close_r+0x1a>
 800e144:	682b      	ldr	r3, [r5, #0]
 800e146:	b103      	cbz	r3, 800e14a <_close_r+0x1a>
 800e148:	6023      	str	r3, [r4, #0]
 800e14a:	bd38      	pop	{r3, r4, r5, pc}
 800e14c:	20000d9c 	.word	0x20000d9c

0800e150 <_lseek_r>:
 800e150:	b538      	push	{r3, r4, r5, lr}
 800e152:	4604      	mov	r4, r0
 800e154:	4608      	mov	r0, r1
 800e156:	4611      	mov	r1, r2
 800e158:	2200      	movs	r2, #0
 800e15a:	4d05      	ldr	r5, [pc, #20]	@ (800e170 <_lseek_r+0x20>)
 800e15c:	602a      	str	r2, [r5, #0]
 800e15e:	461a      	mov	r2, r3
 800e160:	f7f4 fa5c 	bl	800261c <_lseek>
 800e164:	1c43      	adds	r3, r0, #1
 800e166:	d102      	bne.n	800e16e <_lseek_r+0x1e>
 800e168:	682b      	ldr	r3, [r5, #0]
 800e16a:	b103      	cbz	r3, 800e16e <_lseek_r+0x1e>
 800e16c:	6023      	str	r3, [r4, #0]
 800e16e:	bd38      	pop	{r3, r4, r5, pc}
 800e170:	20000d9c 	.word	0x20000d9c

0800e174 <_read_r>:
 800e174:	b538      	push	{r3, r4, r5, lr}
 800e176:	4604      	mov	r4, r0
 800e178:	4608      	mov	r0, r1
 800e17a:	4611      	mov	r1, r2
 800e17c:	2200      	movs	r2, #0
 800e17e:	4d05      	ldr	r5, [pc, #20]	@ (800e194 <_read_r+0x20>)
 800e180:	602a      	str	r2, [r5, #0]
 800e182:	461a      	mov	r2, r3
 800e184:	f7f4 f9de 	bl	8002544 <_read>
 800e188:	1c43      	adds	r3, r0, #1
 800e18a:	d102      	bne.n	800e192 <_read_r+0x1e>
 800e18c:	682b      	ldr	r3, [r5, #0]
 800e18e:	b103      	cbz	r3, 800e192 <_read_r+0x1e>
 800e190:	6023      	str	r3, [r4, #0]
 800e192:	bd38      	pop	{r3, r4, r5, pc}
 800e194:	20000d9c 	.word	0x20000d9c

0800e198 <_sbrk_r>:
 800e198:	b538      	push	{r3, r4, r5, lr}
 800e19a:	2300      	movs	r3, #0
 800e19c:	4d05      	ldr	r5, [pc, #20]	@ (800e1b4 <_sbrk_r+0x1c>)
 800e19e:	4604      	mov	r4, r0
 800e1a0:	4608      	mov	r0, r1
 800e1a2:	602b      	str	r3, [r5, #0]
 800e1a4:	f7f4 fa46 	bl	8002634 <_sbrk>
 800e1a8:	1c43      	adds	r3, r0, #1
 800e1aa:	d102      	bne.n	800e1b2 <_sbrk_r+0x1a>
 800e1ac:	682b      	ldr	r3, [r5, #0]
 800e1ae:	b103      	cbz	r3, 800e1b2 <_sbrk_r+0x1a>
 800e1b0:	6023      	str	r3, [r4, #0]
 800e1b2:	bd38      	pop	{r3, r4, r5, pc}
 800e1b4:	20000d9c 	.word	0x20000d9c

0800e1b8 <_write_r>:
 800e1b8:	b538      	push	{r3, r4, r5, lr}
 800e1ba:	4604      	mov	r4, r0
 800e1bc:	4608      	mov	r0, r1
 800e1be:	4611      	mov	r1, r2
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	4d05      	ldr	r5, [pc, #20]	@ (800e1d8 <_write_r+0x20>)
 800e1c4:	602a      	str	r2, [r5, #0]
 800e1c6:	461a      	mov	r2, r3
 800e1c8:	f7f4 f9da 	bl	8002580 <_write>
 800e1cc:	1c43      	adds	r3, r0, #1
 800e1ce:	d102      	bne.n	800e1d6 <_write_r+0x1e>
 800e1d0:	682b      	ldr	r3, [r5, #0]
 800e1d2:	b103      	cbz	r3, 800e1d6 <_write_r+0x1e>
 800e1d4:	6023      	str	r3, [r4, #0]
 800e1d6:	bd38      	pop	{r3, r4, r5, pc}
 800e1d8:	20000d9c 	.word	0x20000d9c

0800e1dc <__errno>:
 800e1dc:	4b01      	ldr	r3, [pc, #4]	@ (800e1e4 <__errno+0x8>)
 800e1de:	6818      	ldr	r0, [r3, #0]
 800e1e0:	4770      	bx	lr
 800e1e2:	bf00      	nop
 800e1e4:	20000194 	.word	0x20000194

0800e1e8 <__libc_init_array>:
 800e1e8:	b570      	push	{r4, r5, r6, lr}
 800e1ea:	2600      	movs	r6, #0
 800e1ec:	4d0c      	ldr	r5, [pc, #48]	@ (800e220 <__libc_init_array+0x38>)
 800e1ee:	4c0d      	ldr	r4, [pc, #52]	@ (800e224 <__libc_init_array+0x3c>)
 800e1f0:	1b64      	subs	r4, r4, r5
 800e1f2:	10a4      	asrs	r4, r4, #2
 800e1f4:	42a6      	cmp	r6, r4
 800e1f6:	d109      	bne.n	800e20c <__libc_init_array+0x24>
 800e1f8:	f003 f816 	bl	8011228 <_init>
 800e1fc:	2600      	movs	r6, #0
 800e1fe:	4d0a      	ldr	r5, [pc, #40]	@ (800e228 <__libc_init_array+0x40>)
 800e200:	4c0a      	ldr	r4, [pc, #40]	@ (800e22c <__libc_init_array+0x44>)
 800e202:	1b64      	subs	r4, r4, r5
 800e204:	10a4      	asrs	r4, r4, #2
 800e206:	42a6      	cmp	r6, r4
 800e208:	d105      	bne.n	800e216 <__libc_init_array+0x2e>
 800e20a:	bd70      	pop	{r4, r5, r6, pc}
 800e20c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e210:	4798      	blx	r3
 800e212:	3601      	adds	r6, #1
 800e214:	e7ee      	b.n	800e1f4 <__libc_init_array+0xc>
 800e216:	f855 3b04 	ldr.w	r3, [r5], #4
 800e21a:	4798      	blx	r3
 800e21c:	3601      	adds	r6, #1
 800e21e:	e7f2      	b.n	800e206 <__libc_init_array+0x1e>
 800e220:	080129d8 	.word	0x080129d8
 800e224:	080129d8 	.word	0x080129d8
 800e228:	080129d8 	.word	0x080129d8
 800e22c:	080129dc 	.word	0x080129dc

0800e230 <__retarget_lock_init_recursive>:
 800e230:	4770      	bx	lr

0800e232 <__retarget_lock_acquire_recursive>:
 800e232:	4770      	bx	lr

0800e234 <__retarget_lock_release_recursive>:
 800e234:	4770      	bx	lr

0800e236 <memchr>:
 800e236:	4603      	mov	r3, r0
 800e238:	b510      	push	{r4, lr}
 800e23a:	b2c9      	uxtb	r1, r1
 800e23c:	4402      	add	r2, r0
 800e23e:	4293      	cmp	r3, r2
 800e240:	4618      	mov	r0, r3
 800e242:	d101      	bne.n	800e248 <memchr+0x12>
 800e244:	2000      	movs	r0, #0
 800e246:	e003      	b.n	800e250 <memchr+0x1a>
 800e248:	7804      	ldrb	r4, [r0, #0]
 800e24a:	3301      	adds	r3, #1
 800e24c:	428c      	cmp	r4, r1
 800e24e:	d1f6      	bne.n	800e23e <memchr+0x8>
 800e250:	bd10      	pop	{r4, pc}

0800e252 <memcpy>:
 800e252:	440a      	add	r2, r1
 800e254:	4291      	cmp	r1, r2
 800e256:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e25a:	d100      	bne.n	800e25e <memcpy+0xc>
 800e25c:	4770      	bx	lr
 800e25e:	b510      	push	{r4, lr}
 800e260:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e264:	4291      	cmp	r1, r2
 800e266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e26a:	d1f9      	bne.n	800e260 <memcpy+0xe>
 800e26c:	bd10      	pop	{r4, pc}
	...

0800e270 <nan>:
 800e270:	2000      	movs	r0, #0
 800e272:	4901      	ldr	r1, [pc, #4]	@ (800e278 <nan+0x8>)
 800e274:	4770      	bx	lr
 800e276:	bf00      	nop
 800e278:	7ff80000 	.word	0x7ff80000

0800e27c <nanf>:
 800e27c:	4800      	ldr	r0, [pc, #0]	@ (800e280 <nanf+0x4>)
 800e27e:	4770      	bx	lr
 800e280:	7fc00000 	.word	0x7fc00000

0800e284 <quorem>:
 800e284:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e288:	6903      	ldr	r3, [r0, #16]
 800e28a:	690c      	ldr	r4, [r1, #16]
 800e28c:	4607      	mov	r7, r0
 800e28e:	42a3      	cmp	r3, r4
 800e290:	db7e      	blt.n	800e390 <quorem+0x10c>
 800e292:	3c01      	subs	r4, #1
 800e294:	00a3      	lsls	r3, r4, #2
 800e296:	f100 0514 	add.w	r5, r0, #20
 800e29a:	f101 0814 	add.w	r8, r1, #20
 800e29e:	9300      	str	r3, [sp, #0]
 800e2a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e2a4:	9301      	str	r3, [sp, #4]
 800e2a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e2aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e2ae:	3301      	adds	r3, #1
 800e2b0:	429a      	cmp	r2, r3
 800e2b2:	fbb2 f6f3 	udiv	r6, r2, r3
 800e2b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e2ba:	d32e      	bcc.n	800e31a <quorem+0x96>
 800e2bc:	f04f 0a00 	mov.w	sl, #0
 800e2c0:	46c4      	mov	ip, r8
 800e2c2:	46ae      	mov	lr, r5
 800e2c4:	46d3      	mov	fp, sl
 800e2c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e2ca:	b298      	uxth	r0, r3
 800e2cc:	fb06 a000 	mla	r0, r6, r0, sl
 800e2d0:	0c1b      	lsrs	r3, r3, #16
 800e2d2:	0c02      	lsrs	r2, r0, #16
 800e2d4:	fb06 2303 	mla	r3, r6, r3, r2
 800e2d8:	f8de 2000 	ldr.w	r2, [lr]
 800e2dc:	b280      	uxth	r0, r0
 800e2de:	b292      	uxth	r2, r2
 800e2e0:	1a12      	subs	r2, r2, r0
 800e2e2:	445a      	add	r2, fp
 800e2e4:	f8de 0000 	ldr.w	r0, [lr]
 800e2e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e2f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e2f6:	b292      	uxth	r2, r2
 800e2f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e2fc:	45e1      	cmp	r9, ip
 800e2fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e302:	f84e 2b04 	str.w	r2, [lr], #4
 800e306:	d2de      	bcs.n	800e2c6 <quorem+0x42>
 800e308:	9b00      	ldr	r3, [sp, #0]
 800e30a:	58eb      	ldr	r3, [r5, r3]
 800e30c:	b92b      	cbnz	r3, 800e31a <quorem+0x96>
 800e30e:	9b01      	ldr	r3, [sp, #4]
 800e310:	3b04      	subs	r3, #4
 800e312:	429d      	cmp	r5, r3
 800e314:	461a      	mov	r2, r3
 800e316:	d32f      	bcc.n	800e378 <quorem+0xf4>
 800e318:	613c      	str	r4, [r7, #16]
 800e31a:	4638      	mov	r0, r7
 800e31c:	f001 fc60 	bl	800fbe0 <__mcmp>
 800e320:	2800      	cmp	r0, #0
 800e322:	db25      	blt.n	800e370 <quorem+0xec>
 800e324:	4629      	mov	r1, r5
 800e326:	2000      	movs	r0, #0
 800e328:	f858 2b04 	ldr.w	r2, [r8], #4
 800e32c:	f8d1 c000 	ldr.w	ip, [r1]
 800e330:	fa1f fe82 	uxth.w	lr, r2
 800e334:	fa1f f38c 	uxth.w	r3, ip
 800e338:	eba3 030e 	sub.w	r3, r3, lr
 800e33c:	4403      	add	r3, r0
 800e33e:	0c12      	lsrs	r2, r2, #16
 800e340:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e344:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e348:	b29b      	uxth	r3, r3
 800e34a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e34e:	45c1      	cmp	r9, r8
 800e350:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e354:	f841 3b04 	str.w	r3, [r1], #4
 800e358:	d2e6      	bcs.n	800e328 <quorem+0xa4>
 800e35a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e35e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e362:	b922      	cbnz	r2, 800e36e <quorem+0xea>
 800e364:	3b04      	subs	r3, #4
 800e366:	429d      	cmp	r5, r3
 800e368:	461a      	mov	r2, r3
 800e36a:	d30b      	bcc.n	800e384 <quorem+0x100>
 800e36c:	613c      	str	r4, [r7, #16]
 800e36e:	3601      	adds	r6, #1
 800e370:	4630      	mov	r0, r6
 800e372:	b003      	add	sp, #12
 800e374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e378:	6812      	ldr	r2, [r2, #0]
 800e37a:	3b04      	subs	r3, #4
 800e37c:	2a00      	cmp	r2, #0
 800e37e:	d1cb      	bne.n	800e318 <quorem+0x94>
 800e380:	3c01      	subs	r4, #1
 800e382:	e7c6      	b.n	800e312 <quorem+0x8e>
 800e384:	6812      	ldr	r2, [r2, #0]
 800e386:	3b04      	subs	r3, #4
 800e388:	2a00      	cmp	r2, #0
 800e38a:	d1ef      	bne.n	800e36c <quorem+0xe8>
 800e38c:	3c01      	subs	r4, #1
 800e38e:	e7ea      	b.n	800e366 <quorem+0xe2>
 800e390:	2000      	movs	r0, #0
 800e392:	e7ee      	b.n	800e372 <quorem+0xee>
 800e394:	0000      	movs	r0, r0
	...

0800e398 <_dtoa_r>:
 800e398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e39c:	4614      	mov	r4, r2
 800e39e:	461d      	mov	r5, r3
 800e3a0:	69c7      	ldr	r7, [r0, #28]
 800e3a2:	b097      	sub	sp, #92	@ 0x5c
 800e3a4:	4681      	mov	r9, r0
 800e3a6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e3aa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800e3ac:	b97f      	cbnz	r7, 800e3ce <_dtoa_r+0x36>
 800e3ae:	2010      	movs	r0, #16
 800e3b0:	f7fd fef0 	bl	800c194 <malloc>
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	f8c9 001c 	str.w	r0, [r9, #28]
 800e3ba:	b920      	cbnz	r0, 800e3c6 <_dtoa_r+0x2e>
 800e3bc:	21ef      	movs	r1, #239	@ 0xef
 800e3be:	4bac      	ldr	r3, [pc, #688]	@ (800e670 <_dtoa_r+0x2d8>)
 800e3c0:	48ac      	ldr	r0, [pc, #688]	@ (800e674 <_dtoa_r+0x2dc>)
 800e3c2:	f002 fd77 	bl	8010eb4 <__assert_func>
 800e3c6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e3ca:	6007      	str	r7, [r0, #0]
 800e3cc:	60c7      	str	r7, [r0, #12]
 800e3ce:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3d2:	6819      	ldr	r1, [r3, #0]
 800e3d4:	b159      	cbz	r1, 800e3ee <_dtoa_r+0x56>
 800e3d6:	685a      	ldr	r2, [r3, #4]
 800e3d8:	2301      	movs	r3, #1
 800e3da:	4093      	lsls	r3, r2
 800e3dc:	604a      	str	r2, [r1, #4]
 800e3de:	608b      	str	r3, [r1, #8]
 800e3e0:	4648      	mov	r0, r9
 800e3e2:	f001 f981 	bl	800f6e8 <_Bfree>
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3ec:	601a      	str	r2, [r3, #0]
 800e3ee:	1e2b      	subs	r3, r5, #0
 800e3f0:	bfaf      	iteee	ge
 800e3f2:	2300      	movge	r3, #0
 800e3f4:	2201      	movlt	r2, #1
 800e3f6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e3fa:	9307      	strlt	r3, [sp, #28]
 800e3fc:	bfa8      	it	ge
 800e3fe:	6033      	strge	r3, [r6, #0]
 800e400:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e404:	4b9c      	ldr	r3, [pc, #624]	@ (800e678 <_dtoa_r+0x2e0>)
 800e406:	bfb8      	it	lt
 800e408:	6032      	strlt	r2, [r6, #0]
 800e40a:	ea33 0308 	bics.w	r3, r3, r8
 800e40e:	d112      	bne.n	800e436 <_dtoa_r+0x9e>
 800e410:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e414:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e416:	6013      	str	r3, [r2, #0]
 800e418:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e41c:	4323      	orrs	r3, r4
 800e41e:	f000 855e 	beq.w	800eede <_dtoa_r+0xb46>
 800e422:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e424:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e67c <_dtoa_r+0x2e4>
 800e428:	2b00      	cmp	r3, #0
 800e42a:	f000 8560 	beq.w	800eeee <_dtoa_r+0xb56>
 800e42e:	f10a 0303 	add.w	r3, sl, #3
 800e432:	f000 bd5a 	b.w	800eeea <_dtoa_r+0xb52>
 800e436:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e43a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e43e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e442:	2200      	movs	r2, #0
 800e444:	2300      	movs	r3, #0
 800e446:	f7f2 fb1b 	bl	8000a80 <__aeabi_dcmpeq>
 800e44a:	4607      	mov	r7, r0
 800e44c:	b158      	cbz	r0, 800e466 <_dtoa_r+0xce>
 800e44e:	2301      	movs	r3, #1
 800e450:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e452:	6013      	str	r3, [r2, #0]
 800e454:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e456:	b113      	cbz	r3, 800e45e <_dtoa_r+0xc6>
 800e458:	4b89      	ldr	r3, [pc, #548]	@ (800e680 <_dtoa_r+0x2e8>)
 800e45a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e45c:	6013      	str	r3, [r2, #0]
 800e45e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e684 <_dtoa_r+0x2ec>
 800e462:	f000 bd44 	b.w	800eeee <_dtoa_r+0xb56>
 800e466:	ab14      	add	r3, sp, #80	@ 0x50
 800e468:	9301      	str	r3, [sp, #4]
 800e46a:	ab15      	add	r3, sp, #84	@ 0x54
 800e46c:	9300      	str	r3, [sp, #0]
 800e46e:	4648      	mov	r0, r9
 800e470:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e474:	f001 fccc 	bl	800fe10 <__d2b>
 800e478:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800e47c:	9003      	str	r0, [sp, #12]
 800e47e:	2e00      	cmp	r6, #0
 800e480:	d078      	beq.n	800e574 <_dtoa_r+0x1dc>
 800e482:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e486:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e488:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e48c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e490:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e494:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e498:	9712      	str	r7, [sp, #72]	@ 0x48
 800e49a:	4619      	mov	r1, r3
 800e49c:	2200      	movs	r2, #0
 800e49e:	4b7a      	ldr	r3, [pc, #488]	@ (800e688 <_dtoa_r+0x2f0>)
 800e4a0:	f7f1 fece 	bl	8000240 <__aeabi_dsub>
 800e4a4:	a36c      	add	r3, pc, #432	@ (adr r3, 800e658 <_dtoa_r+0x2c0>)
 800e4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4aa:	f7f2 f881 	bl	80005b0 <__aeabi_dmul>
 800e4ae:	a36c      	add	r3, pc, #432	@ (adr r3, 800e660 <_dtoa_r+0x2c8>)
 800e4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4b4:	f7f1 fec6 	bl	8000244 <__adddf3>
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4630      	mov	r0, r6
 800e4bc:	460d      	mov	r5, r1
 800e4be:	f7f2 f80d 	bl	80004dc <__aeabi_i2d>
 800e4c2:	a369      	add	r3, pc, #420	@ (adr r3, 800e668 <_dtoa_r+0x2d0>)
 800e4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c8:	f7f2 f872 	bl	80005b0 <__aeabi_dmul>
 800e4cc:	4602      	mov	r2, r0
 800e4ce:	460b      	mov	r3, r1
 800e4d0:	4620      	mov	r0, r4
 800e4d2:	4629      	mov	r1, r5
 800e4d4:	f7f1 feb6 	bl	8000244 <__adddf3>
 800e4d8:	4604      	mov	r4, r0
 800e4da:	460d      	mov	r5, r1
 800e4dc:	f7f2 fb18 	bl	8000b10 <__aeabi_d2iz>
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	4607      	mov	r7, r0
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	4620      	mov	r0, r4
 800e4e8:	4629      	mov	r1, r5
 800e4ea:	f7f2 fad3 	bl	8000a94 <__aeabi_dcmplt>
 800e4ee:	b140      	cbz	r0, 800e502 <_dtoa_r+0x16a>
 800e4f0:	4638      	mov	r0, r7
 800e4f2:	f7f1 fff3 	bl	80004dc <__aeabi_i2d>
 800e4f6:	4622      	mov	r2, r4
 800e4f8:	462b      	mov	r3, r5
 800e4fa:	f7f2 fac1 	bl	8000a80 <__aeabi_dcmpeq>
 800e4fe:	b900      	cbnz	r0, 800e502 <_dtoa_r+0x16a>
 800e500:	3f01      	subs	r7, #1
 800e502:	2f16      	cmp	r7, #22
 800e504:	d854      	bhi.n	800e5b0 <_dtoa_r+0x218>
 800e506:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e50a:	4b60      	ldr	r3, [pc, #384]	@ (800e68c <_dtoa_r+0x2f4>)
 800e50c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e514:	f7f2 fabe 	bl	8000a94 <__aeabi_dcmplt>
 800e518:	2800      	cmp	r0, #0
 800e51a:	d04b      	beq.n	800e5b4 <_dtoa_r+0x21c>
 800e51c:	2300      	movs	r3, #0
 800e51e:	3f01      	subs	r7, #1
 800e520:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e522:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e524:	1b9b      	subs	r3, r3, r6
 800e526:	1e5a      	subs	r2, r3, #1
 800e528:	bf49      	itett	mi
 800e52a:	f1c3 0301 	rsbmi	r3, r3, #1
 800e52e:	2300      	movpl	r3, #0
 800e530:	9304      	strmi	r3, [sp, #16]
 800e532:	2300      	movmi	r3, #0
 800e534:	9209      	str	r2, [sp, #36]	@ 0x24
 800e536:	bf54      	ite	pl
 800e538:	9304      	strpl	r3, [sp, #16]
 800e53a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800e53c:	2f00      	cmp	r7, #0
 800e53e:	db3b      	blt.n	800e5b8 <_dtoa_r+0x220>
 800e540:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e542:	970e      	str	r7, [sp, #56]	@ 0x38
 800e544:	443b      	add	r3, r7
 800e546:	9309      	str	r3, [sp, #36]	@ 0x24
 800e548:	2300      	movs	r3, #0
 800e54a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e54c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e54e:	2b09      	cmp	r3, #9
 800e550:	d865      	bhi.n	800e61e <_dtoa_r+0x286>
 800e552:	2b05      	cmp	r3, #5
 800e554:	bfc4      	itt	gt
 800e556:	3b04      	subgt	r3, #4
 800e558:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800e55a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e55c:	bfc8      	it	gt
 800e55e:	2400      	movgt	r4, #0
 800e560:	f1a3 0302 	sub.w	r3, r3, #2
 800e564:	bfd8      	it	le
 800e566:	2401      	movle	r4, #1
 800e568:	2b03      	cmp	r3, #3
 800e56a:	d864      	bhi.n	800e636 <_dtoa_r+0x29e>
 800e56c:	e8df f003 	tbb	[pc, r3]
 800e570:	2c385553 	.word	0x2c385553
 800e574:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e578:	441e      	add	r6, r3
 800e57a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e57e:	2b20      	cmp	r3, #32
 800e580:	bfc1      	itttt	gt
 800e582:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e586:	fa08 f803 	lslgt.w	r8, r8, r3
 800e58a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e58e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e592:	bfd6      	itet	le
 800e594:	f1c3 0320 	rsble	r3, r3, #32
 800e598:	ea48 0003 	orrgt.w	r0, r8, r3
 800e59c:	fa04 f003 	lslle.w	r0, r4, r3
 800e5a0:	f7f1 ff8c 	bl	80004bc <__aeabi_ui2d>
 800e5a4:	2201      	movs	r2, #1
 800e5a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e5aa:	3e01      	subs	r6, #1
 800e5ac:	9212      	str	r2, [sp, #72]	@ 0x48
 800e5ae:	e774      	b.n	800e49a <_dtoa_r+0x102>
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	e7b5      	b.n	800e520 <_dtoa_r+0x188>
 800e5b4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e5b6:	e7b4      	b.n	800e522 <_dtoa_r+0x18a>
 800e5b8:	9b04      	ldr	r3, [sp, #16]
 800e5ba:	1bdb      	subs	r3, r3, r7
 800e5bc:	9304      	str	r3, [sp, #16]
 800e5be:	427b      	negs	r3, r7
 800e5c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	930e      	str	r3, [sp, #56]	@ 0x38
 800e5c6:	e7c1      	b.n	800e54c <_dtoa_r+0x1b4>
 800e5c8:	2301      	movs	r3, #1
 800e5ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e5cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5ce:	eb07 0b03 	add.w	fp, r7, r3
 800e5d2:	f10b 0301 	add.w	r3, fp, #1
 800e5d6:	2b01      	cmp	r3, #1
 800e5d8:	9308      	str	r3, [sp, #32]
 800e5da:	bfb8      	it	lt
 800e5dc:	2301      	movlt	r3, #1
 800e5de:	e006      	b.n	800e5ee <_dtoa_r+0x256>
 800e5e0:	2301      	movs	r3, #1
 800e5e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e5e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	dd28      	ble.n	800e63c <_dtoa_r+0x2a4>
 800e5ea:	469b      	mov	fp, r3
 800e5ec:	9308      	str	r3, [sp, #32]
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	2204      	movs	r2, #4
 800e5f2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e5f6:	f102 0514 	add.w	r5, r2, #20
 800e5fa:	429d      	cmp	r5, r3
 800e5fc:	d926      	bls.n	800e64c <_dtoa_r+0x2b4>
 800e5fe:	6041      	str	r1, [r0, #4]
 800e600:	4648      	mov	r0, r9
 800e602:	f001 f831 	bl	800f668 <_Balloc>
 800e606:	4682      	mov	sl, r0
 800e608:	2800      	cmp	r0, #0
 800e60a:	d143      	bne.n	800e694 <_dtoa_r+0x2fc>
 800e60c:	4602      	mov	r2, r0
 800e60e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e612:	4b1f      	ldr	r3, [pc, #124]	@ (800e690 <_dtoa_r+0x2f8>)
 800e614:	e6d4      	b.n	800e3c0 <_dtoa_r+0x28>
 800e616:	2300      	movs	r3, #0
 800e618:	e7e3      	b.n	800e5e2 <_dtoa_r+0x24a>
 800e61a:	2300      	movs	r3, #0
 800e61c:	e7d5      	b.n	800e5ca <_dtoa_r+0x232>
 800e61e:	2401      	movs	r4, #1
 800e620:	2300      	movs	r3, #0
 800e622:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e624:	9320      	str	r3, [sp, #128]	@ 0x80
 800e626:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e62a:	2200      	movs	r2, #0
 800e62c:	2312      	movs	r3, #18
 800e62e:	f8cd b020 	str.w	fp, [sp, #32]
 800e632:	9221      	str	r2, [sp, #132]	@ 0x84
 800e634:	e7db      	b.n	800e5ee <_dtoa_r+0x256>
 800e636:	2301      	movs	r3, #1
 800e638:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e63a:	e7f4      	b.n	800e626 <_dtoa_r+0x28e>
 800e63c:	f04f 0b01 	mov.w	fp, #1
 800e640:	465b      	mov	r3, fp
 800e642:	f8cd b020 	str.w	fp, [sp, #32]
 800e646:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800e64a:	e7d0      	b.n	800e5ee <_dtoa_r+0x256>
 800e64c:	3101      	adds	r1, #1
 800e64e:	0052      	lsls	r2, r2, #1
 800e650:	e7d1      	b.n	800e5f6 <_dtoa_r+0x25e>
 800e652:	bf00      	nop
 800e654:	f3af 8000 	nop.w
 800e658:	636f4361 	.word	0x636f4361
 800e65c:	3fd287a7 	.word	0x3fd287a7
 800e660:	8b60c8b3 	.word	0x8b60c8b3
 800e664:	3fc68a28 	.word	0x3fc68a28
 800e668:	509f79fb 	.word	0x509f79fb
 800e66c:	3fd34413 	.word	0x3fd34413
 800e670:	080125dc 	.word	0x080125dc
 800e674:	080125f3 	.word	0x080125f3
 800e678:	7ff00000 	.word	0x7ff00000
 800e67c:	080125d8 	.word	0x080125d8
 800e680:	0801273d 	.word	0x0801273d
 800e684:	0801273c 	.word	0x0801273c
 800e688:	3ff80000 	.word	0x3ff80000
 800e68c:	08012908 	.word	0x08012908
 800e690:	0801264b 	.word	0x0801264b
 800e694:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e698:	6018      	str	r0, [r3, #0]
 800e69a:	9b08      	ldr	r3, [sp, #32]
 800e69c:	2b0e      	cmp	r3, #14
 800e69e:	f200 80a1 	bhi.w	800e7e4 <_dtoa_r+0x44c>
 800e6a2:	2c00      	cmp	r4, #0
 800e6a4:	f000 809e 	beq.w	800e7e4 <_dtoa_r+0x44c>
 800e6a8:	2f00      	cmp	r7, #0
 800e6aa:	dd33      	ble.n	800e714 <_dtoa_r+0x37c>
 800e6ac:	4b9c      	ldr	r3, [pc, #624]	@ (800e920 <_dtoa_r+0x588>)
 800e6ae:	f007 020f 	and.w	r2, r7, #15
 800e6b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e6b6:	05f8      	lsls	r0, r7, #23
 800e6b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e6bc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800e6c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e6c4:	d516      	bpl.n	800e6f4 <_dtoa_r+0x35c>
 800e6c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6ca:	4b96      	ldr	r3, [pc, #600]	@ (800e924 <_dtoa_r+0x58c>)
 800e6cc:	2603      	movs	r6, #3
 800e6ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e6d2:	f7f2 f897 	bl	8000804 <__aeabi_ddiv>
 800e6d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e6da:	f004 040f 	and.w	r4, r4, #15
 800e6de:	4d91      	ldr	r5, [pc, #580]	@ (800e924 <_dtoa_r+0x58c>)
 800e6e0:	b954      	cbnz	r4, 800e6f8 <_dtoa_r+0x360>
 800e6e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e6e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6ea:	f7f2 f88b 	bl	8000804 <__aeabi_ddiv>
 800e6ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e6f2:	e028      	b.n	800e746 <_dtoa_r+0x3ae>
 800e6f4:	2602      	movs	r6, #2
 800e6f6:	e7f2      	b.n	800e6de <_dtoa_r+0x346>
 800e6f8:	07e1      	lsls	r1, r4, #31
 800e6fa:	d508      	bpl.n	800e70e <_dtoa_r+0x376>
 800e6fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e700:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e704:	f7f1 ff54 	bl	80005b0 <__aeabi_dmul>
 800e708:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e70c:	3601      	adds	r6, #1
 800e70e:	1064      	asrs	r4, r4, #1
 800e710:	3508      	adds	r5, #8
 800e712:	e7e5      	b.n	800e6e0 <_dtoa_r+0x348>
 800e714:	f000 80af 	beq.w	800e876 <_dtoa_r+0x4de>
 800e718:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e71c:	427c      	negs	r4, r7
 800e71e:	4b80      	ldr	r3, [pc, #512]	@ (800e920 <_dtoa_r+0x588>)
 800e720:	f004 020f 	and.w	r2, r4, #15
 800e724:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e72c:	f7f1 ff40 	bl	80005b0 <__aeabi_dmul>
 800e730:	2602      	movs	r6, #2
 800e732:	2300      	movs	r3, #0
 800e734:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e738:	4d7a      	ldr	r5, [pc, #488]	@ (800e924 <_dtoa_r+0x58c>)
 800e73a:	1124      	asrs	r4, r4, #4
 800e73c:	2c00      	cmp	r4, #0
 800e73e:	f040 808f 	bne.w	800e860 <_dtoa_r+0x4c8>
 800e742:	2b00      	cmp	r3, #0
 800e744:	d1d3      	bne.n	800e6ee <_dtoa_r+0x356>
 800e746:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e74a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f000 8094 	beq.w	800e87a <_dtoa_r+0x4e2>
 800e752:	2200      	movs	r2, #0
 800e754:	4620      	mov	r0, r4
 800e756:	4629      	mov	r1, r5
 800e758:	4b73      	ldr	r3, [pc, #460]	@ (800e928 <_dtoa_r+0x590>)
 800e75a:	f7f2 f99b 	bl	8000a94 <__aeabi_dcmplt>
 800e75e:	2800      	cmp	r0, #0
 800e760:	f000 808b 	beq.w	800e87a <_dtoa_r+0x4e2>
 800e764:	9b08      	ldr	r3, [sp, #32]
 800e766:	2b00      	cmp	r3, #0
 800e768:	f000 8087 	beq.w	800e87a <_dtoa_r+0x4e2>
 800e76c:	f1bb 0f00 	cmp.w	fp, #0
 800e770:	dd34      	ble.n	800e7dc <_dtoa_r+0x444>
 800e772:	4620      	mov	r0, r4
 800e774:	2200      	movs	r2, #0
 800e776:	4629      	mov	r1, r5
 800e778:	4b6c      	ldr	r3, [pc, #432]	@ (800e92c <_dtoa_r+0x594>)
 800e77a:	f7f1 ff19 	bl	80005b0 <__aeabi_dmul>
 800e77e:	465c      	mov	r4, fp
 800e780:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e784:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e788:	3601      	adds	r6, #1
 800e78a:	4630      	mov	r0, r6
 800e78c:	f7f1 fea6 	bl	80004dc <__aeabi_i2d>
 800e790:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e794:	f7f1 ff0c 	bl	80005b0 <__aeabi_dmul>
 800e798:	2200      	movs	r2, #0
 800e79a:	4b65      	ldr	r3, [pc, #404]	@ (800e930 <_dtoa_r+0x598>)
 800e79c:	f7f1 fd52 	bl	8000244 <__adddf3>
 800e7a0:	4605      	mov	r5, r0
 800e7a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e7a6:	2c00      	cmp	r4, #0
 800e7a8:	d16a      	bne.n	800e880 <_dtoa_r+0x4e8>
 800e7aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	4b60      	ldr	r3, [pc, #384]	@ (800e934 <_dtoa_r+0x59c>)
 800e7b2:	f7f1 fd45 	bl	8000240 <__aeabi_dsub>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e7be:	462a      	mov	r2, r5
 800e7c0:	4633      	mov	r3, r6
 800e7c2:	f7f2 f985 	bl	8000ad0 <__aeabi_dcmpgt>
 800e7c6:	2800      	cmp	r0, #0
 800e7c8:	f040 8298 	bne.w	800ecfc <_dtoa_r+0x964>
 800e7cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7d0:	462a      	mov	r2, r5
 800e7d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e7d6:	f7f2 f95d 	bl	8000a94 <__aeabi_dcmplt>
 800e7da:	bb38      	cbnz	r0, 800e82c <_dtoa_r+0x494>
 800e7dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e7e0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e7e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	f2c0 8157 	blt.w	800ea9a <_dtoa_r+0x702>
 800e7ec:	2f0e      	cmp	r7, #14
 800e7ee:	f300 8154 	bgt.w	800ea9a <_dtoa_r+0x702>
 800e7f2:	4b4b      	ldr	r3, [pc, #300]	@ (800e920 <_dtoa_r+0x588>)
 800e7f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e7f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e7fc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e800:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e802:	2b00      	cmp	r3, #0
 800e804:	f280 80e5 	bge.w	800e9d2 <_dtoa_r+0x63a>
 800e808:	9b08      	ldr	r3, [sp, #32]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	f300 80e1 	bgt.w	800e9d2 <_dtoa_r+0x63a>
 800e810:	d10c      	bne.n	800e82c <_dtoa_r+0x494>
 800e812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e816:	2200      	movs	r2, #0
 800e818:	4b46      	ldr	r3, [pc, #280]	@ (800e934 <_dtoa_r+0x59c>)
 800e81a:	f7f1 fec9 	bl	80005b0 <__aeabi_dmul>
 800e81e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e822:	f7f2 f94b 	bl	8000abc <__aeabi_dcmpge>
 800e826:	2800      	cmp	r0, #0
 800e828:	f000 8266 	beq.w	800ecf8 <_dtoa_r+0x960>
 800e82c:	2400      	movs	r4, #0
 800e82e:	4625      	mov	r5, r4
 800e830:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e832:	4656      	mov	r6, sl
 800e834:	ea6f 0803 	mvn.w	r8, r3
 800e838:	2700      	movs	r7, #0
 800e83a:	4621      	mov	r1, r4
 800e83c:	4648      	mov	r0, r9
 800e83e:	f000 ff53 	bl	800f6e8 <_Bfree>
 800e842:	2d00      	cmp	r5, #0
 800e844:	f000 80bd 	beq.w	800e9c2 <_dtoa_r+0x62a>
 800e848:	b12f      	cbz	r7, 800e856 <_dtoa_r+0x4be>
 800e84a:	42af      	cmp	r7, r5
 800e84c:	d003      	beq.n	800e856 <_dtoa_r+0x4be>
 800e84e:	4639      	mov	r1, r7
 800e850:	4648      	mov	r0, r9
 800e852:	f000 ff49 	bl	800f6e8 <_Bfree>
 800e856:	4629      	mov	r1, r5
 800e858:	4648      	mov	r0, r9
 800e85a:	f000 ff45 	bl	800f6e8 <_Bfree>
 800e85e:	e0b0      	b.n	800e9c2 <_dtoa_r+0x62a>
 800e860:	07e2      	lsls	r2, r4, #31
 800e862:	d505      	bpl.n	800e870 <_dtoa_r+0x4d8>
 800e864:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e868:	f7f1 fea2 	bl	80005b0 <__aeabi_dmul>
 800e86c:	2301      	movs	r3, #1
 800e86e:	3601      	adds	r6, #1
 800e870:	1064      	asrs	r4, r4, #1
 800e872:	3508      	adds	r5, #8
 800e874:	e762      	b.n	800e73c <_dtoa_r+0x3a4>
 800e876:	2602      	movs	r6, #2
 800e878:	e765      	b.n	800e746 <_dtoa_r+0x3ae>
 800e87a:	46b8      	mov	r8, r7
 800e87c:	9c08      	ldr	r4, [sp, #32]
 800e87e:	e784      	b.n	800e78a <_dtoa_r+0x3f2>
 800e880:	4b27      	ldr	r3, [pc, #156]	@ (800e920 <_dtoa_r+0x588>)
 800e882:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e884:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e888:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e88c:	4454      	add	r4, sl
 800e88e:	2900      	cmp	r1, #0
 800e890:	d054      	beq.n	800e93c <_dtoa_r+0x5a4>
 800e892:	2000      	movs	r0, #0
 800e894:	4928      	ldr	r1, [pc, #160]	@ (800e938 <_dtoa_r+0x5a0>)
 800e896:	f7f1 ffb5 	bl	8000804 <__aeabi_ddiv>
 800e89a:	4633      	mov	r3, r6
 800e89c:	462a      	mov	r2, r5
 800e89e:	f7f1 fccf 	bl	8000240 <__aeabi_dsub>
 800e8a2:	4656      	mov	r6, sl
 800e8a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e8a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e8ac:	f7f2 f930 	bl	8000b10 <__aeabi_d2iz>
 800e8b0:	4605      	mov	r5, r0
 800e8b2:	f7f1 fe13 	bl	80004dc <__aeabi_i2d>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	460b      	mov	r3, r1
 800e8ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e8be:	f7f1 fcbf 	bl	8000240 <__aeabi_dsub>
 800e8c2:	4602      	mov	r2, r0
 800e8c4:	460b      	mov	r3, r1
 800e8c6:	3530      	adds	r5, #48	@ 0x30
 800e8c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e8cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e8d0:	f806 5b01 	strb.w	r5, [r6], #1
 800e8d4:	f7f2 f8de 	bl	8000a94 <__aeabi_dcmplt>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d172      	bne.n	800e9c2 <_dtoa_r+0x62a>
 800e8dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	4911      	ldr	r1, [pc, #68]	@ (800e928 <_dtoa_r+0x590>)
 800e8e4:	f7f1 fcac 	bl	8000240 <__aeabi_dsub>
 800e8e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e8ec:	f7f2 f8d2 	bl	8000a94 <__aeabi_dcmplt>
 800e8f0:	2800      	cmp	r0, #0
 800e8f2:	f040 80b4 	bne.w	800ea5e <_dtoa_r+0x6c6>
 800e8f6:	42a6      	cmp	r6, r4
 800e8f8:	f43f af70 	beq.w	800e7dc <_dtoa_r+0x444>
 800e8fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e900:	2200      	movs	r2, #0
 800e902:	4b0a      	ldr	r3, [pc, #40]	@ (800e92c <_dtoa_r+0x594>)
 800e904:	f7f1 fe54 	bl	80005b0 <__aeabi_dmul>
 800e908:	2200      	movs	r2, #0
 800e90a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e90e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e912:	4b06      	ldr	r3, [pc, #24]	@ (800e92c <_dtoa_r+0x594>)
 800e914:	f7f1 fe4c 	bl	80005b0 <__aeabi_dmul>
 800e918:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e91c:	e7c4      	b.n	800e8a8 <_dtoa_r+0x510>
 800e91e:	bf00      	nop
 800e920:	08012908 	.word	0x08012908
 800e924:	080128e0 	.word	0x080128e0
 800e928:	3ff00000 	.word	0x3ff00000
 800e92c:	40240000 	.word	0x40240000
 800e930:	401c0000 	.word	0x401c0000
 800e934:	40140000 	.word	0x40140000
 800e938:	3fe00000 	.word	0x3fe00000
 800e93c:	4631      	mov	r1, r6
 800e93e:	4628      	mov	r0, r5
 800e940:	f7f1 fe36 	bl	80005b0 <__aeabi_dmul>
 800e944:	4656      	mov	r6, sl
 800e946:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e94a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e94c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e950:	f7f2 f8de 	bl	8000b10 <__aeabi_d2iz>
 800e954:	4605      	mov	r5, r0
 800e956:	f7f1 fdc1 	bl	80004dc <__aeabi_i2d>
 800e95a:	4602      	mov	r2, r0
 800e95c:	460b      	mov	r3, r1
 800e95e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e962:	f7f1 fc6d 	bl	8000240 <__aeabi_dsub>
 800e966:	4602      	mov	r2, r0
 800e968:	460b      	mov	r3, r1
 800e96a:	3530      	adds	r5, #48	@ 0x30
 800e96c:	f806 5b01 	strb.w	r5, [r6], #1
 800e970:	42a6      	cmp	r6, r4
 800e972:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e976:	f04f 0200 	mov.w	r2, #0
 800e97a:	d124      	bne.n	800e9c6 <_dtoa_r+0x62e>
 800e97c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e980:	4bae      	ldr	r3, [pc, #696]	@ (800ec3c <_dtoa_r+0x8a4>)
 800e982:	f7f1 fc5f 	bl	8000244 <__adddf3>
 800e986:	4602      	mov	r2, r0
 800e988:	460b      	mov	r3, r1
 800e98a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e98e:	f7f2 f89f 	bl	8000ad0 <__aeabi_dcmpgt>
 800e992:	2800      	cmp	r0, #0
 800e994:	d163      	bne.n	800ea5e <_dtoa_r+0x6c6>
 800e996:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e99a:	2000      	movs	r0, #0
 800e99c:	49a7      	ldr	r1, [pc, #668]	@ (800ec3c <_dtoa_r+0x8a4>)
 800e99e:	f7f1 fc4f 	bl	8000240 <__aeabi_dsub>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	460b      	mov	r3, r1
 800e9a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9aa:	f7f2 f873 	bl	8000a94 <__aeabi_dcmplt>
 800e9ae:	2800      	cmp	r0, #0
 800e9b0:	f43f af14 	beq.w	800e7dc <_dtoa_r+0x444>
 800e9b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e9b6:	1e73      	subs	r3, r6, #1
 800e9b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e9ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e9be:	2b30      	cmp	r3, #48	@ 0x30
 800e9c0:	d0f8      	beq.n	800e9b4 <_dtoa_r+0x61c>
 800e9c2:	4647      	mov	r7, r8
 800e9c4:	e03b      	b.n	800ea3e <_dtoa_r+0x6a6>
 800e9c6:	4b9e      	ldr	r3, [pc, #632]	@ (800ec40 <_dtoa_r+0x8a8>)
 800e9c8:	f7f1 fdf2 	bl	80005b0 <__aeabi_dmul>
 800e9cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e9d0:	e7bc      	b.n	800e94c <_dtoa_r+0x5b4>
 800e9d2:	4656      	mov	r6, sl
 800e9d4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e9d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e9dc:	4620      	mov	r0, r4
 800e9de:	4629      	mov	r1, r5
 800e9e0:	f7f1 ff10 	bl	8000804 <__aeabi_ddiv>
 800e9e4:	f7f2 f894 	bl	8000b10 <__aeabi_d2iz>
 800e9e8:	4680      	mov	r8, r0
 800e9ea:	f7f1 fd77 	bl	80004dc <__aeabi_i2d>
 800e9ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e9f2:	f7f1 fddd 	bl	80005b0 <__aeabi_dmul>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	4629      	mov	r1, r5
 800e9fe:	f7f1 fc1f 	bl	8000240 <__aeabi_dsub>
 800ea02:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ea06:	9d08      	ldr	r5, [sp, #32]
 800ea08:	f806 4b01 	strb.w	r4, [r6], #1
 800ea0c:	eba6 040a 	sub.w	r4, r6, sl
 800ea10:	42a5      	cmp	r5, r4
 800ea12:	4602      	mov	r2, r0
 800ea14:	460b      	mov	r3, r1
 800ea16:	d133      	bne.n	800ea80 <_dtoa_r+0x6e8>
 800ea18:	f7f1 fc14 	bl	8000244 <__adddf3>
 800ea1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea20:	4604      	mov	r4, r0
 800ea22:	460d      	mov	r5, r1
 800ea24:	f7f2 f854 	bl	8000ad0 <__aeabi_dcmpgt>
 800ea28:	b9c0      	cbnz	r0, 800ea5c <_dtoa_r+0x6c4>
 800ea2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea2e:	4620      	mov	r0, r4
 800ea30:	4629      	mov	r1, r5
 800ea32:	f7f2 f825 	bl	8000a80 <__aeabi_dcmpeq>
 800ea36:	b110      	cbz	r0, 800ea3e <_dtoa_r+0x6a6>
 800ea38:	f018 0f01 	tst.w	r8, #1
 800ea3c:	d10e      	bne.n	800ea5c <_dtoa_r+0x6c4>
 800ea3e:	4648      	mov	r0, r9
 800ea40:	9903      	ldr	r1, [sp, #12]
 800ea42:	f000 fe51 	bl	800f6e8 <_Bfree>
 800ea46:	2300      	movs	r3, #0
 800ea48:	7033      	strb	r3, [r6, #0]
 800ea4a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea4c:	3701      	adds	r7, #1
 800ea4e:	601f      	str	r7, [r3, #0]
 800ea50:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	f000 824b 	beq.w	800eeee <_dtoa_r+0xb56>
 800ea58:	601e      	str	r6, [r3, #0]
 800ea5a:	e248      	b.n	800eeee <_dtoa_r+0xb56>
 800ea5c:	46b8      	mov	r8, r7
 800ea5e:	4633      	mov	r3, r6
 800ea60:	461e      	mov	r6, r3
 800ea62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ea66:	2a39      	cmp	r2, #57	@ 0x39
 800ea68:	d106      	bne.n	800ea78 <_dtoa_r+0x6e0>
 800ea6a:	459a      	cmp	sl, r3
 800ea6c:	d1f8      	bne.n	800ea60 <_dtoa_r+0x6c8>
 800ea6e:	2230      	movs	r2, #48	@ 0x30
 800ea70:	f108 0801 	add.w	r8, r8, #1
 800ea74:	f88a 2000 	strb.w	r2, [sl]
 800ea78:	781a      	ldrb	r2, [r3, #0]
 800ea7a:	3201      	adds	r2, #1
 800ea7c:	701a      	strb	r2, [r3, #0]
 800ea7e:	e7a0      	b.n	800e9c2 <_dtoa_r+0x62a>
 800ea80:	2200      	movs	r2, #0
 800ea82:	4b6f      	ldr	r3, [pc, #444]	@ (800ec40 <_dtoa_r+0x8a8>)
 800ea84:	f7f1 fd94 	bl	80005b0 <__aeabi_dmul>
 800ea88:	2200      	movs	r2, #0
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	4604      	mov	r4, r0
 800ea8e:	460d      	mov	r5, r1
 800ea90:	f7f1 fff6 	bl	8000a80 <__aeabi_dcmpeq>
 800ea94:	2800      	cmp	r0, #0
 800ea96:	d09f      	beq.n	800e9d8 <_dtoa_r+0x640>
 800ea98:	e7d1      	b.n	800ea3e <_dtoa_r+0x6a6>
 800ea9a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea9c:	2a00      	cmp	r2, #0
 800ea9e:	f000 80ea 	beq.w	800ec76 <_dtoa_r+0x8de>
 800eaa2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800eaa4:	2a01      	cmp	r2, #1
 800eaa6:	f300 80cd 	bgt.w	800ec44 <_dtoa_r+0x8ac>
 800eaaa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800eaac:	2a00      	cmp	r2, #0
 800eaae:	f000 80c1 	beq.w	800ec34 <_dtoa_r+0x89c>
 800eab2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800eab6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800eab8:	9e04      	ldr	r6, [sp, #16]
 800eaba:	9a04      	ldr	r2, [sp, #16]
 800eabc:	2101      	movs	r1, #1
 800eabe:	441a      	add	r2, r3
 800eac0:	9204      	str	r2, [sp, #16]
 800eac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eac4:	4648      	mov	r0, r9
 800eac6:	441a      	add	r2, r3
 800eac8:	9209      	str	r2, [sp, #36]	@ 0x24
 800eaca:	f000 ff0b 	bl	800f8e4 <__i2b>
 800eace:	4605      	mov	r5, r0
 800ead0:	b166      	cbz	r6, 800eaec <_dtoa_r+0x754>
 800ead2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	dd09      	ble.n	800eaec <_dtoa_r+0x754>
 800ead8:	42b3      	cmp	r3, r6
 800eada:	bfa8      	it	ge
 800eadc:	4633      	movge	r3, r6
 800eade:	9a04      	ldr	r2, [sp, #16]
 800eae0:	1af6      	subs	r6, r6, r3
 800eae2:	1ad2      	subs	r2, r2, r3
 800eae4:	9204      	str	r2, [sp, #16]
 800eae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eae8:	1ad3      	subs	r3, r2, r3
 800eaea:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eaee:	b30b      	cbz	r3, 800eb34 <_dtoa_r+0x79c>
 800eaf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	f000 80c6 	beq.w	800ec84 <_dtoa_r+0x8ec>
 800eaf8:	2c00      	cmp	r4, #0
 800eafa:	f000 80c0 	beq.w	800ec7e <_dtoa_r+0x8e6>
 800eafe:	4629      	mov	r1, r5
 800eb00:	4622      	mov	r2, r4
 800eb02:	4648      	mov	r0, r9
 800eb04:	f000 ffa6 	bl	800fa54 <__pow5mult>
 800eb08:	9a03      	ldr	r2, [sp, #12]
 800eb0a:	4601      	mov	r1, r0
 800eb0c:	4605      	mov	r5, r0
 800eb0e:	4648      	mov	r0, r9
 800eb10:	f000 fefe 	bl	800f910 <__multiply>
 800eb14:	9903      	ldr	r1, [sp, #12]
 800eb16:	4680      	mov	r8, r0
 800eb18:	4648      	mov	r0, r9
 800eb1a:	f000 fde5 	bl	800f6e8 <_Bfree>
 800eb1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb20:	1b1b      	subs	r3, r3, r4
 800eb22:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb24:	f000 80b1 	beq.w	800ec8a <_dtoa_r+0x8f2>
 800eb28:	4641      	mov	r1, r8
 800eb2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb2c:	4648      	mov	r0, r9
 800eb2e:	f000 ff91 	bl	800fa54 <__pow5mult>
 800eb32:	9003      	str	r0, [sp, #12]
 800eb34:	2101      	movs	r1, #1
 800eb36:	4648      	mov	r0, r9
 800eb38:	f000 fed4 	bl	800f8e4 <__i2b>
 800eb3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb3e:	4604      	mov	r4, r0
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	f000 81d8 	beq.w	800eef6 <_dtoa_r+0xb5e>
 800eb46:	461a      	mov	r2, r3
 800eb48:	4601      	mov	r1, r0
 800eb4a:	4648      	mov	r0, r9
 800eb4c:	f000 ff82 	bl	800fa54 <__pow5mult>
 800eb50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800eb52:	4604      	mov	r4, r0
 800eb54:	2b01      	cmp	r3, #1
 800eb56:	f300 809f 	bgt.w	800ec98 <_dtoa_r+0x900>
 800eb5a:	9b06      	ldr	r3, [sp, #24]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	f040 8097 	bne.w	800ec90 <_dtoa_r+0x8f8>
 800eb62:	9b07      	ldr	r3, [sp, #28]
 800eb64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	f040 8093 	bne.w	800ec94 <_dtoa_r+0x8fc>
 800eb6e:	9b07      	ldr	r3, [sp, #28]
 800eb70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb74:	0d1b      	lsrs	r3, r3, #20
 800eb76:	051b      	lsls	r3, r3, #20
 800eb78:	b133      	cbz	r3, 800eb88 <_dtoa_r+0x7f0>
 800eb7a:	9b04      	ldr	r3, [sp, #16]
 800eb7c:	3301      	adds	r3, #1
 800eb7e:	9304      	str	r3, [sp, #16]
 800eb80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb82:	3301      	adds	r3, #1
 800eb84:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb86:	2301      	movs	r3, #1
 800eb88:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	f000 81b8 	beq.w	800ef02 <_dtoa_r+0xb6a>
 800eb92:	6923      	ldr	r3, [r4, #16]
 800eb94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb98:	6918      	ldr	r0, [r3, #16]
 800eb9a:	f000 fe57 	bl	800f84c <__hi0bits>
 800eb9e:	f1c0 0020 	rsb	r0, r0, #32
 800eba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eba4:	4418      	add	r0, r3
 800eba6:	f010 001f 	ands.w	r0, r0, #31
 800ebaa:	f000 8082 	beq.w	800ecb2 <_dtoa_r+0x91a>
 800ebae:	f1c0 0320 	rsb	r3, r0, #32
 800ebb2:	2b04      	cmp	r3, #4
 800ebb4:	dd73      	ble.n	800ec9e <_dtoa_r+0x906>
 800ebb6:	9b04      	ldr	r3, [sp, #16]
 800ebb8:	f1c0 001c 	rsb	r0, r0, #28
 800ebbc:	4403      	add	r3, r0
 800ebbe:	9304      	str	r3, [sp, #16]
 800ebc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebc2:	4406      	add	r6, r0
 800ebc4:	4403      	add	r3, r0
 800ebc6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebc8:	9b04      	ldr	r3, [sp, #16]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	dd05      	ble.n	800ebda <_dtoa_r+0x842>
 800ebce:	461a      	mov	r2, r3
 800ebd0:	4648      	mov	r0, r9
 800ebd2:	9903      	ldr	r1, [sp, #12]
 800ebd4:	f000 ff98 	bl	800fb08 <__lshift>
 800ebd8:	9003      	str	r0, [sp, #12]
 800ebda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	dd05      	ble.n	800ebec <_dtoa_r+0x854>
 800ebe0:	4621      	mov	r1, r4
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	4648      	mov	r0, r9
 800ebe6:	f000 ff8f 	bl	800fb08 <__lshift>
 800ebea:	4604      	mov	r4, r0
 800ebec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d061      	beq.n	800ecb6 <_dtoa_r+0x91e>
 800ebf2:	4621      	mov	r1, r4
 800ebf4:	9803      	ldr	r0, [sp, #12]
 800ebf6:	f000 fff3 	bl	800fbe0 <__mcmp>
 800ebfa:	2800      	cmp	r0, #0
 800ebfc:	da5b      	bge.n	800ecb6 <_dtoa_r+0x91e>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	220a      	movs	r2, #10
 800ec02:	4648      	mov	r0, r9
 800ec04:	9903      	ldr	r1, [sp, #12]
 800ec06:	f000 fd91 	bl	800f72c <__multadd>
 800ec0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ec0c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ec10:	9003      	str	r0, [sp, #12]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f000 8177 	beq.w	800ef06 <_dtoa_r+0xb6e>
 800ec18:	4629      	mov	r1, r5
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	220a      	movs	r2, #10
 800ec1e:	4648      	mov	r0, r9
 800ec20:	f000 fd84 	bl	800f72c <__multadd>
 800ec24:	f1bb 0f00 	cmp.w	fp, #0
 800ec28:	4605      	mov	r5, r0
 800ec2a:	dc6f      	bgt.n	800ed0c <_dtoa_r+0x974>
 800ec2c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ec2e:	2b02      	cmp	r3, #2
 800ec30:	dc49      	bgt.n	800ecc6 <_dtoa_r+0x92e>
 800ec32:	e06b      	b.n	800ed0c <_dtoa_r+0x974>
 800ec34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ec36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ec3a:	e73c      	b.n	800eab6 <_dtoa_r+0x71e>
 800ec3c:	3fe00000 	.word	0x3fe00000
 800ec40:	40240000 	.word	0x40240000
 800ec44:	9b08      	ldr	r3, [sp, #32]
 800ec46:	1e5c      	subs	r4, r3, #1
 800ec48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec4a:	42a3      	cmp	r3, r4
 800ec4c:	db09      	blt.n	800ec62 <_dtoa_r+0x8ca>
 800ec4e:	1b1c      	subs	r4, r3, r4
 800ec50:	9b08      	ldr	r3, [sp, #32]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	f6bf af30 	bge.w	800eab8 <_dtoa_r+0x720>
 800ec58:	9b04      	ldr	r3, [sp, #16]
 800ec5a:	9a08      	ldr	r2, [sp, #32]
 800ec5c:	1a9e      	subs	r6, r3, r2
 800ec5e:	2300      	movs	r3, #0
 800ec60:	e72b      	b.n	800eaba <_dtoa_r+0x722>
 800ec62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec66:	1ae3      	subs	r3, r4, r3
 800ec68:	441a      	add	r2, r3
 800ec6a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ec6c:	9e04      	ldr	r6, [sp, #16]
 800ec6e:	2400      	movs	r4, #0
 800ec70:	9b08      	ldr	r3, [sp, #32]
 800ec72:	920e      	str	r2, [sp, #56]	@ 0x38
 800ec74:	e721      	b.n	800eaba <_dtoa_r+0x722>
 800ec76:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ec78:	9e04      	ldr	r6, [sp, #16]
 800ec7a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ec7c:	e728      	b.n	800ead0 <_dtoa_r+0x738>
 800ec7e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ec82:	e751      	b.n	800eb28 <_dtoa_r+0x790>
 800ec84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ec86:	9903      	ldr	r1, [sp, #12]
 800ec88:	e750      	b.n	800eb2c <_dtoa_r+0x794>
 800ec8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec8e:	e751      	b.n	800eb34 <_dtoa_r+0x79c>
 800ec90:	2300      	movs	r3, #0
 800ec92:	e779      	b.n	800eb88 <_dtoa_r+0x7f0>
 800ec94:	9b06      	ldr	r3, [sp, #24]
 800ec96:	e777      	b.n	800eb88 <_dtoa_r+0x7f0>
 800ec98:	2300      	movs	r3, #0
 800ec9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec9c:	e779      	b.n	800eb92 <_dtoa_r+0x7fa>
 800ec9e:	d093      	beq.n	800ebc8 <_dtoa_r+0x830>
 800eca0:	9a04      	ldr	r2, [sp, #16]
 800eca2:	331c      	adds	r3, #28
 800eca4:	441a      	add	r2, r3
 800eca6:	9204      	str	r2, [sp, #16]
 800eca8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecaa:	441e      	add	r6, r3
 800ecac:	441a      	add	r2, r3
 800ecae:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecb0:	e78a      	b.n	800ebc8 <_dtoa_r+0x830>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	e7f4      	b.n	800eca0 <_dtoa_r+0x908>
 800ecb6:	9b08      	ldr	r3, [sp, #32]
 800ecb8:	46b8      	mov	r8, r7
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	dc20      	bgt.n	800ed00 <_dtoa_r+0x968>
 800ecbe:	469b      	mov	fp, r3
 800ecc0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ecc2:	2b02      	cmp	r3, #2
 800ecc4:	dd1e      	ble.n	800ed04 <_dtoa_r+0x96c>
 800ecc6:	f1bb 0f00 	cmp.w	fp, #0
 800ecca:	f47f adb1 	bne.w	800e830 <_dtoa_r+0x498>
 800ecce:	4621      	mov	r1, r4
 800ecd0:	465b      	mov	r3, fp
 800ecd2:	2205      	movs	r2, #5
 800ecd4:	4648      	mov	r0, r9
 800ecd6:	f000 fd29 	bl	800f72c <__multadd>
 800ecda:	4601      	mov	r1, r0
 800ecdc:	4604      	mov	r4, r0
 800ecde:	9803      	ldr	r0, [sp, #12]
 800ece0:	f000 ff7e 	bl	800fbe0 <__mcmp>
 800ece4:	2800      	cmp	r0, #0
 800ece6:	f77f ada3 	ble.w	800e830 <_dtoa_r+0x498>
 800ecea:	4656      	mov	r6, sl
 800ecec:	2331      	movs	r3, #49	@ 0x31
 800ecee:	f108 0801 	add.w	r8, r8, #1
 800ecf2:	f806 3b01 	strb.w	r3, [r6], #1
 800ecf6:	e59f      	b.n	800e838 <_dtoa_r+0x4a0>
 800ecf8:	46b8      	mov	r8, r7
 800ecfa:	9c08      	ldr	r4, [sp, #32]
 800ecfc:	4625      	mov	r5, r4
 800ecfe:	e7f4      	b.n	800ecea <_dtoa_r+0x952>
 800ed00:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ed04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	f000 8101 	beq.w	800ef0e <_dtoa_r+0xb76>
 800ed0c:	2e00      	cmp	r6, #0
 800ed0e:	dd05      	ble.n	800ed1c <_dtoa_r+0x984>
 800ed10:	4629      	mov	r1, r5
 800ed12:	4632      	mov	r2, r6
 800ed14:	4648      	mov	r0, r9
 800ed16:	f000 fef7 	bl	800fb08 <__lshift>
 800ed1a:	4605      	mov	r5, r0
 800ed1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d05c      	beq.n	800eddc <_dtoa_r+0xa44>
 800ed22:	4648      	mov	r0, r9
 800ed24:	6869      	ldr	r1, [r5, #4]
 800ed26:	f000 fc9f 	bl	800f668 <_Balloc>
 800ed2a:	4606      	mov	r6, r0
 800ed2c:	b928      	cbnz	r0, 800ed3a <_dtoa_r+0x9a2>
 800ed2e:	4602      	mov	r2, r0
 800ed30:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ed34:	4b80      	ldr	r3, [pc, #512]	@ (800ef38 <_dtoa_r+0xba0>)
 800ed36:	f7ff bb43 	b.w	800e3c0 <_dtoa_r+0x28>
 800ed3a:	692a      	ldr	r2, [r5, #16]
 800ed3c:	f105 010c 	add.w	r1, r5, #12
 800ed40:	3202      	adds	r2, #2
 800ed42:	0092      	lsls	r2, r2, #2
 800ed44:	300c      	adds	r0, #12
 800ed46:	f7ff fa84 	bl	800e252 <memcpy>
 800ed4a:	2201      	movs	r2, #1
 800ed4c:	4631      	mov	r1, r6
 800ed4e:	4648      	mov	r0, r9
 800ed50:	f000 feda 	bl	800fb08 <__lshift>
 800ed54:	462f      	mov	r7, r5
 800ed56:	4605      	mov	r5, r0
 800ed58:	f10a 0301 	add.w	r3, sl, #1
 800ed5c:	9304      	str	r3, [sp, #16]
 800ed5e:	eb0a 030b 	add.w	r3, sl, fp
 800ed62:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed64:	9b06      	ldr	r3, [sp, #24]
 800ed66:	f003 0301 	and.w	r3, r3, #1
 800ed6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed6c:	9b04      	ldr	r3, [sp, #16]
 800ed6e:	4621      	mov	r1, r4
 800ed70:	9803      	ldr	r0, [sp, #12]
 800ed72:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ed76:	f7ff fa85 	bl	800e284 <quorem>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	4639      	mov	r1, r7
 800ed7e:	3330      	adds	r3, #48	@ 0x30
 800ed80:	9006      	str	r0, [sp, #24]
 800ed82:	9803      	ldr	r0, [sp, #12]
 800ed84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed86:	f000 ff2b 	bl	800fbe0 <__mcmp>
 800ed8a:	462a      	mov	r2, r5
 800ed8c:	9008      	str	r0, [sp, #32]
 800ed8e:	4621      	mov	r1, r4
 800ed90:	4648      	mov	r0, r9
 800ed92:	f000 ff41 	bl	800fc18 <__mdiff>
 800ed96:	68c2      	ldr	r2, [r0, #12]
 800ed98:	4606      	mov	r6, r0
 800ed9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed9c:	bb02      	cbnz	r2, 800ede0 <_dtoa_r+0xa48>
 800ed9e:	4601      	mov	r1, r0
 800eda0:	9803      	ldr	r0, [sp, #12]
 800eda2:	f000 ff1d 	bl	800fbe0 <__mcmp>
 800eda6:	4602      	mov	r2, r0
 800eda8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edaa:	4631      	mov	r1, r6
 800edac:	4648      	mov	r0, r9
 800edae:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800edb2:	f000 fc99 	bl	800f6e8 <_Bfree>
 800edb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800edb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800edba:	9e04      	ldr	r6, [sp, #16]
 800edbc:	ea42 0103 	orr.w	r1, r2, r3
 800edc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edc2:	4319      	orrs	r1, r3
 800edc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edc6:	d10d      	bne.n	800ede4 <_dtoa_r+0xa4c>
 800edc8:	2b39      	cmp	r3, #57	@ 0x39
 800edca:	d027      	beq.n	800ee1c <_dtoa_r+0xa84>
 800edcc:	9a08      	ldr	r2, [sp, #32]
 800edce:	2a00      	cmp	r2, #0
 800edd0:	dd01      	ble.n	800edd6 <_dtoa_r+0xa3e>
 800edd2:	9b06      	ldr	r3, [sp, #24]
 800edd4:	3331      	adds	r3, #49	@ 0x31
 800edd6:	f88b 3000 	strb.w	r3, [fp]
 800edda:	e52e      	b.n	800e83a <_dtoa_r+0x4a2>
 800eddc:	4628      	mov	r0, r5
 800edde:	e7b9      	b.n	800ed54 <_dtoa_r+0x9bc>
 800ede0:	2201      	movs	r2, #1
 800ede2:	e7e2      	b.n	800edaa <_dtoa_r+0xa12>
 800ede4:	9908      	ldr	r1, [sp, #32]
 800ede6:	2900      	cmp	r1, #0
 800ede8:	db04      	blt.n	800edf4 <_dtoa_r+0xa5c>
 800edea:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800edec:	4301      	orrs	r1, r0
 800edee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edf0:	4301      	orrs	r1, r0
 800edf2:	d120      	bne.n	800ee36 <_dtoa_r+0xa9e>
 800edf4:	2a00      	cmp	r2, #0
 800edf6:	ddee      	ble.n	800edd6 <_dtoa_r+0xa3e>
 800edf8:	2201      	movs	r2, #1
 800edfa:	9903      	ldr	r1, [sp, #12]
 800edfc:	4648      	mov	r0, r9
 800edfe:	9304      	str	r3, [sp, #16]
 800ee00:	f000 fe82 	bl	800fb08 <__lshift>
 800ee04:	4621      	mov	r1, r4
 800ee06:	9003      	str	r0, [sp, #12]
 800ee08:	f000 feea 	bl	800fbe0 <__mcmp>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	9b04      	ldr	r3, [sp, #16]
 800ee10:	dc02      	bgt.n	800ee18 <_dtoa_r+0xa80>
 800ee12:	d1e0      	bne.n	800edd6 <_dtoa_r+0xa3e>
 800ee14:	07da      	lsls	r2, r3, #31
 800ee16:	d5de      	bpl.n	800edd6 <_dtoa_r+0xa3e>
 800ee18:	2b39      	cmp	r3, #57	@ 0x39
 800ee1a:	d1da      	bne.n	800edd2 <_dtoa_r+0xa3a>
 800ee1c:	2339      	movs	r3, #57	@ 0x39
 800ee1e:	f88b 3000 	strb.w	r3, [fp]
 800ee22:	4633      	mov	r3, r6
 800ee24:	461e      	mov	r6, r3
 800ee26:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ee2a:	3b01      	subs	r3, #1
 800ee2c:	2a39      	cmp	r2, #57	@ 0x39
 800ee2e:	d04e      	beq.n	800eece <_dtoa_r+0xb36>
 800ee30:	3201      	adds	r2, #1
 800ee32:	701a      	strb	r2, [r3, #0]
 800ee34:	e501      	b.n	800e83a <_dtoa_r+0x4a2>
 800ee36:	2a00      	cmp	r2, #0
 800ee38:	dd03      	ble.n	800ee42 <_dtoa_r+0xaaa>
 800ee3a:	2b39      	cmp	r3, #57	@ 0x39
 800ee3c:	d0ee      	beq.n	800ee1c <_dtoa_r+0xa84>
 800ee3e:	3301      	adds	r3, #1
 800ee40:	e7c9      	b.n	800edd6 <_dtoa_r+0xa3e>
 800ee42:	9a04      	ldr	r2, [sp, #16]
 800ee44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ee46:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ee4a:	428a      	cmp	r2, r1
 800ee4c:	d028      	beq.n	800eea0 <_dtoa_r+0xb08>
 800ee4e:	2300      	movs	r3, #0
 800ee50:	220a      	movs	r2, #10
 800ee52:	9903      	ldr	r1, [sp, #12]
 800ee54:	4648      	mov	r0, r9
 800ee56:	f000 fc69 	bl	800f72c <__multadd>
 800ee5a:	42af      	cmp	r7, r5
 800ee5c:	9003      	str	r0, [sp, #12]
 800ee5e:	f04f 0300 	mov.w	r3, #0
 800ee62:	f04f 020a 	mov.w	r2, #10
 800ee66:	4639      	mov	r1, r7
 800ee68:	4648      	mov	r0, r9
 800ee6a:	d107      	bne.n	800ee7c <_dtoa_r+0xae4>
 800ee6c:	f000 fc5e 	bl	800f72c <__multadd>
 800ee70:	4607      	mov	r7, r0
 800ee72:	4605      	mov	r5, r0
 800ee74:	9b04      	ldr	r3, [sp, #16]
 800ee76:	3301      	adds	r3, #1
 800ee78:	9304      	str	r3, [sp, #16]
 800ee7a:	e777      	b.n	800ed6c <_dtoa_r+0x9d4>
 800ee7c:	f000 fc56 	bl	800f72c <__multadd>
 800ee80:	4629      	mov	r1, r5
 800ee82:	4607      	mov	r7, r0
 800ee84:	2300      	movs	r3, #0
 800ee86:	220a      	movs	r2, #10
 800ee88:	4648      	mov	r0, r9
 800ee8a:	f000 fc4f 	bl	800f72c <__multadd>
 800ee8e:	4605      	mov	r5, r0
 800ee90:	e7f0      	b.n	800ee74 <_dtoa_r+0xadc>
 800ee92:	f1bb 0f00 	cmp.w	fp, #0
 800ee96:	bfcc      	ite	gt
 800ee98:	465e      	movgt	r6, fp
 800ee9a:	2601      	movle	r6, #1
 800ee9c:	2700      	movs	r7, #0
 800ee9e:	4456      	add	r6, sl
 800eea0:	2201      	movs	r2, #1
 800eea2:	9903      	ldr	r1, [sp, #12]
 800eea4:	4648      	mov	r0, r9
 800eea6:	9304      	str	r3, [sp, #16]
 800eea8:	f000 fe2e 	bl	800fb08 <__lshift>
 800eeac:	4621      	mov	r1, r4
 800eeae:	9003      	str	r0, [sp, #12]
 800eeb0:	f000 fe96 	bl	800fbe0 <__mcmp>
 800eeb4:	2800      	cmp	r0, #0
 800eeb6:	dcb4      	bgt.n	800ee22 <_dtoa_r+0xa8a>
 800eeb8:	d102      	bne.n	800eec0 <_dtoa_r+0xb28>
 800eeba:	9b04      	ldr	r3, [sp, #16]
 800eebc:	07db      	lsls	r3, r3, #31
 800eebe:	d4b0      	bmi.n	800ee22 <_dtoa_r+0xa8a>
 800eec0:	4633      	mov	r3, r6
 800eec2:	461e      	mov	r6, r3
 800eec4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eec8:	2a30      	cmp	r2, #48	@ 0x30
 800eeca:	d0fa      	beq.n	800eec2 <_dtoa_r+0xb2a>
 800eecc:	e4b5      	b.n	800e83a <_dtoa_r+0x4a2>
 800eece:	459a      	cmp	sl, r3
 800eed0:	d1a8      	bne.n	800ee24 <_dtoa_r+0xa8c>
 800eed2:	2331      	movs	r3, #49	@ 0x31
 800eed4:	f108 0801 	add.w	r8, r8, #1
 800eed8:	f88a 3000 	strb.w	r3, [sl]
 800eedc:	e4ad      	b.n	800e83a <_dtoa_r+0x4a2>
 800eede:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800eee0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ef3c <_dtoa_r+0xba4>
 800eee4:	b11b      	cbz	r3, 800eeee <_dtoa_r+0xb56>
 800eee6:	f10a 0308 	add.w	r3, sl, #8
 800eeea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800eeec:	6013      	str	r3, [r2, #0]
 800eeee:	4650      	mov	r0, sl
 800eef0:	b017      	add	sp, #92	@ 0x5c
 800eef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800eef8:	2b01      	cmp	r3, #1
 800eefa:	f77f ae2e 	ble.w	800eb5a <_dtoa_r+0x7c2>
 800eefe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef00:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef02:	2001      	movs	r0, #1
 800ef04:	e64d      	b.n	800eba2 <_dtoa_r+0x80a>
 800ef06:	f1bb 0f00 	cmp.w	fp, #0
 800ef0a:	f77f aed9 	ble.w	800ecc0 <_dtoa_r+0x928>
 800ef0e:	4656      	mov	r6, sl
 800ef10:	4621      	mov	r1, r4
 800ef12:	9803      	ldr	r0, [sp, #12]
 800ef14:	f7ff f9b6 	bl	800e284 <quorem>
 800ef18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ef1c:	f806 3b01 	strb.w	r3, [r6], #1
 800ef20:	eba6 020a 	sub.w	r2, r6, sl
 800ef24:	4593      	cmp	fp, r2
 800ef26:	ddb4      	ble.n	800ee92 <_dtoa_r+0xafa>
 800ef28:	2300      	movs	r3, #0
 800ef2a:	220a      	movs	r2, #10
 800ef2c:	4648      	mov	r0, r9
 800ef2e:	9903      	ldr	r1, [sp, #12]
 800ef30:	f000 fbfc 	bl	800f72c <__multadd>
 800ef34:	9003      	str	r0, [sp, #12]
 800ef36:	e7eb      	b.n	800ef10 <_dtoa_r+0xb78>
 800ef38:	0801264b 	.word	0x0801264b
 800ef3c:	080125cf 	.word	0x080125cf

0800ef40 <_free_r>:
 800ef40:	b538      	push	{r3, r4, r5, lr}
 800ef42:	4605      	mov	r5, r0
 800ef44:	2900      	cmp	r1, #0
 800ef46:	d040      	beq.n	800efca <_free_r+0x8a>
 800ef48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef4c:	1f0c      	subs	r4, r1, #4
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	bfb8      	it	lt
 800ef52:	18e4      	addlt	r4, r4, r3
 800ef54:	f7fd f9d0 	bl	800c2f8 <__malloc_lock>
 800ef58:	4a1c      	ldr	r2, [pc, #112]	@ (800efcc <_free_r+0x8c>)
 800ef5a:	6813      	ldr	r3, [r2, #0]
 800ef5c:	b933      	cbnz	r3, 800ef6c <_free_r+0x2c>
 800ef5e:	6063      	str	r3, [r4, #4]
 800ef60:	6014      	str	r4, [r2, #0]
 800ef62:	4628      	mov	r0, r5
 800ef64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef68:	f7fd b9cc 	b.w	800c304 <__malloc_unlock>
 800ef6c:	42a3      	cmp	r3, r4
 800ef6e:	d908      	bls.n	800ef82 <_free_r+0x42>
 800ef70:	6820      	ldr	r0, [r4, #0]
 800ef72:	1821      	adds	r1, r4, r0
 800ef74:	428b      	cmp	r3, r1
 800ef76:	bf01      	itttt	eq
 800ef78:	6819      	ldreq	r1, [r3, #0]
 800ef7a:	685b      	ldreq	r3, [r3, #4]
 800ef7c:	1809      	addeq	r1, r1, r0
 800ef7e:	6021      	streq	r1, [r4, #0]
 800ef80:	e7ed      	b.n	800ef5e <_free_r+0x1e>
 800ef82:	461a      	mov	r2, r3
 800ef84:	685b      	ldr	r3, [r3, #4]
 800ef86:	b10b      	cbz	r3, 800ef8c <_free_r+0x4c>
 800ef88:	42a3      	cmp	r3, r4
 800ef8a:	d9fa      	bls.n	800ef82 <_free_r+0x42>
 800ef8c:	6811      	ldr	r1, [r2, #0]
 800ef8e:	1850      	adds	r0, r2, r1
 800ef90:	42a0      	cmp	r0, r4
 800ef92:	d10b      	bne.n	800efac <_free_r+0x6c>
 800ef94:	6820      	ldr	r0, [r4, #0]
 800ef96:	4401      	add	r1, r0
 800ef98:	1850      	adds	r0, r2, r1
 800ef9a:	4283      	cmp	r3, r0
 800ef9c:	6011      	str	r1, [r2, #0]
 800ef9e:	d1e0      	bne.n	800ef62 <_free_r+0x22>
 800efa0:	6818      	ldr	r0, [r3, #0]
 800efa2:	685b      	ldr	r3, [r3, #4]
 800efa4:	4408      	add	r0, r1
 800efa6:	6010      	str	r0, [r2, #0]
 800efa8:	6053      	str	r3, [r2, #4]
 800efaa:	e7da      	b.n	800ef62 <_free_r+0x22>
 800efac:	d902      	bls.n	800efb4 <_free_r+0x74>
 800efae:	230c      	movs	r3, #12
 800efb0:	602b      	str	r3, [r5, #0]
 800efb2:	e7d6      	b.n	800ef62 <_free_r+0x22>
 800efb4:	6820      	ldr	r0, [r4, #0]
 800efb6:	1821      	adds	r1, r4, r0
 800efb8:	428b      	cmp	r3, r1
 800efba:	bf01      	itttt	eq
 800efbc:	6819      	ldreq	r1, [r3, #0]
 800efbe:	685b      	ldreq	r3, [r3, #4]
 800efc0:	1809      	addeq	r1, r1, r0
 800efc2:	6021      	streq	r1, [r4, #0]
 800efc4:	6063      	str	r3, [r4, #4]
 800efc6:	6054      	str	r4, [r2, #4]
 800efc8:	e7cb      	b.n	800ef62 <_free_r+0x22>
 800efca:	bd38      	pop	{r3, r4, r5, pc}
 800efcc:	20000c5c 	.word	0x20000c5c

0800efd0 <rshift>:
 800efd0:	6903      	ldr	r3, [r0, #16]
 800efd2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800efd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800efda:	f100 0414 	add.w	r4, r0, #20
 800efde:	ea4f 1261 	mov.w	r2, r1, asr #5
 800efe2:	dd46      	ble.n	800f072 <rshift+0xa2>
 800efe4:	f011 011f 	ands.w	r1, r1, #31
 800efe8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800efec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eff0:	d10c      	bne.n	800f00c <rshift+0x3c>
 800eff2:	4629      	mov	r1, r5
 800eff4:	f100 0710 	add.w	r7, r0, #16
 800eff8:	42b1      	cmp	r1, r6
 800effa:	d335      	bcc.n	800f068 <rshift+0x98>
 800effc:	1a9b      	subs	r3, r3, r2
 800effe:	009b      	lsls	r3, r3, #2
 800f000:	1eea      	subs	r2, r5, #3
 800f002:	4296      	cmp	r6, r2
 800f004:	bf38      	it	cc
 800f006:	2300      	movcc	r3, #0
 800f008:	4423      	add	r3, r4
 800f00a:	e015      	b.n	800f038 <rshift+0x68>
 800f00c:	46a1      	mov	r9, r4
 800f00e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f012:	f1c1 0820 	rsb	r8, r1, #32
 800f016:	40cf      	lsrs	r7, r1
 800f018:	f105 0e04 	add.w	lr, r5, #4
 800f01c:	4576      	cmp	r6, lr
 800f01e:	46f4      	mov	ip, lr
 800f020:	d816      	bhi.n	800f050 <rshift+0x80>
 800f022:	1a9a      	subs	r2, r3, r2
 800f024:	0092      	lsls	r2, r2, #2
 800f026:	3a04      	subs	r2, #4
 800f028:	3501      	adds	r5, #1
 800f02a:	42ae      	cmp	r6, r5
 800f02c:	bf38      	it	cc
 800f02e:	2200      	movcc	r2, #0
 800f030:	18a3      	adds	r3, r4, r2
 800f032:	50a7      	str	r7, [r4, r2]
 800f034:	b107      	cbz	r7, 800f038 <rshift+0x68>
 800f036:	3304      	adds	r3, #4
 800f038:	42a3      	cmp	r3, r4
 800f03a:	eba3 0204 	sub.w	r2, r3, r4
 800f03e:	bf08      	it	eq
 800f040:	2300      	moveq	r3, #0
 800f042:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f046:	6102      	str	r2, [r0, #16]
 800f048:	bf08      	it	eq
 800f04a:	6143      	streq	r3, [r0, #20]
 800f04c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f050:	f8dc c000 	ldr.w	ip, [ip]
 800f054:	fa0c fc08 	lsl.w	ip, ip, r8
 800f058:	ea4c 0707 	orr.w	r7, ip, r7
 800f05c:	f849 7b04 	str.w	r7, [r9], #4
 800f060:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f064:	40cf      	lsrs	r7, r1
 800f066:	e7d9      	b.n	800f01c <rshift+0x4c>
 800f068:	f851 cb04 	ldr.w	ip, [r1], #4
 800f06c:	f847 cf04 	str.w	ip, [r7, #4]!
 800f070:	e7c2      	b.n	800eff8 <rshift+0x28>
 800f072:	4623      	mov	r3, r4
 800f074:	e7e0      	b.n	800f038 <rshift+0x68>

0800f076 <__hexdig_fun>:
 800f076:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f07a:	2b09      	cmp	r3, #9
 800f07c:	d802      	bhi.n	800f084 <__hexdig_fun+0xe>
 800f07e:	3820      	subs	r0, #32
 800f080:	b2c0      	uxtb	r0, r0
 800f082:	4770      	bx	lr
 800f084:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f088:	2b05      	cmp	r3, #5
 800f08a:	d801      	bhi.n	800f090 <__hexdig_fun+0x1a>
 800f08c:	3847      	subs	r0, #71	@ 0x47
 800f08e:	e7f7      	b.n	800f080 <__hexdig_fun+0xa>
 800f090:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f094:	2b05      	cmp	r3, #5
 800f096:	d801      	bhi.n	800f09c <__hexdig_fun+0x26>
 800f098:	3827      	subs	r0, #39	@ 0x27
 800f09a:	e7f1      	b.n	800f080 <__hexdig_fun+0xa>
 800f09c:	2000      	movs	r0, #0
 800f09e:	4770      	bx	lr

0800f0a0 <__gethex>:
 800f0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a4:	468a      	mov	sl, r1
 800f0a6:	4690      	mov	r8, r2
 800f0a8:	b085      	sub	sp, #20
 800f0aa:	9302      	str	r3, [sp, #8]
 800f0ac:	680b      	ldr	r3, [r1, #0]
 800f0ae:	9001      	str	r0, [sp, #4]
 800f0b0:	1c9c      	adds	r4, r3, #2
 800f0b2:	46a1      	mov	r9, r4
 800f0b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f0b8:	2830      	cmp	r0, #48	@ 0x30
 800f0ba:	d0fa      	beq.n	800f0b2 <__gethex+0x12>
 800f0bc:	eba9 0303 	sub.w	r3, r9, r3
 800f0c0:	f1a3 0b02 	sub.w	fp, r3, #2
 800f0c4:	f7ff ffd7 	bl	800f076 <__hexdig_fun>
 800f0c8:	4605      	mov	r5, r0
 800f0ca:	2800      	cmp	r0, #0
 800f0cc:	d168      	bne.n	800f1a0 <__gethex+0x100>
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	4648      	mov	r0, r9
 800f0d2:	499f      	ldr	r1, [pc, #636]	@ (800f350 <__gethex+0x2b0>)
 800f0d4:	f7fe fff6 	bl	800e0c4 <strncmp>
 800f0d8:	4607      	mov	r7, r0
 800f0da:	2800      	cmp	r0, #0
 800f0dc:	d167      	bne.n	800f1ae <__gethex+0x10e>
 800f0de:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f0e2:	4626      	mov	r6, r4
 800f0e4:	f7ff ffc7 	bl	800f076 <__hexdig_fun>
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	d062      	beq.n	800f1b2 <__gethex+0x112>
 800f0ec:	4623      	mov	r3, r4
 800f0ee:	7818      	ldrb	r0, [r3, #0]
 800f0f0:	4699      	mov	r9, r3
 800f0f2:	2830      	cmp	r0, #48	@ 0x30
 800f0f4:	f103 0301 	add.w	r3, r3, #1
 800f0f8:	d0f9      	beq.n	800f0ee <__gethex+0x4e>
 800f0fa:	f7ff ffbc 	bl	800f076 <__hexdig_fun>
 800f0fe:	fab0 f580 	clz	r5, r0
 800f102:	f04f 0b01 	mov.w	fp, #1
 800f106:	096d      	lsrs	r5, r5, #5
 800f108:	464a      	mov	r2, r9
 800f10a:	4616      	mov	r6, r2
 800f10c:	7830      	ldrb	r0, [r6, #0]
 800f10e:	3201      	adds	r2, #1
 800f110:	f7ff ffb1 	bl	800f076 <__hexdig_fun>
 800f114:	2800      	cmp	r0, #0
 800f116:	d1f8      	bne.n	800f10a <__gethex+0x6a>
 800f118:	2201      	movs	r2, #1
 800f11a:	4630      	mov	r0, r6
 800f11c:	498c      	ldr	r1, [pc, #560]	@ (800f350 <__gethex+0x2b0>)
 800f11e:	f7fe ffd1 	bl	800e0c4 <strncmp>
 800f122:	2800      	cmp	r0, #0
 800f124:	d13f      	bne.n	800f1a6 <__gethex+0x106>
 800f126:	b944      	cbnz	r4, 800f13a <__gethex+0x9a>
 800f128:	1c74      	adds	r4, r6, #1
 800f12a:	4622      	mov	r2, r4
 800f12c:	4616      	mov	r6, r2
 800f12e:	7830      	ldrb	r0, [r6, #0]
 800f130:	3201      	adds	r2, #1
 800f132:	f7ff ffa0 	bl	800f076 <__hexdig_fun>
 800f136:	2800      	cmp	r0, #0
 800f138:	d1f8      	bne.n	800f12c <__gethex+0x8c>
 800f13a:	1ba4      	subs	r4, r4, r6
 800f13c:	00a7      	lsls	r7, r4, #2
 800f13e:	7833      	ldrb	r3, [r6, #0]
 800f140:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f144:	2b50      	cmp	r3, #80	@ 0x50
 800f146:	d13e      	bne.n	800f1c6 <__gethex+0x126>
 800f148:	7873      	ldrb	r3, [r6, #1]
 800f14a:	2b2b      	cmp	r3, #43	@ 0x2b
 800f14c:	d033      	beq.n	800f1b6 <__gethex+0x116>
 800f14e:	2b2d      	cmp	r3, #45	@ 0x2d
 800f150:	d034      	beq.n	800f1bc <__gethex+0x11c>
 800f152:	2400      	movs	r4, #0
 800f154:	1c71      	adds	r1, r6, #1
 800f156:	7808      	ldrb	r0, [r1, #0]
 800f158:	f7ff ff8d 	bl	800f076 <__hexdig_fun>
 800f15c:	1e43      	subs	r3, r0, #1
 800f15e:	b2db      	uxtb	r3, r3
 800f160:	2b18      	cmp	r3, #24
 800f162:	d830      	bhi.n	800f1c6 <__gethex+0x126>
 800f164:	f1a0 0210 	sub.w	r2, r0, #16
 800f168:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f16c:	f7ff ff83 	bl	800f076 <__hexdig_fun>
 800f170:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800f174:	fa5f fc8c 	uxtb.w	ip, ip
 800f178:	f1bc 0f18 	cmp.w	ip, #24
 800f17c:	f04f 030a 	mov.w	r3, #10
 800f180:	d91e      	bls.n	800f1c0 <__gethex+0x120>
 800f182:	b104      	cbz	r4, 800f186 <__gethex+0xe6>
 800f184:	4252      	negs	r2, r2
 800f186:	4417      	add	r7, r2
 800f188:	f8ca 1000 	str.w	r1, [sl]
 800f18c:	b1ed      	cbz	r5, 800f1ca <__gethex+0x12a>
 800f18e:	f1bb 0f00 	cmp.w	fp, #0
 800f192:	bf0c      	ite	eq
 800f194:	2506      	moveq	r5, #6
 800f196:	2500      	movne	r5, #0
 800f198:	4628      	mov	r0, r5
 800f19a:	b005      	add	sp, #20
 800f19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1a0:	2500      	movs	r5, #0
 800f1a2:	462c      	mov	r4, r5
 800f1a4:	e7b0      	b.n	800f108 <__gethex+0x68>
 800f1a6:	2c00      	cmp	r4, #0
 800f1a8:	d1c7      	bne.n	800f13a <__gethex+0x9a>
 800f1aa:	4627      	mov	r7, r4
 800f1ac:	e7c7      	b.n	800f13e <__gethex+0x9e>
 800f1ae:	464e      	mov	r6, r9
 800f1b0:	462f      	mov	r7, r5
 800f1b2:	2501      	movs	r5, #1
 800f1b4:	e7c3      	b.n	800f13e <__gethex+0x9e>
 800f1b6:	2400      	movs	r4, #0
 800f1b8:	1cb1      	adds	r1, r6, #2
 800f1ba:	e7cc      	b.n	800f156 <__gethex+0xb6>
 800f1bc:	2401      	movs	r4, #1
 800f1be:	e7fb      	b.n	800f1b8 <__gethex+0x118>
 800f1c0:	fb03 0002 	mla	r0, r3, r2, r0
 800f1c4:	e7ce      	b.n	800f164 <__gethex+0xc4>
 800f1c6:	4631      	mov	r1, r6
 800f1c8:	e7de      	b.n	800f188 <__gethex+0xe8>
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	eba6 0309 	sub.w	r3, r6, r9
 800f1d0:	3b01      	subs	r3, #1
 800f1d2:	2b07      	cmp	r3, #7
 800f1d4:	dc0a      	bgt.n	800f1ec <__gethex+0x14c>
 800f1d6:	9801      	ldr	r0, [sp, #4]
 800f1d8:	f000 fa46 	bl	800f668 <_Balloc>
 800f1dc:	4604      	mov	r4, r0
 800f1de:	b940      	cbnz	r0, 800f1f2 <__gethex+0x152>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	21e4      	movs	r1, #228	@ 0xe4
 800f1e4:	4b5b      	ldr	r3, [pc, #364]	@ (800f354 <__gethex+0x2b4>)
 800f1e6:	485c      	ldr	r0, [pc, #368]	@ (800f358 <__gethex+0x2b8>)
 800f1e8:	f001 fe64 	bl	8010eb4 <__assert_func>
 800f1ec:	3101      	adds	r1, #1
 800f1ee:	105b      	asrs	r3, r3, #1
 800f1f0:	e7ef      	b.n	800f1d2 <__gethex+0x132>
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	f100 0a14 	add.w	sl, r0, #20
 800f1f8:	4655      	mov	r5, sl
 800f1fa:	469b      	mov	fp, r3
 800f1fc:	45b1      	cmp	r9, r6
 800f1fe:	d337      	bcc.n	800f270 <__gethex+0x1d0>
 800f200:	f845 bb04 	str.w	fp, [r5], #4
 800f204:	eba5 050a 	sub.w	r5, r5, sl
 800f208:	10ad      	asrs	r5, r5, #2
 800f20a:	6125      	str	r5, [r4, #16]
 800f20c:	4658      	mov	r0, fp
 800f20e:	f000 fb1d 	bl	800f84c <__hi0bits>
 800f212:	016d      	lsls	r5, r5, #5
 800f214:	f8d8 6000 	ldr.w	r6, [r8]
 800f218:	1a2d      	subs	r5, r5, r0
 800f21a:	42b5      	cmp	r5, r6
 800f21c:	dd54      	ble.n	800f2c8 <__gethex+0x228>
 800f21e:	1bad      	subs	r5, r5, r6
 800f220:	4629      	mov	r1, r5
 800f222:	4620      	mov	r0, r4
 800f224:	f000 fe9f 	bl	800ff66 <__any_on>
 800f228:	4681      	mov	r9, r0
 800f22a:	b178      	cbz	r0, 800f24c <__gethex+0x1ac>
 800f22c:	f04f 0901 	mov.w	r9, #1
 800f230:	1e6b      	subs	r3, r5, #1
 800f232:	1159      	asrs	r1, r3, #5
 800f234:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f238:	f003 021f 	and.w	r2, r3, #31
 800f23c:	fa09 f202 	lsl.w	r2, r9, r2
 800f240:	420a      	tst	r2, r1
 800f242:	d003      	beq.n	800f24c <__gethex+0x1ac>
 800f244:	454b      	cmp	r3, r9
 800f246:	dc36      	bgt.n	800f2b6 <__gethex+0x216>
 800f248:	f04f 0902 	mov.w	r9, #2
 800f24c:	4629      	mov	r1, r5
 800f24e:	4620      	mov	r0, r4
 800f250:	f7ff febe 	bl	800efd0 <rshift>
 800f254:	442f      	add	r7, r5
 800f256:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f25a:	42bb      	cmp	r3, r7
 800f25c:	da42      	bge.n	800f2e4 <__gethex+0x244>
 800f25e:	4621      	mov	r1, r4
 800f260:	9801      	ldr	r0, [sp, #4]
 800f262:	f000 fa41 	bl	800f6e8 <_Bfree>
 800f266:	2300      	movs	r3, #0
 800f268:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f26a:	25a3      	movs	r5, #163	@ 0xa3
 800f26c:	6013      	str	r3, [r2, #0]
 800f26e:	e793      	b.n	800f198 <__gethex+0xf8>
 800f270:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f274:	2a2e      	cmp	r2, #46	@ 0x2e
 800f276:	d012      	beq.n	800f29e <__gethex+0x1fe>
 800f278:	2b20      	cmp	r3, #32
 800f27a:	d104      	bne.n	800f286 <__gethex+0x1e6>
 800f27c:	f845 bb04 	str.w	fp, [r5], #4
 800f280:	f04f 0b00 	mov.w	fp, #0
 800f284:	465b      	mov	r3, fp
 800f286:	7830      	ldrb	r0, [r6, #0]
 800f288:	9303      	str	r3, [sp, #12]
 800f28a:	f7ff fef4 	bl	800f076 <__hexdig_fun>
 800f28e:	9b03      	ldr	r3, [sp, #12]
 800f290:	f000 000f 	and.w	r0, r0, #15
 800f294:	4098      	lsls	r0, r3
 800f296:	ea4b 0b00 	orr.w	fp, fp, r0
 800f29a:	3304      	adds	r3, #4
 800f29c:	e7ae      	b.n	800f1fc <__gethex+0x15c>
 800f29e:	45b1      	cmp	r9, r6
 800f2a0:	d8ea      	bhi.n	800f278 <__gethex+0x1d8>
 800f2a2:	2201      	movs	r2, #1
 800f2a4:	4630      	mov	r0, r6
 800f2a6:	492a      	ldr	r1, [pc, #168]	@ (800f350 <__gethex+0x2b0>)
 800f2a8:	9303      	str	r3, [sp, #12]
 800f2aa:	f7fe ff0b 	bl	800e0c4 <strncmp>
 800f2ae:	9b03      	ldr	r3, [sp, #12]
 800f2b0:	2800      	cmp	r0, #0
 800f2b2:	d1e1      	bne.n	800f278 <__gethex+0x1d8>
 800f2b4:	e7a2      	b.n	800f1fc <__gethex+0x15c>
 800f2b6:	4620      	mov	r0, r4
 800f2b8:	1ea9      	subs	r1, r5, #2
 800f2ba:	f000 fe54 	bl	800ff66 <__any_on>
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	d0c2      	beq.n	800f248 <__gethex+0x1a8>
 800f2c2:	f04f 0903 	mov.w	r9, #3
 800f2c6:	e7c1      	b.n	800f24c <__gethex+0x1ac>
 800f2c8:	da09      	bge.n	800f2de <__gethex+0x23e>
 800f2ca:	1b75      	subs	r5, r6, r5
 800f2cc:	4621      	mov	r1, r4
 800f2ce:	462a      	mov	r2, r5
 800f2d0:	9801      	ldr	r0, [sp, #4]
 800f2d2:	f000 fc19 	bl	800fb08 <__lshift>
 800f2d6:	4604      	mov	r4, r0
 800f2d8:	1b7f      	subs	r7, r7, r5
 800f2da:	f100 0a14 	add.w	sl, r0, #20
 800f2de:	f04f 0900 	mov.w	r9, #0
 800f2e2:	e7b8      	b.n	800f256 <__gethex+0x1b6>
 800f2e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f2e8:	42bd      	cmp	r5, r7
 800f2ea:	dd6f      	ble.n	800f3cc <__gethex+0x32c>
 800f2ec:	1bed      	subs	r5, r5, r7
 800f2ee:	42ae      	cmp	r6, r5
 800f2f0:	dc34      	bgt.n	800f35c <__gethex+0x2bc>
 800f2f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f2f6:	2b02      	cmp	r3, #2
 800f2f8:	d022      	beq.n	800f340 <__gethex+0x2a0>
 800f2fa:	2b03      	cmp	r3, #3
 800f2fc:	d024      	beq.n	800f348 <__gethex+0x2a8>
 800f2fe:	2b01      	cmp	r3, #1
 800f300:	d115      	bne.n	800f32e <__gethex+0x28e>
 800f302:	42ae      	cmp	r6, r5
 800f304:	d113      	bne.n	800f32e <__gethex+0x28e>
 800f306:	2e01      	cmp	r6, #1
 800f308:	d10b      	bne.n	800f322 <__gethex+0x282>
 800f30a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f30e:	9a02      	ldr	r2, [sp, #8]
 800f310:	2562      	movs	r5, #98	@ 0x62
 800f312:	6013      	str	r3, [r2, #0]
 800f314:	2301      	movs	r3, #1
 800f316:	6123      	str	r3, [r4, #16]
 800f318:	f8ca 3000 	str.w	r3, [sl]
 800f31c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f31e:	601c      	str	r4, [r3, #0]
 800f320:	e73a      	b.n	800f198 <__gethex+0xf8>
 800f322:	4620      	mov	r0, r4
 800f324:	1e71      	subs	r1, r6, #1
 800f326:	f000 fe1e 	bl	800ff66 <__any_on>
 800f32a:	2800      	cmp	r0, #0
 800f32c:	d1ed      	bne.n	800f30a <__gethex+0x26a>
 800f32e:	4621      	mov	r1, r4
 800f330:	9801      	ldr	r0, [sp, #4]
 800f332:	f000 f9d9 	bl	800f6e8 <_Bfree>
 800f336:	2300      	movs	r3, #0
 800f338:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f33a:	2550      	movs	r5, #80	@ 0x50
 800f33c:	6013      	str	r3, [r2, #0]
 800f33e:	e72b      	b.n	800f198 <__gethex+0xf8>
 800f340:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f342:	2b00      	cmp	r3, #0
 800f344:	d1f3      	bne.n	800f32e <__gethex+0x28e>
 800f346:	e7e0      	b.n	800f30a <__gethex+0x26a>
 800f348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d1dd      	bne.n	800f30a <__gethex+0x26a>
 800f34e:	e7ee      	b.n	800f32e <__gethex+0x28e>
 800f350:	0801258e 	.word	0x0801258e
 800f354:	0801264b 	.word	0x0801264b
 800f358:	0801265c 	.word	0x0801265c
 800f35c:	1e6f      	subs	r7, r5, #1
 800f35e:	f1b9 0f00 	cmp.w	r9, #0
 800f362:	d130      	bne.n	800f3c6 <__gethex+0x326>
 800f364:	b127      	cbz	r7, 800f370 <__gethex+0x2d0>
 800f366:	4639      	mov	r1, r7
 800f368:	4620      	mov	r0, r4
 800f36a:	f000 fdfc 	bl	800ff66 <__any_on>
 800f36e:	4681      	mov	r9, r0
 800f370:	2301      	movs	r3, #1
 800f372:	4629      	mov	r1, r5
 800f374:	1b76      	subs	r6, r6, r5
 800f376:	2502      	movs	r5, #2
 800f378:	117a      	asrs	r2, r7, #5
 800f37a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f37e:	f007 071f 	and.w	r7, r7, #31
 800f382:	40bb      	lsls	r3, r7
 800f384:	4213      	tst	r3, r2
 800f386:	4620      	mov	r0, r4
 800f388:	bf18      	it	ne
 800f38a:	f049 0902 	orrne.w	r9, r9, #2
 800f38e:	f7ff fe1f 	bl	800efd0 <rshift>
 800f392:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f396:	f1b9 0f00 	cmp.w	r9, #0
 800f39a:	d047      	beq.n	800f42c <__gethex+0x38c>
 800f39c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f3a0:	2b02      	cmp	r3, #2
 800f3a2:	d015      	beq.n	800f3d0 <__gethex+0x330>
 800f3a4:	2b03      	cmp	r3, #3
 800f3a6:	d017      	beq.n	800f3d8 <__gethex+0x338>
 800f3a8:	2b01      	cmp	r3, #1
 800f3aa:	d109      	bne.n	800f3c0 <__gethex+0x320>
 800f3ac:	f019 0f02 	tst.w	r9, #2
 800f3b0:	d006      	beq.n	800f3c0 <__gethex+0x320>
 800f3b2:	f8da 3000 	ldr.w	r3, [sl]
 800f3b6:	ea49 0903 	orr.w	r9, r9, r3
 800f3ba:	f019 0f01 	tst.w	r9, #1
 800f3be:	d10e      	bne.n	800f3de <__gethex+0x33e>
 800f3c0:	f045 0510 	orr.w	r5, r5, #16
 800f3c4:	e032      	b.n	800f42c <__gethex+0x38c>
 800f3c6:	f04f 0901 	mov.w	r9, #1
 800f3ca:	e7d1      	b.n	800f370 <__gethex+0x2d0>
 800f3cc:	2501      	movs	r5, #1
 800f3ce:	e7e2      	b.n	800f396 <__gethex+0x2f6>
 800f3d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3d2:	f1c3 0301 	rsb	r3, r3, #1
 800f3d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f3d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d0f0      	beq.n	800f3c0 <__gethex+0x320>
 800f3de:	f04f 0c00 	mov.w	ip, #0
 800f3e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f3e6:	f104 0314 	add.w	r3, r4, #20
 800f3ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f3ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3f8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800f3fc:	d01b      	beq.n	800f436 <__gethex+0x396>
 800f3fe:	3201      	adds	r2, #1
 800f400:	6002      	str	r2, [r0, #0]
 800f402:	2d02      	cmp	r5, #2
 800f404:	f104 0314 	add.w	r3, r4, #20
 800f408:	d13c      	bne.n	800f484 <__gethex+0x3e4>
 800f40a:	f8d8 2000 	ldr.w	r2, [r8]
 800f40e:	3a01      	subs	r2, #1
 800f410:	42b2      	cmp	r2, r6
 800f412:	d109      	bne.n	800f428 <__gethex+0x388>
 800f414:	2201      	movs	r2, #1
 800f416:	1171      	asrs	r1, r6, #5
 800f418:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f41c:	f006 061f 	and.w	r6, r6, #31
 800f420:	fa02 f606 	lsl.w	r6, r2, r6
 800f424:	421e      	tst	r6, r3
 800f426:	d13a      	bne.n	800f49e <__gethex+0x3fe>
 800f428:	f045 0520 	orr.w	r5, r5, #32
 800f42c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f42e:	601c      	str	r4, [r3, #0]
 800f430:	9b02      	ldr	r3, [sp, #8]
 800f432:	601f      	str	r7, [r3, #0]
 800f434:	e6b0      	b.n	800f198 <__gethex+0xf8>
 800f436:	4299      	cmp	r1, r3
 800f438:	f843 cc04 	str.w	ip, [r3, #-4]
 800f43c:	d8d9      	bhi.n	800f3f2 <__gethex+0x352>
 800f43e:	68a3      	ldr	r3, [r4, #8]
 800f440:	459b      	cmp	fp, r3
 800f442:	db17      	blt.n	800f474 <__gethex+0x3d4>
 800f444:	6861      	ldr	r1, [r4, #4]
 800f446:	9801      	ldr	r0, [sp, #4]
 800f448:	3101      	adds	r1, #1
 800f44a:	f000 f90d 	bl	800f668 <_Balloc>
 800f44e:	4681      	mov	r9, r0
 800f450:	b918      	cbnz	r0, 800f45a <__gethex+0x3ba>
 800f452:	4602      	mov	r2, r0
 800f454:	2184      	movs	r1, #132	@ 0x84
 800f456:	4b19      	ldr	r3, [pc, #100]	@ (800f4bc <__gethex+0x41c>)
 800f458:	e6c5      	b.n	800f1e6 <__gethex+0x146>
 800f45a:	6922      	ldr	r2, [r4, #16]
 800f45c:	f104 010c 	add.w	r1, r4, #12
 800f460:	3202      	adds	r2, #2
 800f462:	0092      	lsls	r2, r2, #2
 800f464:	300c      	adds	r0, #12
 800f466:	f7fe fef4 	bl	800e252 <memcpy>
 800f46a:	4621      	mov	r1, r4
 800f46c:	9801      	ldr	r0, [sp, #4]
 800f46e:	f000 f93b 	bl	800f6e8 <_Bfree>
 800f472:	464c      	mov	r4, r9
 800f474:	6923      	ldr	r3, [r4, #16]
 800f476:	1c5a      	adds	r2, r3, #1
 800f478:	6122      	str	r2, [r4, #16]
 800f47a:	2201      	movs	r2, #1
 800f47c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f480:	615a      	str	r2, [r3, #20]
 800f482:	e7be      	b.n	800f402 <__gethex+0x362>
 800f484:	6922      	ldr	r2, [r4, #16]
 800f486:	455a      	cmp	r2, fp
 800f488:	dd0b      	ble.n	800f4a2 <__gethex+0x402>
 800f48a:	2101      	movs	r1, #1
 800f48c:	4620      	mov	r0, r4
 800f48e:	f7ff fd9f 	bl	800efd0 <rshift>
 800f492:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f496:	3701      	adds	r7, #1
 800f498:	42bb      	cmp	r3, r7
 800f49a:	f6ff aee0 	blt.w	800f25e <__gethex+0x1be>
 800f49e:	2501      	movs	r5, #1
 800f4a0:	e7c2      	b.n	800f428 <__gethex+0x388>
 800f4a2:	f016 061f 	ands.w	r6, r6, #31
 800f4a6:	d0fa      	beq.n	800f49e <__gethex+0x3fe>
 800f4a8:	4453      	add	r3, sl
 800f4aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f4ae:	f000 f9cd 	bl	800f84c <__hi0bits>
 800f4b2:	f1c6 0620 	rsb	r6, r6, #32
 800f4b6:	42b0      	cmp	r0, r6
 800f4b8:	dbe7      	blt.n	800f48a <__gethex+0x3ea>
 800f4ba:	e7f0      	b.n	800f49e <__gethex+0x3fe>
 800f4bc:	0801264b 	.word	0x0801264b

0800f4c0 <L_shift>:
 800f4c0:	f1c2 0208 	rsb	r2, r2, #8
 800f4c4:	0092      	lsls	r2, r2, #2
 800f4c6:	b570      	push	{r4, r5, r6, lr}
 800f4c8:	f1c2 0620 	rsb	r6, r2, #32
 800f4cc:	6843      	ldr	r3, [r0, #4]
 800f4ce:	6804      	ldr	r4, [r0, #0]
 800f4d0:	fa03 f506 	lsl.w	r5, r3, r6
 800f4d4:	432c      	orrs	r4, r5
 800f4d6:	40d3      	lsrs	r3, r2
 800f4d8:	6004      	str	r4, [r0, #0]
 800f4da:	f840 3f04 	str.w	r3, [r0, #4]!
 800f4de:	4288      	cmp	r0, r1
 800f4e0:	d3f4      	bcc.n	800f4cc <L_shift+0xc>
 800f4e2:	bd70      	pop	{r4, r5, r6, pc}

0800f4e4 <__match>:
 800f4e4:	b530      	push	{r4, r5, lr}
 800f4e6:	6803      	ldr	r3, [r0, #0]
 800f4e8:	3301      	adds	r3, #1
 800f4ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4ee:	b914      	cbnz	r4, 800f4f6 <__match+0x12>
 800f4f0:	6003      	str	r3, [r0, #0]
 800f4f2:	2001      	movs	r0, #1
 800f4f4:	bd30      	pop	{r4, r5, pc}
 800f4f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4fa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f4fe:	2d19      	cmp	r5, #25
 800f500:	bf98      	it	ls
 800f502:	3220      	addls	r2, #32
 800f504:	42a2      	cmp	r2, r4
 800f506:	d0f0      	beq.n	800f4ea <__match+0x6>
 800f508:	2000      	movs	r0, #0
 800f50a:	e7f3      	b.n	800f4f4 <__match+0x10>

0800f50c <__hexnan>:
 800f50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f510:	2500      	movs	r5, #0
 800f512:	680b      	ldr	r3, [r1, #0]
 800f514:	4682      	mov	sl, r0
 800f516:	115e      	asrs	r6, r3, #5
 800f518:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f51c:	f013 031f 	ands.w	r3, r3, #31
 800f520:	bf18      	it	ne
 800f522:	3604      	addne	r6, #4
 800f524:	1f37      	subs	r7, r6, #4
 800f526:	4690      	mov	r8, r2
 800f528:	46b9      	mov	r9, r7
 800f52a:	463c      	mov	r4, r7
 800f52c:	46ab      	mov	fp, r5
 800f52e:	b087      	sub	sp, #28
 800f530:	6801      	ldr	r1, [r0, #0]
 800f532:	9301      	str	r3, [sp, #4]
 800f534:	f846 5c04 	str.w	r5, [r6, #-4]
 800f538:	9502      	str	r5, [sp, #8]
 800f53a:	784a      	ldrb	r2, [r1, #1]
 800f53c:	1c4b      	adds	r3, r1, #1
 800f53e:	9303      	str	r3, [sp, #12]
 800f540:	b342      	cbz	r2, 800f594 <__hexnan+0x88>
 800f542:	4610      	mov	r0, r2
 800f544:	9105      	str	r1, [sp, #20]
 800f546:	9204      	str	r2, [sp, #16]
 800f548:	f7ff fd95 	bl	800f076 <__hexdig_fun>
 800f54c:	2800      	cmp	r0, #0
 800f54e:	d151      	bne.n	800f5f4 <__hexnan+0xe8>
 800f550:	9a04      	ldr	r2, [sp, #16]
 800f552:	9905      	ldr	r1, [sp, #20]
 800f554:	2a20      	cmp	r2, #32
 800f556:	d818      	bhi.n	800f58a <__hexnan+0x7e>
 800f558:	9b02      	ldr	r3, [sp, #8]
 800f55a:	459b      	cmp	fp, r3
 800f55c:	dd13      	ble.n	800f586 <__hexnan+0x7a>
 800f55e:	454c      	cmp	r4, r9
 800f560:	d206      	bcs.n	800f570 <__hexnan+0x64>
 800f562:	2d07      	cmp	r5, #7
 800f564:	dc04      	bgt.n	800f570 <__hexnan+0x64>
 800f566:	462a      	mov	r2, r5
 800f568:	4649      	mov	r1, r9
 800f56a:	4620      	mov	r0, r4
 800f56c:	f7ff ffa8 	bl	800f4c0 <L_shift>
 800f570:	4544      	cmp	r4, r8
 800f572:	d952      	bls.n	800f61a <__hexnan+0x10e>
 800f574:	2300      	movs	r3, #0
 800f576:	f1a4 0904 	sub.w	r9, r4, #4
 800f57a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f57e:	461d      	mov	r5, r3
 800f580:	464c      	mov	r4, r9
 800f582:	f8cd b008 	str.w	fp, [sp, #8]
 800f586:	9903      	ldr	r1, [sp, #12]
 800f588:	e7d7      	b.n	800f53a <__hexnan+0x2e>
 800f58a:	2a29      	cmp	r2, #41	@ 0x29
 800f58c:	d157      	bne.n	800f63e <__hexnan+0x132>
 800f58e:	3102      	adds	r1, #2
 800f590:	f8ca 1000 	str.w	r1, [sl]
 800f594:	f1bb 0f00 	cmp.w	fp, #0
 800f598:	d051      	beq.n	800f63e <__hexnan+0x132>
 800f59a:	454c      	cmp	r4, r9
 800f59c:	d206      	bcs.n	800f5ac <__hexnan+0xa0>
 800f59e:	2d07      	cmp	r5, #7
 800f5a0:	dc04      	bgt.n	800f5ac <__hexnan+0xa0>
 800f5a2:	462a      	mov	r2, r5
 800f5a4:	4649      	mov	r1, r9
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	f7ff ff8a 	bl	800f4c0 <L_shift>
 800f5ac:	4544      	cmp	r4, r8
 800f5ae:	d936      	bls.n	800f61e <__hexnan+0x112>
 800f5b0:	4623      	mov	r3, r4
 800f5b2:	f1a8 0204 	sub.w	r2, r8, #4
 800f5b6:	f853 1b04 	ldr.w	r1, [r3], #4
 800f5ba:	429f      	cmp	r7, r3
 800f5bc:	f842 1f04 	str.w	r1, [r2, #4]!
 800f5c0:	d2f9      	bcs.n	800f5b6 <__hexnan+0xaa>
 800f5c2:	1b3b      	subs	r3, r7, r4
 800f5c4:	f023 0303 	bic.w	r3, r3, #3
 800f5c8:	3304      	adds	r3, #4
 800f5ca:	3401      	adds	r4, #1
 800f5cc:	3e03      	subs	r6, #3
 800f5ce:	42b4      	cmp	r4, r6
 800f5d0:	bf88      	it	hi
 800f5d2:	2304      	movhi	r3, #4
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	4443      	add	r3, r8
 800f5d8:	f843 2b04 	str.w	r2, [r3], #4
 800f5dc:	429f      	cmp	r7, r3
 800f5de:	d2fb      	bcs.n	800f5d8 <__hexnan+0xcc>
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	b91b      	cbnz	r3, 800f5ec <__hexnan+0xe0>
 800f5e4:	4547      	cmp	r7, r8
 800f5e6:	d128      	bne.n	800f63a <__hexnan+0x12e>
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	603b      	str	r3, [r7, #0]
 800f5ec:	2005      	movs	r0, #5
 800f5ee:	b007      	add	sp, #28
 800f5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5f4:	3501      	adds	r5, #1
 800f5f6:	2d08      	cmp	r5, #8
 800f5f8:	f10b 0b01 	add.w	fp, fp, #1
 800f5fc:	dd06      	ble.n	800f60c <__hexnan+0x100>
 800f5fe:	4544      	cmp	r4, r8
 800f600:	d9c1      	bls.n	800f586 <__hexnan+0x7a>
 800f602:	2300      	movs	r3, #0
 800f604:	2501      	movs	r5, #1
 800f606:	f844 3c04 	str.w	r3, [r4, #-4]
 800f60a:	3c04      	subs	r4, #4
 800f60c:	6822      	ldr	r2, [r4, #0]
 800f60e:	f000 000f 	and.w	r0, r0, #15
 800f612:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f616:	6020      	str	r0, [r4, #0]
 800f618:	e7b5      	b.n	800f586 <__hexnan+0x7a>
 800f61a:	2508      	movs	r5, #8
 800f61c:	e7b3      	b.n	800f586 <__hexnan+0x7a>
 800f61e:	9b01      	ldr	r3, [sp, #4]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d0dd      	beq.n	800f5e0 <__hexnan+0xd4>
 800f624:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f628:	f1c3 0320 	rsb	r3, r3, #32
 800f62c:	40da      	lsrs	r2, r3
 800f62e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f632:	4013      	ands	r3, r2
 800f634:	f846 3c04 	str.w	r3, [r6, #-4]
 800f638:	e7d2      	b.n	800f5e0 <__hexnan+0xd4>
 800f63a:	3f04      	subs	r7, #4
 800f63c:	e7d0      	b.n	800f5e0 <__hexnan+0xd4>
 800f63e:	2004      	movs	r0, #4
 800f640:	e7d5      	b.n	800f5ee <__hexnan+0xe2>

0800f642 <__ascii_mbtowc>:
 800f642:	b082      	sub	sp, #8
 800f644:	b901      	cbnz	r1, 800f648 <__ascii_mbtowc+0x6>
 800f646:	a901      	add	r1, sp, #4
 800f648:	b142      	cbz	r2, 800f65c <__ascii_mbtowc+0x1a>
 800f64a:	b14b      	cbz	r3, 800f660 <__ascii_mbtowc+0x1e>
 800f64c:	7813      	ldrb	r3, [r2, #0]
 800f64e:	600b      	str	r3, [r1, #0]
 800f650:	7812      	ldrb	r2, [r2, #0]
 800f652:	1e10      	subs	r0, r2, #0
 800f654:	bf18      	it	ne
 800f656:	2001      	movne	r0, #1
 800f658:	b002      	add	sp, #8
 800f65a:	4770      	bx	lr
 800f65c:	4610      	mov	r0, r2
 800f65e:	e7fb      	b.n	800f658 <__ascii_mbtowc+0x16>
 800f660:	f06f 0001 	mvn.w	r0, #1
 800f664:	e7f8      	b.n	800f658 <__ascii_mbtowc+0x16>
	...

0800f668 <_Balloc>:
 800f668:	b570      	push	{r4, r5, r6, lr}
 800f66a:	69c6      	ldr	r6, [r0, #28]
 800f66c:	4604      	mov	r4, r0
 800f66e:	460d      	mov	r5, r1
 800f670:	b976      	cbnz	r6, 800f690 <_Balloc+0x28>
 800f672:	2010      	movs	r0, #16
 800f674:	f7fc fd8e 	bl	800c194 <malloc>
 800f678:	4602      	mov	r2, r0
 800f67a:	61e0      	str	r0, [r4, #28]
 800f67c:	b920      	cbnz	r0, 800f688 <_Balloc+0x20>
 800f67e:	216b      	movs	r1, #107	@ 0x6b
 800f680:	4b17      	ldr	r3, [pc, #92]	@ (800f6e0 <_Balloc+0x78>)
 800f682:	4818      	ldr	r0, [pc, #96]	@ (800f6e4 <_Balloc+0x7c>)
 800f684:	f001 fc16 	bl	8010eb4 <__assert_func>
 800f688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f68c:	6006      	str	r6, [r0, #0]
 800f68e:	60c6      	str	r6, [r0, #12]
 800f690:	69e6      	ldr	r6, [r4, #28]
 800f692:	68f3      	ldr	r3, [r6, #12]
 800f694:	b183      	cbz	r3, 800f6b8 <_Balloc+0x50>
 800f696:	69e3      	ldr	r3, [r4, #28]
 800f698:	68db      	ldr	r3, [r3, #12]
 800f69a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f69e:	b9b8      	cbnz	r0, 800f6d0 <_Balloc+0x68>
 800f6a0:	2101      	movs	r1, #1
 800f6a2:	fa01 f605 	lsl.w	r6, r1, r5
 800f6a6:	1d72      	adds	r2, r6, #5
 800f6a8:	4620      	mov	r0, r4
 800f6aa:	0092      	lsls	r2, r2, #2
 800f6ac:	f001 fc20 	bl	8010ef0 <_calloc_r>
 800f6b0:	b160      	cbz	r0, 800f6cc <_Balloc+0x64>
 800f6b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f6b6:	e00e      	b.n	800f6d6 <_Balloc+0x6e>
 800f6b8:	2221      	movs	r2, #33	@ 0x21
 800f6ba:	2104      	movs	r1, #4
 800f6bc:	4620      	mov	r0, r4
 800f6be:	f001 fc17 	bl	8010ef0 <_calloc_r>
 800f6c2:	69e3      	ldr	r3, [r4, #28]
 800f6c4:	60f0      	str	r0, [r6, #12]
 800f6c6:	68db      	ldr	r3, [r3, #12]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d1e4      	bne.n	800f696 <_Balloc+0x2e>
 800f6cc:	2000      	movs	r0, #0
 800f6ce:	bd70      	pop	{r4, r5, r6, pc}
 800f6d0:	6802      	ldr	r2, [r0, #0]
 800f6d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f6dc:	e7f7      	b.n	800f6ce <_Balloc+0x66>
 800f6de:	bf00      	nop
 800f6e0:	080125dc 	.word	0x080125dc
 800f6e4:	080126bc 	.word	0x080126bc

0800f6e8 <_Bfree>:
 800f6e8:	b570      	push	{r4, r5, r6, lr}
 800f6ea:	69c6      	ldr	r6, [r0, #28]
 800f6ec:	4605      	mov	r5, r0
 800f6ee:	460c      	mov	r4, r1
 800f6f0:	b976      	cbnz	r6, 800f710 <_Bfree+0x28>
 800f6f2:	2010      	movs	r0, #16
 800f6f4:	f7fc fd4e 	bl	800c194 <malloc>
 800f6f8:	4602      	mov	r2, r0
 800f6fa:	61e8      	str	r0, [r5, #28]
 800f6fc:	b920      	cbnz	r0, 800f708 <_Bfree+0x20>
 800f6fe:	218f      	movs	r1, #143	@ 0x8f
 800f700:	4b08      	ldr	r3, [pc, #32]	@ (800f724 <_Bfree+0x3c>)
 800f702:	4809      	ldr	r0, [pc, #36]	@ (800f728 <_Bfree+0x40>)
 800f704:	f001 fbd6 	bl	8010eb4 <__assert_func>
 800f708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f70c:	6006      	str	r6, [r0, #0]
 800f70e:	60c6      	str	r6, [r0, #12]
 800f710:	b13c      	cbz	r4, 800f722 <_Bfree+0x3a>
 800f712:	69eb      	ldr	r3, [r5, #28]
 800f714:	6862      	ldr	r2, [r4, #4]
 800f716:	68db      	ldr	r3, [r3, #12]
 800f718:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f71c:	6021      	str	r1, [r4, #0]
 800f71e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f722:	bd70      	pop	{r4, r5, r6, pc}
 800f724:	080125dc 	.word	0x080125dc
 800f728:	080126bc 	.word	0x080126bc

0800f72c <__multadd>:
 800f72c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f730:	4607      	mov	r7, r0
 800f732:	460c      	mov	r4, r1
 800f734:	461e      	mov	r6, r3
 800f736:	2000      	movs	r0, #0
 800f738:	690d      	ldr	r5, [r1, #16]
 800f73a:	f101 0c14 	add.w	ip, r1, #20
 800f73e:	f8dc 3000 	ldr.w	r3, [ip]
 800f742:	3001      	adds	r0, #1
 800f744:	b299      	uxth	r1, r3
 800f746:	fb02 6101 	mla	r1, r2, r1, r6
 800f74a:	0c1e      	lsrs	r6, r3, #16
 800f74c:	0c0b      	lsrs	r3, r1, #16
 800f74e:	fb02 3306 	mla	r3, r2, r6, r3
 800f752:	b289      	uxth	r1, r1
 800f754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f758:	4285      	cmp	r5, r0
 800f75a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f75e:	f84c 1b04 	str.w	r1, [ip], #4
 800f762:	dcec      	bgt.n	800f73e <__multadd+0x12>
 800f764:	b30e      	cbz	r6, 800f7aa <__multadd+0x7e>
 800f766:	68a3      	ldr	r3, [r4, #8]
 800f768:	42ab      	cmp	r3, r5
 800f76a:	dc19      	bgt.n	800f7a0 <__multadd+0x74>
 800f76c:	6861      	ldr	r1, [r4, #4]
 800f76e:	4638      	mov	r0, r7
 800f770:	3101      	adds	r1, #1
 800f772:	f7ff ff79 	bl	800f668 <_Balloc>
 800f776:	4680      	mov	r8, r0
 800f778:	b928      	cbnz	r0, 800f786 <__multadd+0x5a>
 800f77a:	4602      	mov	r2, r0
 800f77c:	21ba      	movs	r1, #186	@ 0xba
 800f77e:	4b0c      	ldr	r3, [pc, #48]	@ (800f7b0 <__multadd+0x84>)
 800f780:	480c      	ldr	r0, [pc, #48]	@ (800f7b4 <__multadd+0x88>)
 800f782:	f001 fb97 	bl	8010eb4 <__assert_func>
 800f786:	6922      	ldr	r2, [r4, #16]
 800f788:	f104 010c 	add.w	r1, r4, #12
 800f78c:	3202      	adds	r2, #2
 800f78e:	0092      	lsls	r2, r2, #2
 800f790:	300c      	adds	r0, #12
 800f792:	f7fe fd5e 	bl	800e252 <memcpy>
 800f796:	4621      	mov	r1, r4
 800f798:	4638      	mov	r0, r7
 800f79a:	f7ff ffa5 	bl	800f6e8 <_Bfree>
 800f79e:	4644      	mov	r4, r8
 800f7a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f7a4:	3501      	adds	r5, #1
 800f7a6:	615e      	str	r6, [r3, #20]
 800f7a8:	6125      	str	r5, [r4, #16]
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7b0:	0801264b 	.word	0x0801264b
 800f7b4:	080126bc 	.word	0x080126bc

0800f7b8 <__s2b>:
 800f7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7bc:	4615      	mov	r5, r2
 800f7be:	2209      	movs	r2, #9
 800f7c0:	461f      	mov	r7, r3
 800f7c2:	3308      	adds	r3, #8
 800f7c4:	460c      	mov	r4, r1
 800f7c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7ca:	4606      	mov	r6, r0
 800f7cc:	2201      	movs	r2, #1
 800f7ce:	2100      	movs	r1, #0
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	db09      	blt.n	800f7e8 <__s2b+0x30>
 800f7d4:	4630      	mov	r0, r6
 800f7d6:	f7ff ff47 	bl	800f668 <_Balloc>
 800f7da:	b940      	cbnz	r0, 800f7ee <__s2b+0x36>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	21d3      	movs	r1, #211	@ 0xd3
 800f7e0:	4b18      	ldr	r3, [pc, #96]	@ (800f844 <__s2b+0x8c>)
 800f7e2:	4819      	ldr	r0, [pc, #100]	@ (800f848 <__s2b+0x90>)
 800f7e4:	f001 fb66 	bl	8010eb4 <__assert_func>
 800f7e8:	0052      	lsls	r2, r2, #1
 800f7ea:	3101      	adds	r1, #1
 800f7ec:	e7f0      	b.n	800f7d0 <__s2b+0x18>
 800f7ee:	9b08      	ldr	r3, [sp, #32]
 800f7f0:	2d09      	cmp	r5, #9
 800f7f2:	6143      	str	r3, [r0, #20]
 800f7f4:	f04f 0301 	mov.w	r3, #1
 800f7f8:	6103      	str	r3, [r0, #16]
 800f7fa:	dd16      	ble.n	800f82a <__s2b+0x72>
 800f7fc:	f104 0909 	add.w	r9, r4, #9
 800f800:	46c8      	mov	r8, r9
 800f802:	442c      	add	r4, r5
 800f804:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f808:	4601      	mov	r1, r0
 800f80a:	220a      	movs	r2, #10
 800f80c:	4630      	mov	r0, r6
 800f80e:	3b30      	subs	r3, #48	@ 0x30
 800f810:	f7ff ff8c 	bl	800f72c <__multadd>
 800f814:	45a0      	cmp	r8, r4
 800f816:	d1f5      	bne.n	800f804 <__s2b+0x4c>
 800f818:	f1a5 0408 	sub.w	r4, r5, #8
 800f81c:	444c      	add	r4, r9
 800f81e:	1b2d      	subs	r5, r5, r4
 800f820:	1963      	adds	r3, r4, r5
 800f822:	42bb      	cmp	r3, r7
 800f824:	db04      	blt.n	800f830 <__s2b+0x78>
 800f826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f82a:	2509      	movs	r5, #9
 800f82c:	340a      	adds	r4, #10
 800f82e:	e7f6      	b.n	800f81e <__s2b+0x66>
 800f830:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f834:	4601      	mov	r1, r0
 800f836:	220a      	movs	r2, #10
 800f838:	4630      	mov	r0, r6
 800f83a:	3b30      	subs	r3, #48	@ 0x30
 800f83c:	f7ff ff76 	bl	800f72c <__multadd>
 800f840:	e7ee      	b.n	800f820 <__s2b+0x68>
 800f842:	bf00      	nop
 800f844:	0801264b 	.word	0x0801264b
 800f848:	080126bc 	.word	0x080126bc

0800f84c <__hi0bits>:
 800f84c:	4603      	mov	r3, r0
 800f84e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f852:	bf3a      	itte	cc
 800f854:	0403      	lslcc	r3, r0, #16
 800f856:	2010      	movcc	r0, #16
 800f858:	2000      	movcs	r0, #0
 800f85a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f85e:	bf3c      	itt	cc
 800f860:	021b      	lslcc	r3, r3, #8
 800f862:	3008      	addcc	r0, #8
 800f864:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f868:	bf3c      	itt	cc
 800f86a:	011b      	lslcc	r3, r3, #4
 800f86c:	3004      	addcc	r0, #4
 800f86e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f872:	bf3c      	itt	cc
 800f874:	009b      	lslcc	r3, r3, #2
 800f876:	3002      	addcc	r0, #2
 800f878:	2b00      	cmp	r3, #0
 800f87a:	db05      	blt.n	800f888 <__hi0bits+0x3c>
 800f87c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f880:	f100 0001 	add.w	r0, r0, #1
 800f884:	bf08      	it	eq
 800f886:	2020      	moveq	r0, #32
 800f888:	4770      	bx	lr

0800f88a <__lo0bits>:
 800f88a:	6803      	ldr	r3, [r0, #0]
 800f88c:	4602      	mov	r2, r0
 800f88e:	f013 0007 	ands.w	r0, r3, #7
 800f892:	d00b      	beq.n	800f8ac <__lo0bits+0x22>
 800f894:	07d9      	lsls	r1, r3, #31
 800f896:	d421      	bmi.n	800f8dc <__lo0bits+0x52>
 800f898:	0798      	lsls	r0, r3, #30
 800f89a:	bf49      	itett	mi
 800f89c:	085b      	lsrmi	r3, r3, #1
 800f89e:	089b      	lsrpl	r3, r3, #2
 800f8a0:	2001      	movmi	r0, #1
 800f8a2:	6013      	strmi	r3, [r2, #0]
 800f8a4:	bf5c      	itt	pl
 800f8a6:	2002      	movpl	r0, #2
 800f8a8:	6013      	strpl	r3, [r2, #0]
 800f8aa:	4770      	bx	lr
 800f8ac:	b299      	uxth	r1, r3
 800f8ae:	b909      	cbnz	r1, 800f8b4 <__lo0bits+0x2a>
 800f8b0:	2010      	movs	r0, #16
 800f8b2:	0c1b      	lsrs	r3, r3, #16
 800f8b4:	b2d9      	uxtb	r1, r3
 800f8b6:	b909      	cbnz	r1, 800f8bc <__lo0bits+0x32>
 800f8b8:	3008      	adds	r0, #8
 800f8ba:	0a1b      	lsrs	r3, r3, #8
 800f8bc:	0719      	lsls	r1, r3, #28
 800f8be:	bf04      	itt	eq
 800f8c0:	091b      	lsreq	r3, r3, #4
 800f8c2:	3004      	addeq	r0, #4
 800f8c4:	0799      	lsls	r1, r3, #30
 800f8c6:	bf04      	itt	eq
 800f8c8:	089b      	lsreq	r3, r3, #2
 800f8ca:	3002      	addeq	r0, #2
 800f8cc:	07d9      	lsls	r1, r3, #31
 800f8ce:	d403      	bmi.n	800f8d8 <__lo0bits+0x4e>
 800f8d0:	085b      	lsrs	r3, r3, #1
 800f8d2:	f100 0001 	add.w	r0, r0, #1
 800f8d6:	d003      	beq.n	800f8e0 <__lo0bits+0x56>
 800f8d8:	6013      	str	r3, [r2, #0]
 800f8da:	4770      	bx	lr
 800f8dc:	2000      	movs	r0, #0
 800f8de:	4770      	bx	lr
 800f8e0:	2020      	movs	r0, #32
 800f8e2:	4770      	bx	lr

0800f8e4 <__i2b>:
 800f8e4:	b510      	push	{r4, lr}
 800f8e6:	460c      	mov	r4, r1
 800f8e8:	2101      	movs	r1, #1
 800f8ea:	f7ff febd 	bl	800f668 <_Balloc>
 800f8ee:	4602      	mov	r2, r0
 800f8f0:	b928      	cbnz	r0, 800f8fe <__i2b+0x1a>
 800f8f2:	f240 1145 	movw	r1, #325	@ 0x145
 800f8f6:	4b04      	ldr	r3, [pc, #16]	@ (800f908 <__i2b+0x24>)
 800f8f8:	4804      	ldr	r0, [pc, #16]	@ (800f90c <__i2b+0x28>)
 800f8fa:	f001 fadb 	bl	8010eb4 <__assert_func>
 800f8fe:	2301      	movs	r3, #1
 800f900:	6144      	str	r4, [r0, #20]
 800f902:	6103      	str	r3, [r0, #16]
 800f904:	bd10      	pop	{r4, pc}
 800f906:	bf00      	nop
 800f908:	0801264b 	.word	0x0801264b
 800f90c:	080126bc 	.word	0x080126bc

0800f910 <__multiply>:
 800f910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f914:	4617      	mov	r7, r2
 800f916:	690a      	ldr	r2, [r1, #16]
 800f918:	693b      	ldr	r3, [r7, #16]
 800f91a:	4689      	mov	r9, r1
 800f91c:	429a      	cmp	r2, r3
 800f91e:	bfa2      	ittt	ge
 800f920:	463b      	movge	r3, r7
 800f922:	460f      	movge	r7, r1
 800f924:	4699      	movge	r9, r3
 800f926:	693d      	ldr	r5, [r7, #16]
 800f928:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	6879      	ldr	r1, [r7, #4]
 800f930:	eb05 060a 	add.w	r6, r5, sl
 800f934:	42b3      	cmp	r3, r6
 800f936:	b085      	sub	sp, #20
 800f938:	bfb8      	it	lt
 800f93a:	3101      	addlt	r1, #1
 800f93c:	f7ff fe94 	bl	800f668 <_Balloc>
 800f940:	b930      	cbnz	r0, 800f950 <__multiply+0x40>
 800f942:	4602      	mov	r2, r0
 800f944:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f948:	4b40      	ldr	r3, [pc, #256]	@ (800fa4c <__multiply+0x13c>)
 800f94a:	4841      	ldr	r0, [pc, #260]	@ (800fa50 <__multiply+0x140>)
 800f94c:	f001 fab2 	bl	8010eb4 <__assert_func>
 800f950:	f100 0414 	add.w	r4, r0, #20
 800f954:	4623      	mov	r3, r4
 800f956:	2200      	movs	r2, #0
 800f958:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f95c:	4573      	cmp	r3, lr
 800f95e:	d320      	bcc.n	800f9a2 <__multiply+0x92>
 800f960:	f107 0814 	add.w	r8, r7, #20
 800f964:	f109 0114 	add.w	r1, r9, #20
 800f968:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f96c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f970:	9302      	str	r3, [sp, #8]
 800f972:	1beb      	subs	r3, r5, r7
 800f974:	3b15      	subs	r3, #21
 800f976:	f023 0303 	bic.w	r3, r3, #3
 800f97a:	3304      	adds	r3, #4
 800f97c:	3715      	adds	r7, #21
 800f97e:	42bd      	cmp	r5, r7
 800f980:	bf38      	it	cc
 800f982:	2304      	movcc	r3, #4
 800f984:	9301      	str	r3, [sp, #4]
 800f986:	9b02      	ldr	r3, [sp, #8]
 800f988:	9103      	str	r1, [sp, #12]
 800f98a:	428b      	cmp	r3, r1
 800f98c:	d80c      	bhi.n	800f9a8 <__multiply+0x98>
 800f98e:	2e00      	cmp	r6, #0
 800f990:	dd03      	ble.n	800f99a <__multiply+0x8a>
 800f992:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f996:	2b00      	cmp	r3, #0
 800f998:	d055      	beq.n	800fa46 <__multiply+0x136>
 800f99a:	6106      	str	r6, [r0, #16]
 800f99c:	b005      	add	sp, #20
 800f99e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9a2:	f843 2b04 	str.w	r2, [r3], #4
 800f9a6:	e7d9      	b.n	800f95c <__multiply+0x4c>
 800f9a8:	f8b1 a000 	ldrh.w	sl, [r1]
 800f9ac:	f1ba 0f00 	cmp.w	sl, #0
 800f9b0:	d01f      	beq.n	800f9f2 <__multiply+0xe2>
 800f9b2:	46c4      	mov	ip, r8
 800f9b4:	46a1      	mov	r9, r4
 800f9b6:	2700      	movs	r7, #0
 800f9b8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f9bc:	f8d9 3000 	ldr.w	r3, [r9]
 800f9c0:	fa1f fb82 	uxth.w	fp, r2
 800f9c4:	b29b      	uxth	r3, r3
 800f9c6:	fb0a 330b 	mla	r3, sl, fp, r3
 800f9ca:	443b      	add	r3, r7
 800f9cc:	f8d9 7000 	ldr.w	r7, [r9]
 800f9d0:	0c12      	lsrs	r2, r2, #16
 800f9d2:	0c3f      	lsrs	r7, r7, #16
 800f9d4:	fb0a 7202 	mla	r2, sl, r2, r7
 800f9d8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f9dc:	b29b      	uxth	r3, r3
 800f9de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9e2:	4565      	cmp	r5, ip
 800f9e4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f9e8:	f849 3b04 	str.w	r3, [r9], #4
 800f9ec:	d8e4      	bhi.n	800f9b8 <__multiply+0xa8>
 800f9ee:	9b01      	ldr	r3, [sp, #4]
 800f9f0:	50e7      	str	r7, [r4, r3]
 800f9f2:	9b03      	ldr	r3, [sp, #12]
 800f9f4:	3104      	adds	r1, #4
 800f9f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f9fa:	f1b9 0f00 	cmp.w	r9, #0
 800f9fe:	d020      	beq.n	800fa42 <__multiply+0x132>
 800fa00:	4647      	mov	r7, r8
 800fa02:	46a4      	mov	ip, r4
 800fa04:	f04f 0a00 	mov.w	sl, #0
 800fa08:	6823      	ldr	r3, [r4, #0]
 800fa0a:	f8b7 b000 	ldrh.w	fp, [r7]
 800fa0e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	fb09 220b 	mla	r2, r9, fp, r2
 800fa18:	4452      	add	r2, sl
 800fa1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa1e:	f84c 3b04 	str.w	r3, [ip], #4
 800fa22:	f857 3b04 	ldr.w	r3, [r7], #4
 800fa26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fa2a:	f8bc 3000 	ldrh.w	r3, [ip]
 800fa2e:	42bd      	cmp	r5, r7
 800fa30:	fb09 330a 	mla	r3, r9, sl, r3
 800fa34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fa38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fa3c:	d8e5      	bhi.n	800fa0a <__multiply+0xfa>
 800fa3e:	9a01      	ldr	r2, [sp, #4]
 800fa40:	50a3      	str	r3, [r4, r2]
 800fa42:	3404      	adds	r4, #4
 800fa44:	e79f      	b.n	800f986 <__multiply+0x76>
 800fa46:	3e01      	subs	r6, #1
 800fa48:	e7a1      	b.n	800f98e <__multiply+0x7e>
 800fa4a:	bf00      	nop
 800fa4c:	0801264b 	.word	0x0801264b
 800fa50:	080126bc 	.word	0x080126bc

0800fa54 <__pow5mult>:
 800fa54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa58:	4615      	mov	r5, r2
 800fa5a:	f012 0203 	ands.w	r2, r2, #3
 800fa5e:	4607      	mov	r7, r0
 800fa60:	460e      	mov	r6, r1
 800fa62:	d007      	beq.n	800fa74 <__pow5mult+0x20>
 800fa64:	4c25      	ldr	r4, [pc, #148]	@ (800fafc <__pow5mult+0xa8>)
 800fa66:	3a01      	subs	r2, #1
 800fa68:	2300      	movs	r3, #0
 800fa6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fa6e:	f7ff fe5d 	bl	800f72c <__multadd>
 800fa72:	4606      	mov	r6, r0
 800fa74:	10ad      	asrs	r5, r5, #2
 800fa76:	d03d      	beq.n	800faf4 <__pow5mult+0xa0>
 800fa78:	69fc      	ldr	r4, [r7, #28]
 800fa7a:	b97c      	cbnz	r4, 800fa9c <__pow5mult+0x48>
 800fa7c:	2010      	movs	r0, #16
 800fa7e:	f7fc fb89 	bl	800c194 <malloc>
 800fa82:	4602      	mov	r2, r0
 800fa84:	61f8      	str	r0, [r7, #28]
 800fa86:	b928      	cbnz	r0, 800fa94 <__pow5mult+0x40>
 800fa88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fa8c:	4b1c      	ldr	r3, [pc, #112]	@ (800fb00 <__pow5mult+0xac>)
 800fa8e:	481d      	ldr	r0, [pc, #116]	@ (800fb04 <__pow5mult+0xb0>)
 800fa90:	f001 fa10 	bl	8010eb4 <__assert_func>
 800fa94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fa98:	6004      	str	r4, [r0, #0]
 800fa9a:	60c4      	str	r4, [r0, #12]
 800fa9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800faa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800faa4:	b94c      	cbnz	r4, 800faba <__pow5mult+0x66>
 800faa6:	f240 2171 	movw	r1, #625	@ 0x271
 800faaa:	4638      	mov	r0, r7
 800faac:	f7ff ff1a 	bl	800f8e4 <__i2b>
 800fab0:	2300      	movs	r3, #0
 800fab2:	4604      	mov	r4, r0
 800fab4:	f8c8 0008 	str.w	r0, [r8, #8]
 800fab8:	6003      	str	r3, [r0, #0]
 800faba:	f04f 0900 	mov.w	r9, #0
 800fabe:	07eb      	lsls	r3, r5, #31
 800fac0:	d50a      	bpl.n	800fad8 <__pow5mult+0x84>
 800fac2:	4631      	mov	r1, r6
 800fac4:	4622      	mov	r2, r4
 800fac6:	4638      	mov	r0, r7
 800fac8:	f7ff ff22 	bl	800f910 <__multiply>
 800facc:	4680      	mov	r8, r0
 800face:	4631      	mov	r1, r6
 800fad0:	4638      	mov	r0, r7
 800fad2:	f7ff fe09 	bl	800f6e8 <_Bfree>
 800fad6:	4646      	mov	r6, r8
 800fad8:	106d      	asrs	r5, r5, #1
 800fada:	d00b      	beq.n	800faf4 <__pow5mult+0xa0>
 800fadc:	6820      	ldr	r0, [r4, #0]
 800fade:	b938      	cbnz	r0, 800faf0 <__pow5mult+0x9c>
 800fae0:	4622      	mov	r2, r4
 800fae2:	4621      	mov	r1, r4
 800fae4:	4638      	mov	r0, r7
 800fae6:	f7ff ff13 	bl	800f910 <__multiply>
 800faea:	6020      	str	r0, [r4, #0]
 800faec:	f8c0 9000 	str.w	r9, [r0]
 800faf0:	4604      	mov	r4, r0
 800faf2:	e7e4      	b.n	800fabe <__pow5mult+0x6a>
 800faf4:	4630      	mov	r0, r6
 800faf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fafa:	bf00      	nop
 800fafc:	080128d4 	.word	0x080128d4
 800fb00:	080125dc 	.word	0x080125dc
 800fb04:	080126bc 	.word	0x080126bc

0800fb08 <__lshift>:
 800fb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb0c:	460c      	mov	r4, r1
 800fb0e:	4607      	mov	r7, r0
 800fb10:	4691      	mov	r9, r2
 800fb12:	6923      	ldr	r3, [r4, #16]
 800fb14:	6849      	ldr	r1, [r1, #4]
 800fb16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb1a:	68a3      	ldr	r3, [r4, #8]
 800fb1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb20:	f108 0601 	add.w	r6, r8, #1
 800fb24:	42b3      	cmp	r3, r6
 800fb26:	db0b      	blt.n	800fb40 <__lshift+0x38>
 800fb28:	4638      	mov	r0, r7
 800fb2a:	f7ff fd9d 	bl	800f668 <_Balloc>
 800fb2e:	4605      	mov	r5, r0
 800fb30:	b948      	cbnz	r0, 800fb46 <__lshift+0x3e>
 800fb32:	4602      	mov	r2, r0
 800fb34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fb38:	4b27      	ldr	r3, [pc, #156]	@ (800fbd8 <__lshift+0xd0>)
 800fb3a:	4828      	ldr	r0, [pc, #160]	@ (800fbdc <__lshift+0xd4>)
 800fb3c:	f001 f9ba 	bl	8010eb4 <__assert_func>
 800fb40:	3101      	adds	r1, #1
 800fb42:	005b      	lsls	r3, r3, #1
 800fb44:	e7ee      	b.n	800fb24 <__lshift+0x1c>
 800fb46:	2300      	movs	r3, #0
 800fb48:	f100 0114 	add.w	r1, r0, #20
 800fb4c:	f100 0210 	add.w	r2, r0, #16
 800fb50:	4618      	mov	r0, r3
 800fb52:	4553      	cmp	r3, sl
 800fb54:	db33      	blt.n	800fbbe <__lshift+0xb6>
 800fb56:	6920      	ldr	r0, [r4, #16]
 800fb58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fb5c:	f104 0314 	add.w	r3, r4, #20
 800fb60:	f019 091f 	ands.w	r9, r9, #31
 800fb64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fb68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fb6c:	d02b      	beq.n	800fbc6 <__lshift+0xbe>
 800fb6e:	468a      	mov	sl, r1
 800fb70:	2200      	movs	r2, #0
 800fb72:	f1c9 0e20 	rsb	lr, r9, #32
 800fb76:	6818      	ldr	r0, [r3, #0]
 800fb78:	fa00 f009 	lsl.w	r0, r0, r9
 800fb7c:	4310      	orrs	r0, r2
 800fb7e:	f84a 0b04 	str.w	r0, [sl], #4
 800fb82:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb86:	459c      	cmp	ip, r3
 800fb88:	fa22 f20e 	lsr.w	r2, r2, lr
 800fb8c:	d8f3      	bhi.n	800fb76 <__lshift+0x6e>
 800fb8e:	ebac 0304 	sub.w	r3, ip, r4
 800fb92:	3b15      	subs	r3, #21
 800fb94:	f023 0303 	bic.w	r3, r3, #3
 800fb98:	3304      	adds	r3, #4
 800fb9a:	f104 0015 	add.w	r0, r4, #21
 800fb9e:	4560      	cmp	r0, ip
 800fba0:	bf88      	it	hi
 800fba2:	2304      	movhi	r3, #4
 800fba4:	50ca      	str	r2, [r1, r3]
 800fba6:	b10a      	cbz	r2, 800fbac <__lshift+0xa4>
 800fba8:	f108 0602 	add.w	r6, r8, #2
 800fbac:	3e01      	subs	r6, #1
 800fbae:	4638      	mov	r0, r7
 800fbb0:	4621      	mov	r1, r4
 800fbb2:	612e      	str	r6, [r5, #16]
 800fbb4:	f7ff fd98 	bl	800f6e8 <_Bfree>
 800fbb8:	4628      	mov	r0, r5
 800fbba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbbe:	f842 0f04 	str.w	r0, [r2, #4]!
 800fbc2:	3301      	adds	r3, #1
 800fbc4:	e7c5      	b.n	800fb52 <__lshift+0x4a>
 800fbc6:	3904      	subs	r1, #4
 800fbc8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbcc:	459c      	cmp	ip, r3
 800fbce:	f841 2f04 	str.w	r2, [r1, #4]!
 800fbd2:	d8f9      	bhi.n	800fbc8 <__lshift+0xc0>
 800fbd4:	e7ea      	b.n	800fbac <__lshift+0xa4>
 800fbd6:	bf00      	nop
 800fbd8:	0801264b 	.word	0x0801264b
 800fbdc:	080126bc 	.word	0x080126bc

0800fbe0 <__mcmp>:
 800fbe0:	4603      	mov	r3, r0
 800fbe2:	690a      	ldr	r2, [r1, #16]
 800fbe4:	6900      	ldr	r0, [r0, #16]
 800fbe6:	b530      	push	{r4, r5, lr}
 800fbe8:	1a80      	subs	r0, r0, r2
 800fbea:	d10e      	bne.n	800fc0a <__mcmp+0x2a>
 800fbec:	3314      	adds	r3, #20
 800fbee:	3114      	adds	r1, #20
 800fbf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fbf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fbf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fbfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc00:	4295      	cmp	r5, r2
 800fc02:	d003      	beq.n	800fc0c <__mcmp+0x2c>
 800fc04:	d205      	bcs.n	800fc12 <__mcmp+0x32>
 800fc06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc0a:	bd30      	pop	{r4, r5, pc}
 800fc0c:	42a3      	cmp	r3, r4
 800fc0e:	d3f3      	bcc.n	800fbf8 <__mcmp+0x18>
 800fc10:	e7fb      	b.n	800fc0a <__mcmp+0x2a>
 800fc12:	2001      	movs	r0, #1
 800fc14:	e7f9      	b.n	800fc0a <__mcmp+0x2a>
	...

0800fc18 <__mdiff>:
 800fc18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc1c:	4689      	mov	r9, r1
 800fc1e:	4606      	mov	r6, r0
 800fc20:	4611      	mov	r1, r2
 800fc22:	4648      	mov	r0, r9
 800fc24:	4614      	mov	r4, r2
 800fc26:	f7ff ffdb 	bl	800fbe0 <__mcmp>
 800fc2a:	1e05      	subs	r5, r0, #0
 800fc2c:	d112      	bne.n	800fc54 <__mdiff+0x3c>
 800fc2e:	4629      	mov	r1, r5
 800fc30:	4630      	mov	r0, r6
 800fc32:	f7ff fd19 	bl	800f668 <_Balloc>
 800fc36:	4602      	mov	r2, r0
 800fc38:	b928      	cbnz	r0, 800fc46 <__mdiff+0x2e>
 800fc3a:	f240 2137 	movw	r1, #567	@ 0x237
 800fc3e:	4b3e      	ldr	r3, [pc, #248]	@ (800fd38 <__mdiff+0x120>)
 800fc40:	483e      	ldr	r0, [pc, #248]	@ (800fd3c <__mdiff+0x124>)
 800fc42:	f001 f937 	bl	8010eb4 <__assert_func>
 800fc46:	2301      	movs	r3, #1
 800fc48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fc4c:	4610      	mov	r0, r2
 800fc4e:	b003      	add	sp, #12
 800fc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc54:	bfbc      	itt	lt
 800fc56:	464b      	movlt	r3, r9
 800fc58:	46a1      	movlt	r9, r4
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fc60:	bfba      	itte	lt
 800fc62:	461c      	movlt	r4, r3
 800fc64:	2501      	movlt	r5, #1
 800fc66:	2500      	movge	r5, #0
 800fc68:	f7ff fcfe 	bl	800f668 <_Balloc>
 800fc6c:	4602      	mov	r2, r0
 800fc6e:	b918      	cbnz	r0, 800fc78 <__mdiff+0x60>
 800fc70:	f240 2145 	movw	r1, #581	@ 0x245
 800fc74:	4b30      	ldr	r3, [pc, #192]	@ (800fd38 <__mdiff+0x120>)
 800fc76:	e7e3      	b.n	800fc40 <__mdiff+0x28>
 800fc78:	f100 0b14 	add.w	fp, r0, #20
 800fc7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fc80:	f109 0310 	add.w	r3, r9, #16
 800fc84:	60c5      	str	r5, [r0, #12]
 800fc86:	f04f 0c00 	mov.w	ip, #0
 800fc8a:	f109 0514 	add.w	r5, r9, #20
 800fc8e:	46d9      	mov	r9, fp
 800fc90:	6926      	ldr	r6, [r4, #16]
 800fc92:	f104 0e14 	add.w	lr, r4, #20
 800fc96:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fc9a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fc9e:	9301      	str	r3, [sp, #4]
 800fca0:	9b01      	ldr	r3, [sp, #4]
 800fca2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fca6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fcaa:	b281      	uxth	r1, r0
 800fcac:	9301      	str	r3, [sp, #4]
 800fcae:	fa1f f38a 	uxth.w	r3, sl
 800fcb2:	1a5b      	subs	r3, r3, r1
 800fcb4:	0c00      	lsrs	r0, r0, #16
 800fcb6:	4463      	add	r3, ip
 800fcb8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fcbc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fcc0:	b29b      	uxth	r3, r3
 800fcc2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fcc6:	4576      	cmp	r6, lr
 800fcc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fccc:	f849 3b04 	str.w	r3, [r9], #4
 800fcd0:	d8e6      	bhi.n	800fca0 <__mdiff+0x88>
 800fcd2:	1b33      	subs	r3, r6, r4
 800fcd4:	3b15      	subs	r3, #21
 800fcd6:	f023 0303 	bic.w	r3, r3, #3
 800fcda:	3415      	adds	r4, #21
 800fcdc:	3304      	adds	r3, #4
 800fcde:	42a6      	cmp	r6, r4
 800fce0:	bf38      	it	cc
 800fce2:	2304      	movcc	r3, #4
 800fce4:	441d      	add	r5, r3
 800fce6:	445b      	add	r3, fp
 800fce8:	461e      	mov	r6, r3
 800fcea:	462c      	mov	r4, r5
 800fcec:	4544      	cmp	r4, r8
 800fcee:	d30e      	bcc.n	800fd0e <__mdiff+0xf6>
 800fcf0:	f108 0103 	add.w	r1, r8, #3
 800fcf4:	1b49      	subs	r1, r1, r5
 800fcf6:	f021 0103 	bic.w	r1, r1, #3
 800fcfa:	3d03      	subs	r5, #3
 800fcfc:	45a8      	cmp	r8, r5
 800fcfe:	bf38      	it	cc
 800fd00:	2100      	movcc	r1, #0
 800fd02:	440b      	add	r3, r1
 800fd04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fd08:	b199      	cbz	r1, 800fd32 <__mdiff+0x11a>
 800fd0a:	6117      	str	r7, [r2, #16]
 800fd0c:	e79e      	b.n	800fc4c <__mdiff+0x34>
 800fd0e:	46e6      	mov	lr, ip
 800fd10:	f854 1b04 	ldr.w	r1, [r4], #4
 800fd14:	fa1f fc81 	uxth.w	ip, r1
 800fd18:	44f4      	add	ip, lr
 800fd1a:	0c08      	lsrs	r0, r1, #16
 800fd1c:	4471      	add	r1, lr
 800fd1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fd22:	b289      	uxth	r1, r1
 800fd24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fd28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fd2c:	f846 1b04 	str.w	r1, [r6], #4
 800fd30:	e7dc      	b.n	800fcec <__mdiff+0xd4>
 800fd32:	3f01      	subs	r7, #1
 800fd34:	e7e6      	b.n	800fd04 <__mdiff+0xec>
 800fd36:	bf00      	nop
 800fd38:	0801264b 	.word	0x0801264b
 800fd3c:	080126bc 	.word	0x080126bc

0800fd40 <__ulp>:
 800fd40:	4b0e      	ldr	r3, [pc, #56]	@ (800fd7c <__ulp+0x3c>)
 800fd42:	400b      	ands	r3, r1
 800fd44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	dc08      	bgt.n	800fd5e <__ulp+0x1e>
 800fd4c:	425b      	negs	r3, r3
 800fd4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fd52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fd56:	da04      	bge.n	800fd62 <__ulp+0x22>
 800fd58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fd5c:	4113      	asrs	r3, r2
 800fd5e:	2200      	movs	r2, #0
 800fd60:	e008      	b.n	800fd74 <__ulp+0x34>
 800fd62:	f1a2 0314 	sub.w	r3, r2, #20
 800fd66:	2b1e      	cmp	r3, #30
 800fd68:	bfd6      	itet	le
 800fd6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fd6e:	2201      	movgt	r2, #1
 800fd70:	40da      	lsrle	r2, r3
 800fd72:	2300      	movs	r3, #0
 800fd74:	4619      	mov	r1, r3
 800fd76:	4610      	mov	r0, r2
 800fd78:	4770      	bx	lr
 800fd7a:	bf00      	nop
 800fd7c:	7ff00000 	.word	0x7ff00000

0800fd80 <__b2d>:
 800fd80:	6902      	ldr	r2, [r0, #16]
 800fd82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd84:	f100 0614 	add.w	r6, r0, #20
 800fd88:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800fd8c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800fd90:	4f1e      	ldr	r7, [pc, #120]	@ (800fe0c <__b2d+0x8c>)
 800fd92:	4620      	mov	r0, r4
 800fd94:	f7ff fd5a 	bl	800f84c <__hi0bits>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	f1c0 0020 	rsb	r0, r0, #32
 800fd9e:	2b0a      	cmp	r3, #10
 800fda0:	f1a2 0504 	sub.w	r5, r2, #4
 800fda4:	6008      	str	r0, [r1, #0]
 800fda6:	dc12      	bgt.n	800fdce <__b2d+0x4e>
 800fda8:	42ae      	cmp	r6, r5
 800fdaa:	bf2c      	ite	cs
 800fdac:	2200      	movcs	r2, #0
 800fdae:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800fdb2:	f1c3 0c0b 	rsb	ip, r3, #11
 800fdb6:	3315      	adds	r3, #21
 800fdb8:	fa24 fe0c 	lsr.w	lr, r4, ip
 800fdbc:	fa04 f303 	lsl.w	r3, r4, r3
 800fdc0:	fa22 f20c 	lsr.w	r2, r2, ip
 800fdc4:	ea4e 0107 	orr.w	r1, lr, r7
 800fdc8:	431a      	orrs	r2, r3
 800fdca:	4610      	mov	r0, r2
 800fdcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdce:	42ae      	cmp	r6, r5
 800fdd0:	bf36      	itet	cc
 800fdd2:	f1a2 0508 	subcc.w	r5, r2, #8
 800fdd6:	2200      	movcs	r2, #0
 800fdd8:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800fddc:	3b0b      	subs	r3, #11
 800fdde:	d012      	beq.n	800fe06 <__b2d+0x86>
 800fde0:	f1c3 0720 	rsb	r7, r3, #32
 800fde4:	fa22 f107 	lsr.w	r1, r2, r7
 800fde8:	409c      	lsls	r4, r3
 800fdea:	430c      	orrs	r4, r1
 800fdec:	42b5      	cmp	r5, r6
 800fdee:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800fdf2:	bf94      	ite	ls
 800fdf4:	2400      	movls	r4, #0
 800fdf6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800fdfa:	409a      	lsls	r2, r3
 800fdfc:	40fc      	lsrs	r4, r7
 800fdfe:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800fe02:	4322      	orrs	r2, r4
 800fe04:	e7e1      	b.n	800fdca <__b2d+0x4a>
 800fe06:	ea44 0107 	orr.w	r1, r4, r7
 800fe0a:	e7de      	b.n	800fdca <__b2d+0x4a>
 800fe0c:	3ff00000 	.word	0x3ff00000

0800fe10 <__d2b>:
 800fe10:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800fe14:	2101      	movs	r1, #1
 800fe16:	4690      	mov	r8, r2
 800fe18:	4699      	mov	r9, r3
 800fe1a:	9e08      	ldr	r6, [sp, #32]
 800fe1c:	f7ff fc24 	bl	800f668 <_Balloc>
 800fe20:	4604      	mov	r4, r0
 800fe22:	b930      	cbnz	r0, 800fe32 <__d2b+0x22>
 800fe24:	4602      	mov	r2, r0
 800fe26:	f240 310f 	movw	r1, #783	@ 0x30f
 800fe2a:	4b23      	ldr	r3, [pc, #140]	@ (800feb8 <__d2b+0xa8>)
 800fe2c:	4823      	ldr	r0, [pc, #140]	@ (800febc <__d2b+0xac>)
 800fe2e:	f001 f841 	bl	8010eb4 <__assert_func>
 800fe32:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fe36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fe3a:	b10d      	cbz	r5, 800fe40 <__d2b+0x30>
 800fe3c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fe40:	9301      	str	r3, [sp, #4]
 800fe42:	f1b8 0300 	subs.w	r3, r8, #0
 800fe46:	d024      	beq.n	800fe92 <__d2b+0x82>
 800fe48:	4668      	mov	r0, sp
 800fe4a:	9300      	str	r3, [sp, #0]
 800fe4c:	f7ff fd1d 	bl	800f88a <__lo0bits>
 800fe50:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fe54:	b1d8      	cbz	r0, 800fe8e <__d2b+0x7e>
 800fe56:	f1c0 0320 	rsb	r3, r0, #32
 800fe5a:	fa02 f303 	lsl.w	r3, r2, r3
 800fe5e:	430b      	orrs	r3, r1
 800fe60:	40c2      	lsrs	r2, r0
 800fe62:	6163      	str	r3, [r4, #20]
 800fe64:	9201      	str	r2, [sp, #4]
 800fe66:	9b01      	ldr	r3, [sp, #4]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	bf0c      	ite	eq
 800fe6c:	2201      	moveq	r2, #1
 800fe6e:	2202      	movne	r2, #2
 800fe70:	61a3      	str	r3, [r4, #24]
 800fe72:	6122      	str	r2, [r4, #16]
 800fe74:	b1ad      	cbz	r5, 800fea2 <__d2b+0x92>
 800fe76:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fe7a:	4405      	add	r5, r0
 800fe7c:	6035      	str	r5, [r6, #0]
 800fe7e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fe82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe84:	6018      	str	r0, [r3, #0]
 800fe86:	4620      	mov	r0, r4
 800fe88:	b002      	add	sp, #8
 800fe8a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800fe8e:	6161      	str	r1, [r4, #20]
 800fe90:	e7e9      	b.n	800fe66 <__d2b+0x56>
 800fe92:	a801      	add	r0, sp, #4
 800fe94:	f7ff fcf9 	bl	800f88a <__lo0bits>
 800fe98:	9b01      	ldr	r3, [sp, #4]
 800fe9a:	2201      	movs	r2, #1
 800fe9c:	6163      	str	r3, [r4, #20]
 800fe9e:	3020      	adds	r0, #32
 800fea0:	e7e7      	b.n	800fe72 <__d2b+0x62>
 800fea2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fea6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800feaa:	6030      	str	r0, [r6, #0]
 800feac:	6918      	ldr	r0, [r3, #16]
 800feae:	f7ff fccd 	bl	800f84c <__hi0bits>
 800feb2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800feb6:	e7e4      	b.n	800fe82 <__d2b+0x72>
 800feb8:	0801264b 	.word	0x0801264b
 800febc:	080126bc 	.word	0x080126bc

0800fec0 <__ratio>:
 800fec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec4:	b085      	sub	sp, #20
 800fec6:	e9cd 1000 	strd	r1, r0, [sp]
 800feca:	a902      	add	r1, sp, #8
 800fecc:	f7ff ff58 	bl	800fd80 <__b2d>
 800fed0:	468b      	mov	fp, r1
 800fed2:	4606      	mov	r6, r0
 800fed4:	460f      	mov	r7, r1
 800fed6:	9800      	ldr	r0, [sp, #0]
 800fed8:	a903      	add	r1, sp, #12
 800feda:	f7ff ff51 	bl	800fd80 <__b2d>
 800fede:	460d      	mov	r5, r1
 800fee0:	9b01      	ldr	r3, [sp, #4]
 800fee2:	4689      	mov	r9, r1
 800fee4:	6919      	ldr	r1, [r3, #16]
 800fee6:	9b00      	ldr	r3, [sp, #0]
 800fee8:	4604      	mov	r4, r0
 800feea:	691b      	ldr	r3, [r3, #16]
 800feec:	4630      	mov	r0, r6
 800feee:	1ac9      	subs	r1, r1, r3
 800fef0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fef4:	1a9b      	subs	r3, r3, r2
 800fef6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	bfcd      	iteet	gt
 800fefe:	463a      	movgt	r2, r7
 800ff00:	462a      	movle	r2, r5
 800ff02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ff06:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ff0a:	bfd8      	it	le
 800ff0c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ff10:	464b      	mov	r3, r9
 800ff12:	4622      	mov	r2, r4
 800ff14:	4659      	mov	r1, fp
 800ff16:	f7f0 fc75 	bl	8000804 <__aeabi_ddiv>
 800ff1a:	b005      	add	sp, #20
 800ff1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ff20 <__copybits>:
 800ff20:	3901      	subs	r1, #1
 800ff22:	b570      	push	{r4, r5, r6, lr}
 800ff24:	1149      	asrs	r1, r1, #5
 800ff26:	6914      	ldr	r4, [r2, #16]
 800ff28:	3101      	adds	r1, #1
 800ff2a:	f102 0314 	add.w	r3, r2, #20
 800ff2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ff32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ff36:	1f05      	subs	r5, r0, #4
 800ff38:	42a3      	cmp	r3, r4
 800ff3a:	d30c      	bcc.n	800ff56 <__copybits+0x36>
 800ff3c:	1aa3      	subs	r3, r4, r2
 800ff3e:	3b11      	subs	r3, #17
 800ff40:	f023 0303 	bic.w	r3, r3, #3
 800ff44:	3211      	adds	r2, #17
 800ff46:	42a2      	cmp	r2, r4
 800ff48:	bf88      	it	hi
 800ff4a:	2300      	movhi	r3, #0
 800ff4c:	4418      	add	r0, r3
 800ff4e:	2300      	movs	r3, #0
 800ff50:	4288      	cmp	r0, r1
 800ff52:	d305      	bcc.n	800ff60 <__copybits+0x40>
 800ff54:	bd70      	pop	{r4, r5, r6, pc}
 800ff56:	f853 6b04 	ldr.w	r6, [r3], #4
 800ff5a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ff5e:	e7eb      	b.n	800ff38 <__copybits+0x18>
 800ff60:	f840 3b04 	str.w	r3, [r0], #4
 800ff64:	e7f4      	b.n	800ff50 <__copybits+0x30>

0800ff66 <__any_on>:
 800ff66:	f100 0214 	add.w	r2, r0, #20
 800ff6a:	6900      	ldr	r0, [r0, #16]
 800ff6c:	114b      	asrs	r3, r1, #5
 800ff6e:	4298      	cmp	r0, r3
 800ff70:	b510      	push	{r4, lr}
 800ff72:	db11      	blt.n	800ff98 <__any_on+0x32>
 800ff74:	dd0a      	ble.n	800ff8c <__any_on+0x26>
 800ff76:	f011 011f 	ands.w	r1, r1, #31
 800ff7a:	d007      	beq.n	800ff8c <__any_on+0x26>
 800ff7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ff80:	fa24 f001 	lsr.w	r0, r4, r1
 800ff84:	fa00 f101 	lsl.w	r1, r0, r1
 800ff88:	428c      	cmp	r4, r1
 800ff8a:	d10b      	bne.n	800ffa4 <__any_on+0x3e>
 800ff8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ff90:	4293      	cmp	r3, r2
 800ff92:	d803      	bhi.n	800ff9c <__any_on+0x36>
 800ff94:	2000      	movs	r0, #0
 800ff96:	bd10      	pop	{r4, pc}
 800ff98:	4603      	mov	r3, r0
 800ff9a:	e7f7      	b.n	800ff8c <__any_on+0x26>
 800ff9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ffa0:	2900      	cmp	r1, #0
 800ffa2:	d0f5      	beq.n	800ff90 <__any_on+0x2a>
 800ffa4:	2001      	movs	r0, #1
 800ffa6:	e7f6      	b.n	800ff96 <__any_on+0x30>

0800ffa8 <__ascii_wctomb>:
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	4608      	mov	r0, r1
 800ffac:	b141      	cbz	r1, 800ffc0 <__ascii_wctomb+0x18>
 800ffae:	2aff      	cmp	r2, #255	@ 0xff
 800ffb0:	d904      	bls.n	800ffbc <__ascii_wctomb+0x14>
 800ffb2:	228a      	movs	r2, #138	@ 0x8a
 800ffb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ffb8:	601a      	str	r2, [r3, #0]
 800ffba:	4770      	bx	lr
 800ffbc:	2001      	movs	r0, #1
 800ffbe:	700a      	strb	r2, [r1, #0]
 800ffc0:	4770      	bx	lr

0800ffc2 <__ssputs_r>:
 800ffc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffc6:	461f      	mov	r7, r3
 800ffc8:	688e      	ldr	r6, [r1, #8]
 800ffca:	4682      	mov	sl, r0
 800ffcc:	42be      	cmp	r6, r7
 800ffce:	460c      	mov	r4, r1
 800ffd0:	4690      	mov	r8, r2
 800ffd2:	680b      	ldr	r3, [r1, #0]
 800ffd4:	d82d      	bhi.n	8010032 <__ssputs_r+0x70>
 800ffd6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ffda:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ffde:	d026      	beq.n	801002e <__ssputs_r+0x6c>
 800ffe0:	6965      	ldr	r5, [r4, #20]
 800ffe2:	6909      	ldr	r1, [r1, #16]
 800ffe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ffe8:	eba3 0901 	sub.w	r9, r3, r1
 800ffec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fff0:	1c7b      	adds	r3, r7, #1
 800fff2:	444b      	add	r3, r9
 800fff4:	106d      	asrs	r5, r5, #1
 800fff6:	429d      	cmp	r5, r3
 800fff8:	bf38      	it	cc
 800fffa:	461d      	movcc	r5, r3
 800fffc:	0553      	lsls	r3, r2, #21
 800fffe:	d527      	bpl.n	8010050 <__ssputs_r+0x8e>
 8010000:	4629      	mov	r1, r5
 8010002:	f7fc f8f9 	bl	800c1f8 <_malloc_r>
 8010006:	4606      	mov	r6, r0
 8010008:	b360      	cbz	r0, 8010064 <__ssputs_r+0xa2>
 801000a:	464a      	mov	r2, r9
 801000c:	6921      	ldr	r1, [r4, #16]
 801000e:	f7fe f920 	bl	800e252 <memcpy>
 8010012:	89a3      	ldrh	r3, [r4, #12]
 8010014:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801001c:	81a3      	strh	r3, [r4, #12]
 801001e:	6126      	str	r6, [r4, #16]
 8010020:	444e      	add	r6, r9
 8010022:	6026      	str	r6, [r4, #0]
 8010024:	463e      	mov	r6, r7
 8010026:	6165      	str	r5, [r4, #20]
 8010028:	eba5 0509 	sub.w	r5, r5, r9
 801002c:	60a5      	str	r5, [r4, #8]
 801002e:	42be      	cmp	r6, r7
 8010030:	d900      	bls.n	8010034 <__ssputs_r+0x72>
 8010032:	463e      	mov	r6, r7
 8010034:	4632      	mov	r2, r6
 8010036:	4641      	mov	r1, r8
 8010038:	6820      	ldr	r0, [r4, #0]
 801003a:	f000 ff21 	bl	8010e80 <memmove>
 801003e:	2000      	movs	r0, #0
 8010040:	68a3      	ldr	r3, [r4, #8]
 8010042:	1b9b      	subs	r3, r3, r6
 8010044:	60a3      	str	r3, [r4, #8]
 8010046:	6823      	ldr	r3, [r4, #0]
 8010048:	4433      	add	r3, r6
 801004a:	6023      	str	r3, [r4, #0]
 801004c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010050:	462a      	mov	r2, r5
 8010052:	f000 ff61 	bl	8010f18 <_realloc_r>
 8010056:	4606      	mov	r6, r0
 8010058:	2800      	cmp	r0, #0
 801005a:	d1e0      	bne.n	801001e <__ssputs_r+0x5c>
 801005c:	4650      	mov	r0, sl
 801005e:	6921      	ldr	r1, [r4, #16]
 8010060:	f7fe ff6e 	bl	800ef40 <_free_r>
 8010064:	230c      	movs	r3, #12
 8010066:	f8ca 3000 	str.w	r3, [sl]
 801006a:	89a3      	ldrh	r3, [r4, #12]
 801006c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010070:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010074:	81a3      	strh	r3, [r4, #12]
 8010076:	e7e9      	b.n	801004c <__ssputs_r+0x8a>

08010078 <_svfiprintf_r>:
 8010078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801007c:	4698      	mov	r8, r3
 801007e:	898b      	ldrh	r3, [r1, #12]
 8010080:	4607      	mov	r7, r0
 8010082:	061b      	lsls	r3, r3, #24
 8010084:	460d      	mov	r5, r1
 8010086:	4614      	mov	r4, r2
 8010088:	b09d      	sub	sp, #116	@ 0x74
 801008a:	d510      	bpl.n	80100ae <_svfiprintf_r+0x36>
 801008c:	690b      	ldr	r3, [r1, #16]
 801008e:	b973      	cbnz	r3, 80100ae <_svfiprintf_r+0x36>
 8010090:	2140      	movs	r1, #64	@ 0x40
 8010092:	f7fc f8b1 	bl	800c1f8 <_malloc_r>
 8010096:	6028      	str	r0, [r5, #0]
 8010098:	6128      	str	r0, [r5, #16]
 801009a:	b930      	cbnz	r0, 80100aa <_svfiprintf_r+0x32>
 801009c:	230c      	movs	r3, #12
 801009e:	603b      	str	r3, [r7, #0]
 80100a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80100a4:	b01d      	add	sp, #116	@ 0x74
 80100a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100aa:	2340      	movs	r3, #64	@ 0x40
 80100ac:	616b      	str	r3, [r5, #20]
 80100ae:	2300      	movs	r3, #0
 80100b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80100b2:	2320      	movs	r3, #32
 80100b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100b8:	2330      	movs	r3, #48	@ 0x30
 80100ba:	f04f 0901 	mov.w	r9, #1
 80100be:	f8cd 800c 	str.w	r8, [sp, #12]
 80100c2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 801025c <_svfiprintf_r+0x1e4>
 80100c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100ca:	4623      	mov	r3, r4
 80100cc:	469a      	mov	sl, r3
 80100ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100d2:	b10a      	cbz	r2, 80100d8 <_svfiprintf_r+0x60>
 80100d4:	2a25      	cmp	r2, #37	@ 0x25
 80100d6:	d1f9      	bne.n	80100cc <_svfiprintf_r+0x54>
 80100d8:	ebba 0b04 	subs.w	fp, sl, r4
 80100dc:	d00b      	beq.n	80100f6 <_svfiprintf_r+0x7e>
 80100de:	465b      	mov	r3, fp
 80100e0:	4622      	mov	r2, r4
 80100e2:	4629      	mov	r1, r5
 80100e4:	4638      	mov	r0, r7
 80100e6:	f7ff ff6c 	bl	800ffc2 <__ssputs_r>
 80100ea:	3001      	adds	r0, #1
 80100ec:	f000 80a7 	beq.w	801023e <_svfiprintf_r+0x1c6>
 80100f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100f2:	445a      	add	r2, fp
 80100f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80100f6:	f89a 3000 	ldrb.w	r3, [sl]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	f000 809f 	beq.w	801023e <_svfiprintf_r+0x1c6>
 8010100:	2300      	movs	r3, #0
 8010102:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010106:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801010a:	f10a 0a01 	add.w	sl, sl, #1
 801010e:	9304      	str	r3, [sp, #16]
 8010110:	9307      	str	r3, [sp, #28]
 8010112:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010116:	931a      	str	r3, [sp, #104]	@ 0x68
 8010118:	4654      	mov	r4, sl
 801011a:	2205      	movs	r2, #5
 801011c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010120:	484e      	ldr	r0, [pc, #312]	@ (801025c <_svfiprintf_r+0x1e4>)
 8010122:	f7fe f888 	bl	800e236 <memchr>
 8010126:	9a04      	ldr	r2, [sp, #16]
 8010128:	b9d8      	cbnz	r0, 8010162 <_svfiprintf_r+0xea>
 801012a:	06d0      	lsls	r0, r2, #27
 801012c:	bf44      	itt	mi
 801012e:	2320      	movmi	r3, #32
 8010130:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010134:	0711      	lsls	r1, r2, #28
 8010136:	bf44      	itt	mi
 8010138:	232b      	movmi	r3, #43	@ 0x2b
 801013a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801013e:	f89a 3000 	ldrb.w	r3, [sl]
 8010142:	2b2a      	cmp	r3, #42	@ 0x2a
 8010144:	d015      	beq.n	8010172 <_svfiprintf_r+0xfa>
 8010146:	4654      	mov	r4, sl
 8010148:	2000      	movs	r0, #0
 801014a:	f04f 0c0a 	mov.w	ip, #10
 801014e:	9a07      	ldr	r2, [sp, #28]
 8010150:	4621      	mov	r1, r4
 8010152:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010156:	3b30      	subs	r3, #48	@ 0x30
 8010158:	2b09      	cmp	r3, #9
 801015a:	d94b      	bls.n	80101f4 <_svfiprintf_r+0x17c>
 801015c:	b1b0      	cbz	r0, 801018c <_svfiprintf_r+0x114>
 801015e:	9207      	str	r2, [sp, #28]
 8010160:	e014      	b.n	801018c <_svfiprintf_r+0x114>
 8010162:	eba0 0308 	sub.w	r3, r0, r8
 8010166:	fa09 f303 	lsl.w	r3, r9, r3
 801016a:	4313      	orrs	r3, r2
 801016c:	46a2      	mov	sl, r4
 801016e:	9304      	str	r3, [sp, #16]
 8010170:	e7d2      	b.n	8010118 <_svfiprintf_r+0xa0>
 8010172:	9b03      	ldr	r3, [sp, #12]
 8010174:	1d19      	adds	r1, r3, #4
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	9103      	str	r1, [sp, #12]
 801017a:	2b00      	cmp	r3, #0
 801017c:	bfbb      	ittet	lt
 801017e:	425b      	neglt	r3, r3
 8010180:	f042 0202 	orrlt.w	r2, r2, #2
 8010184:	9307      	strge	r3, [sp, #28]
 8010186:	9307      	strlt	r3, [sp, #28]
 8010188:	bfb8      	it	lt
 801018a:	9204      	strlt	r2, [sp, #16]
 801018c:	7823      	ldrb	r3, [r4, #0]
 801018e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010190:	d10a      	bne.n	80101a8 <_svfiprintf_r+0x130>
 8010192:	7863      	ldrb	r3, [r4, #1]
 8010194:	2b2a      	cmp	r3, #42	@ 0x2a
 8010196:	d132      	bne.n	80101fe <_svfiprintf_r+0x186>
 8010198:	9b03      	ldr	r3, [sp, #12]
 801019a:	3402      	adds	r4, #2
 801019c:	1d1a      	adds	r2, r3, #4
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	9203      	str	r2, [sp, #12]
 80101a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80101a6:	9305      	str	r3, [sp, #20]
 80101a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8010260 <_svfiprintf_r+0x1e8>
 80101ac:	2203      	movs	r2, #3
 80101ae:	4650      	mov	r0, sl
 80101b0:	7821      	ldrb	r1, [r4, #0]
 80101b2:	f7fe f840 	bl	800e236 <memchr>
 80101b6:	b138      	cbz	r0, 80101c8 <_svfiprintf_r+0x150>
 80101b8:	2240      	movs	r2, #64	@ 0x40
 80101ba:	9b04      	ldr	r3, [sp, #16]
 80101bc:	eba0 000a 	sub.w	r0, r0, sl
 80101c0:	4082      	lsls	r2, r0
 80101c2:	4313      	orrs	r3, r2
 80101c4:	3401      	adds	r4, #1
 80101c6:	9304      	str	r3, [sp, #16]
 80101c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101cc:	2206      	movs	r2, #6
 80101ce:	4825      	ldr	r0, [pc, #148]	@ (8010264 <_svfiprintf_r+0x1ec>)
 80101d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80101d4:	f7fe f82f 	bl	800e236 <memchr>
 80101d8:	2800      	cmp	r0, #0
 80101da:	d036      	beq.n	801024a <_svfiprintf_r+0x1d2>
 80101dc:	4b22      	ldr	r3, [pc, #136]	@ (8010268 <_svfiprintf_r+0x1f0>)
 80101de:	bb1b      	cbnz	r3, 8010228 <_svfiprintf_r+0x1b0>
 80101e0:	9b03      	ldr	r3, [sp, #12]
 80101e2:	3307      	adds	r3, #7
 80101e4:	f023 0307 	bic.w	r3, r3, #7
 80101e8:	3308      	adds	r3, #8
 80101ea:	9303      	str	r3, [sp, #12]
 80101ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80101ee:	4433      	add	r3, r6
 80101f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80101f2:	e76a      	b.n	80100ca <_svfiprintf_r+0x52>
 80101f4:	460c      	mov	r4, r1
 80101f6:	2001      	movs	r0, #1
 80101f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80101fc:	e7a8      	b.n	8010150 <_svfiprintf_r+0xd8>
 80101fe:	2300      	movs	r3, #0
 8010200:	f04f 0c0a 	mov.w	ip, #10
 8010204:	4619      	mov	r1, r3
 8010206:	3401      	adds	r4, #1
 8010208:	9305      	str	r3, [sp, #20]
 801020a:	4620      	mov	r0, r4
 801020c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010210:	3a30      	subs	r2, #48	@ 0x30
 8010212:	2a09      	cmp	r2, #9
 8010214:	d903      	bls.n	801021e <_svfiprintf_r+0x1a6>
 8010216:	2b00      	cmp	r3, #0
 8010218:	d0c6      	beq.n	80101a8 <_svfiprintf_r+0x130>
 801021a:	9105      	str	r1, [sp, #20]
 801021c:	e7c4      	b.n	80101a8 <_svfiprintf_r+0x130>
 801021e:	4604      	mov	r4, r0
 8010220:	2301      	movs	r3, #1
 8010222:	fb0c 2101 	mla	r1, ip, r1, r2
 8010226:	e7f0      	b.n	801020a <_svfiprintf_r+0x192>
 8010228:	ab03      	add	r3, sp, #12
 801022a:	9300      	str	r3, [sp, #0]
 801022c:	462a      	mov	r2, r5
 801022e:	4638      	mov	r0, r7
 8010230:	4b0e      	ldr	r3, [pc, #56]	@ (801026c <_svfiprintf_r+0x1f4>)
 8010232:	a904      	add	r1, sp, #16
 8010234:	f7fc ff9e 	bl	800d174 <_printf_float>
 8010238:	1c42      	adds	r2, r0, #1
 801023a:	4606      	mov	r6, r0
 801023c:	d1d6      	bne.n	80101ec <_svfiprintf_r+0x174>
 801023e:	89ab      	ldrh	r3, [r5, #12]
 8010240:	065b      	lsls	r3, r3, #25
 8010242:	f53f af2d 	bmi.w	80100a0 <_svfiprintf_r+0x28>
 8010246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010248:	e72c      	b.n	80100a4 <_svfiprintf_r+0x2c>
 801024a:	ab03      	add	r3, sp, #12
 801024c:	9300      	str	r3, [sp, #0]
 801024e:	462a      	mov	r2, r5
 8010250:	4638      	mov	r0, r7
 8010252:	4b06      	ldr	r3, [pc, #24]	@ (801026c <_svfiprintf_r+0x1f4>)
 8010254:	a904      	add	r1, sp, #16
 8010256:	f7fd fa2b 	bl	800d6b0 <_printf_i>
 801025a:	e7ed      	b.n	8010238 <_svfiprintf_r+0x1c0>
 801025c:	08012715 	.word	0x08012715
 8010260:	0801271b 	.word	0x0801271b
 8010264:	0801271f 	.word	0x0801271f
 8010268:	0800d175 	.word	0x0800d175
 801026c:	0800ffc3 	.word	0x0800ffc3

08010270 <_sungetc_r>:
 8010270:	b538      	push	{r3, r4, r5, lr}
 8010272:	1c4b      	adds	r3, r1, #1
 8010274:	4614      	mov	r4, r2
 8010276:	d103      	bne.n	8010280 <_sungetc_r+0x10>
 8010278:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801027c:	4628      	mov	r0, r5
 801027e:	bd38      	pop	{r3, r4, r5, pc}
 8010280:	8993      	ldrh	r3, [r2, #12]
 8010282:	b2cd      	uxtb	r5, r1
 8010284:	f023 0320 	bic.w	r3, r3, #32
 8010288:	8193      	strh	r3, [r2, #12]
 801028a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801028c:	6852      	ldr	r2, [r2, #4]
 801028e:	b18b      	cbz	r3, 80102b4 <_sungetc_r+0x44>
 8010290:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8010292:	4293      	cmp	r3, r2
 8010294:	dd08      	ble.n	80102a8 <_sungetc_r+0x38>
 8010296:	6823      	ldr	r3, [r4, #0]
 8010298:	1e5a      	subs	r2, r3, #1
 801029a:	6022      	str	r2, [r4, #0]
 801029c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80102a0:	6863      	ldr	r3, [r4, #4]
 80102a2:	3301      	adds	r3, #1
 80102a4:	6063      	str	r3, [r4, #4]
 80102a6:	e7e9      	b.n	801027c <_sungetc_r+0xc>
 80102a8:	4621      	mov	r1, r4
 80102aa:	f000 fd1c 	bl	8010ce6 <__submore>
 80102ae:	2800      	cmp	r0, #0
 80102b0:	d0f1      	beq.n	8010296 <_sungetc_r+0x26>
 80102b2:	e7e1      	b.n	8010278 <_sungetc_r+0x8>
 80102b4:	6921      	ldr	r1, [r4, #16]
 80102b6:	6823      	ldr	r3, [r4, #0]
 80102b8:	b151      	cbz	r1, 80102d0 <_sungetc_r+0x60>
 80102ba:	4299      	cmp	r1, r3
 80102bc:	d208      	bcs.n	80102d0 <_sungetc_r+0x60>
 80102be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80102c2:	42a9      	cmp	r1, r5
 80102c4:	d104      	bne.n	80102d0 <_sungetc_r+0x60>
 80102c6:	3b01      	subs	r3, #1
 80102c8:	3201      	adds	r2, #1
 80102ca:	6023      	str	r3, [r4, #0]
 80102cc:	6062      	str	r2, [r4, #4]
 80102ce:	e7d5      	b.n	801027c <_sungetc_r+0xc>
 80102d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80102d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80102d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80102da:	2303      	movs	r3, #3
 80102dc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80102de:	4623      	mov	r3, r4
 80102e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80102e4:	6023      	str	r3, [r4, #0]
 80102e6:	2301      	movs	r3, #1
 80102e8:	e7dc      	b.n	80102a4 <_sungetc_r+0x34>

080102ea <__ssrefill_r>:
 80102ea:	b510      	push	{r4, lr}
 80102ec:	460c      	mov	r4, r1
 80102ee:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80102f0:	b169      	cbz	r1, 801030e <__ssrefill_r+0x24>
 80102f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80102f6:	4299      	cmp	r1, r3
 80102f8:	d001      	beq.n	80102fe <__ssrefill_r+0x14>
 80102fa:	f7fe fe21 	bl	800ef40 <_free_r>
 80102fe:	2000      	movs	r0, #0
 8010300:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010302:	6360      	str	r0, [r4, #52]	@ 0x34
 8010304:	6063      	str	r3, [r4, #4]
 8010306:	b113      	cbz	r3, 801030e <__ssrefill_r+0x24>
 8010308:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801030a:	6023      	str	r3, [r4, #0]
 801030c:	bd10      	pop	{r4, pc}
 801030e:	6923      	ldr	r3, [r4, #16]
 8010310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010314:	6023      	str	r3, [r4, #0]
 8010316:	2300      	movs	r3, #0
 8010318:	6063      	str	r3, [r4, #4]
 801031a:	89a3      	ldrh	r3, [r4, #12]
 801031c:	f043 0320 	orr.w	r3, r3, #32
 8010320:	81a3      	strh	r3, [r4, #12]
 8010322:	e7f3      	b.n	801030c <__ssrefill_r+0x22>

08010324 <__ssvfiscanf_r>:
 8010324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010328:	460c      	mov	r4, r1
 801032a:	2100      	movs	r1, #0
 801032c:	4606      	mov	r6, r0
 801032e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010332:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010336:	49ab      	ldr	r1, [pc, #684]	@ (80105e4 <__ssvfiscanf_r+0x2c0>)
 8010338:	f10d 0804 	add.w	r8, sp, #4
 801033c:	91a0      	str	r1, [sp, #640]	@ 0x280
 801033e:	49aa      	ldr	r1, [pc, #680]	@ (80105e8 <__ssvfiscanf_r+0x2c4>)
 8010340:	4faa      	ldr	r7, [pc, #680]	@ (80105ec <__ssvfiscanf_r+0x2c8>)
 8010342:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010346:	91a1      	str	r1, [sp, #644]	@ 0x284
 8010348:	9300      	str	r3, [sp, #0]
 801034a:	f892 9000 	ldrb.w	r9, [r2]
 801034e:	f1b9 0f00 	cmp.w	r9, #0
 8010352:	f000 8159 	beq.w	8010608 <__ssvfiscanf_r+0x2e4>
 8010356:	f817 3009 	ldrb.w	r3, [r7, r9]
 801035a:	1c55      	adds	r5, r2, #1
 801035c:	f013 0308 	ands.w	r3, r3, #8
 8010360:	d019      	beq.n	8010396 <__ssvfiscanf_r+0x72>
 8010362:	6863      	ldr	r3, [r4, #4]
 8010364:	2b00      	cmp	r3, #0
 8010366:	dd0f      	ble.n	8010388 <__ssvfiscanf_r+0x64>
 8010368:	6823      	ldr	r3, [r4, #0]
 801036a:	781a      	ldrb	r2, [r3, #0]
 801036c:	5cba      	ldrb	r2, [r7, r2]
 801036e:	0712      	lsls	r2, r2, #28
 8010370:	d401      	bmi.n	8010376 <__ssvfiscanf_r+0x52>
 8010372:	462a      	mov	r2, r5
 8010374:	e7e9      	b.n	801034a <__ssvfiscanf_r+0x26>
 8010376:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010378:	3301      	adds	r3, #1
 801037a:	3201      	adds	r2, #1
 801037c:	9245      	str	r2, [sp, #276]	@ 0x114
 801037e:	6862      	ldr	r2, [r4, #4]
 8010380:	6023      	str	r3, [r4, #0]
 8010382:	3a01      	subs	r2, #1
 8010384:	6062      	str	r2, [r4, #4]
 8010386:	e7ec      	b.n	8010362 <__ssvfiscanf_r+0x3e>
 8010388:	4621      	mov	r1, r4
 801038a:	4630      	mov	r0, r6
 801038c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801038e:	4798      	blx	r3
 8010390:	2800      	cmp	r0, #0
 8010392:	d0e9      	beq.n	8010368 <__ssvfiscanf_r+0x44>
 8010394:	e7ed      	b.n	8010372 <__ssvfiscanf_r+0x4e>
 8010396:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801039a:	f040 8086 	bne.w	80104aa <__ssvfiscanf_r+0x186>
 801039e:	9341      	str	r3, [sp, #260]	@ 0x104
 80103a0:	9343      	str	r3, [sp, #268]	@ 0x10c
 80103a2:	7853      	ldrb	r3, [r2, #1]
 80103a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80103a6:	bf04      	itt	eq
 80103a8:	2310      	moveq	r3, #16
 80103aa:	1c95      	addeq	r5, r2, #2
 80103ac:	f04f 020a 	mov.w	r2, #10
 80103b0:	bf08      	it	eq
 80103b2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80103b4:	46aa      	mov	sl, r5
 80103b6:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80103ba:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80103be:	2b09      	cmp	r3, #9
 80103c0:	d91e      	bls.n	8010400 <__ssvfiscanf_r+0xdc>
 80103c2:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80105f0 <__ssvfiscanf_r+0x2cc>
 80103c6:	2203      	movs	r2, #3
 80103c8:	4658      	mov	r0, fp
 80103ca:	f7fd ff34 	bl	800e236 <memchr>
 80103ce:	b138      	cbz	r0, 80103e0 <__ssvfiscanf_r+0xbc>
 80103d0:	2301      	movs	r3, #1
 80103d2:	4655      	mov	r5, sl
 80103d4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80103d6:	eba0 000b 	sub.w	r0, r0, fp
 80103da:	4083      	lsls	r3, r0
 80103dc:	4313      	orrs	r3, r2
 80103de:	9341      	str	r3, [sp, #260]	@ 0x104
 80103e0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80103e4:	2b78      	cmp	r3, #120	@ 0x78
 80103e6:	d806      	bhi.n	80103f6 <__ssvfiscanf_r+0xd2>
 80103e8:	2b57      	cmp	r3, #87	@ 0x57
 80103ea:	d810      	bhi.n	801040e <__ssvfiscanf_r+0xea>
 80103ec:	2b25      	cmp	r3, #37	@ 0x25
 80103ee:	d05c      	beq.n	80104aa <__ssvfiscanf_r+0x186>
 80103f0:	d856      	bhi.n	80104a0 <__ssvfiscanf_r+0x17c>
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d074      	beq.n	80104e0 <__ssvfiscanf_r+0x1bc>
 80103f6:	2303      	movs	r3, #3
 80103f8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80103fa:	230a      	movs	r3, #10
 80103fc:	9342      	str	r3, [sp, #264]	@ 0x108
 80103fe:	e087      	b.n	8010510 <__ssvfiscanf_r+0x1ec>
 8010400:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010402:	4655      	mov	r5, sl
 8010404:	fb02 1103 	mla	r1, r2, r3, r1
 8010408:	3930      	subs	r1, #48	@ 0x30
 801040a:	9143      	str	r1, [sp, #268]	@ 0x10c
 801040c:	e7d2      	b.n	80103b4 <__ssvfiscanf_r+0x90>
 801040e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010412:	2a20      	cmp	r2, #32
 8010414:	d8ef      	bhi.n	80103f6 <__ssvfiscanf_r+0xd2>
 8010416:	a101      	add	r1, pc, #4	@ (adr r1, 801041c <__ssvfiscanf_r+0xf8>)
 8010418:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801041c:	080104ef 	.word	0x080104ef
 8010420:	080103f7 	.word	0x080103f7
 8010424:	080103f7 	.word	0x080103f7
 8010428:	08010549 	.word	0x08010549
 801042c:	080103f7 	.word	0x080103f7
 8010430:	080103f7 	.word	0x080103f7
 8010434:	080103f7 	.word	0x080103f7
 8010438:	080103f7 	.word	0x080103f7
 801043c:	080103f7 	.word	0x080103f7
 8010440:	080103f7 	.word	0x080103f7
 8010444:	080103f7 	.word	0x080103f7
 8010448:	0801055f 	.word	0x0801055f
 801044c:	08010545 	.word	0x08010545
 8010450:	080104a7 	.word	0x080104a7
 8010454:	080104a7 	.word	0x080104a7
 8010458:	080104a7 	.word	0x080104a7
 801045c:	080103f7 	.word	0x080103f7
 8010460:	08010501 	.word	0x08010501
 8010464:	080103f7 	.word	0x080103f7
 8010468:	080103f7 	.word	0x080103f7
 801046c:	080103f7 	.word	0x080103f7
 8010470:	080103f7 	.word	0x080103f7
 8010474:	0801056f 	.word	0x0801056f
 8010478:	08010509 	.word	0x08010509
 801047c:	080104e7 	.word	0x080104e7
 8010480:	080103f7 	.word	0x080103f7
 8010484:	080103f7 	.word	0x080103f7
 8010488:	0801056b 	.word	0x0801056b
 801048c:	080103f7 	.word	0x080103f7
 8010490:	08010545 	.word	0x08010545
 8010494:	080103f7 	.word	0x080103f7
 8010498:	080103f7 	.word	0x080103f7
 801049c:	080104ef 	.word	0x080104ef
 80104a0:	3b45      	subs	r3, #69	@ 0x45
 80104a2:	2b02      	cmp	r3, #2
 80104a4:	d8a7      	bhi.n	80103f6 <__ssvfiscanf_r+0xd2>
 80104a6:	2305      	movs	r3, #5
 80104a8:	e031      	b.n	801050e <__ssvfiscanf_r+0x1ea>
 80104aa:	6863      	ldr	r3, [r4, #4]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	dd0d      	ble.n	80104cc <__ssvfiscanf_r+0x1a8>
 80104b0:	6823      	ldr	r3, [r4, #0]
 80104b2:	781a      	ldrb	r2, [r3, #0]
 80104b4:	454a      	cmp	r2, r9
 80104b6:	f040 80a7 	bne.w	8010608 <__ssvfiscanf_r+0x2e4>
 80104ba:	3301      	adds	r3, #1
 80104bc:	6862      	ldr	r2, [r4, #4]
 80104be:	6023      	str	r3, [r4, #0]
 80104c0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80104c2:	3a01      	subs	r2, #1
 80104c4:	3301      	adds	r3, #1
 80104c6:	6062      	str	r2, [r4, #4]
 80104c8:	9345      	str	r3, [sp, #276]	@ 0x114
 80104ca:	e752      	b.n	8010372 <__ssvfiscanf_r+0x4e>
 80104cc:	4621      	mov	r1, r4
 80104ce:	4630      	mov	r0, r6
 80104d0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80104d2:	4798      	blx	r3
 80104d4:	2800      	cmp	r0, #0
 80104d6:	d0eb      	beq.n	80104b0 <__ssvfiscanf_r+0x18c>
 80104d8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80104da:	2800      	cmp	r0, #0
 80104dc:	f040 808c 	bne.w	80105f8 <__ssvfiscanf_r+0x2d4>
 80104e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80104e4:	e08c      	b.n	8010600 <__ssvfiscanf_r+0x2dc>
 80104e6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80104e8:	f042 0220 	orr.w	r2, r2, #32
 80104ec:	9241      	str	r2, [sp, #260]	@ 0x104
 80104ee:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80104f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80104f4:	9241      	str	r2, [sp, #260]	@ 0x104
 80104f6:	2210      	movs	r2, #16
 80104f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80104fa:	9242      	str	r2, [sp, #264]	@ 0x108
 80104fc:	d902      	bls.n	8010504 <__ssvfiscanf_r+0x1e0>
 80104fe:	e005      	b.n	801050c <__ssvfiscanf_r+0x1e8>
 8010500:	2300      	movs	r3, #0
 8010502:	9342      	str	r3, [sp, #264]	@ 0x108
 8010504:	2303      	movs	r3, #3
 8010506:	e002      	b.n	801050e <__ssvfiscanf_r+0x1ea>
 8010508:	2308      	movs	r3, #8
 801050a:	9342      	str	r3, [sp, #264]	@ 0x108
 801050c:	2304      	movs	r3, #4
 801050e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010510:	6863      	ldr	r3, [r4, #4]
 8010512:	2b00      	cmp	r3, #0
 8010514:	dd39      	ble.n	801058a <__ssvfiscanf_r+0x266>
 8010516:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010518:	0659      	lsls	r1, r3, #25
 801051a:	d404      	bmi.n	8010526 <__ssvfiscanf_r+0x202>
 801051c:	6823      	ldr	r3, [r4, #0]
 801051e:	781a      	ldrb	r2, [r3, #0]
 8010520:	5cba      	ldrb	r2, [r7, r2]
 8010522:	0712      	lsls	r2, r2, #28
 8010524:	d438      	bmi.n	8010598 <__ssvfiscanf_r+0x274>
 8010526:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010528:	2b02      	cmp	r3, #2
 801052a:	dc47      	bgt.n	80105bc <__ssvfiscanf_r+0x298>
 801052c:	466b      	mov	r3, sp
 801052e:	4622      	mov	r2, r4
 8010530:	4630      	mov	r0, r6
 8010532:	a941      	add	r1, sp, #260	@ 0x104
 8010534:	f000 f9aa 	bl	801088c <_scanf_chars>
 8010538:	2801      	cmp	r0, #1
 801053a:	d065      	beq.n	8010608 <__ssvfiscanf_r+0x2e4>
 801053c:	2802      	cmp	r0, #2
 801053e:	f47f af18 	bne.w	8010372 <__ssvfiscanf_r+0x4e>
 8010542:	e7c9      	b.n	80104d8 <__ssvfiscanf_r+0x1b4>
 8010544:	220a      	movs	r2, #10
 8010546:	e7d7      	b.n	80104f8 <__ssvfiscanf_r+0x1d4>
 8010548:	4629      	mov	r1, r5
 801054a:	4640      	mov	r0, r8
 801054c:	f000 fb92 	bl	8010c74 <__sccl>
 8010550:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010552:	4605      	mov	r5, r0
 8010554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010558:	9341      	str	r3, [sp, #260]	@ 0x104
 801055a:	2301      	movs	r3, #1
 801055c:	e7d7      	b.n	801050e <__ssvfiscanf_r+0x1ea>
 801055e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010560:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010564:	9341      	str	r3, [sp, #260]	@ 0x104
 8010566:	2300      	movs	r3, #0
 8010568:	e7d1      	b.n	801050e <__ssvfiscanf_r+0x1ea>
 801056a:	2302      	movs	r3, #2
 801056c:	e7cf      	b.n	801050e <__ssvfiscanf_r+0x1ea>
 801056e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8010570:	06c3      	lsls	r3, r0, #27
 8010572:	f53f aefe 	bmi.w	8010372 <__ssvfiscanf_r+0x4e>
 8010576:	9b00      	ldr	r3, [sp, #0]
 8010578:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801057a:	1d19      	adds	r1, r3, #4
 801057c:	9100      	str	r1, [sp, #0]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	07c0      	lsls	r0, r0, #31
 8010582:	bf4c      	ite	mi
 8010584:	801a      	strhmi	r2, [r3, #0]
 8010586:	601a      	strpl	r2, [r3, #0]
 8010588:	e6f3      	b.n	8010372 <__ssvfiscanf_r+0x4e>
 801058a:	4621      	mov	r1, r4
 801058c:	4630      	mov	r0, r6
 801058e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010590:	4798      	blx	r3
 8010592:	2800      	cmp	r0, #0
 8010594:	d0bf      	beq.n	8010516 <__ssvfiscanf_r+0x1f2>
 8010596:	e79f      	b.n	80104d8 <__ssvfiscanf_r+0x1b4>
 8010598:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801059a:	3201      	adds	r2, #1
 801059c:	9245      	str	r2, [sp, #276]	@ 0x114
 801059e:	6862      	ldr	r2, [r4, #4]
 80105a0:	3a01      	subs	r2, #1
 80105a2:	2a00      	cmp	r2, #0
 80105a4:	6062      	str	r2, [r4, #4]
 80105a6:	dd02      	ble.n	80105ae <__ssvfiscanf_r+0x28a>
 80105a8:	3301      	adds	r3, #1
 80105aa:	6023      	str	r3, [r4, #0]
 80105ac:	e7b6      	b.n	801051c <__ssvfiscanf_r+0x1f8>
 80105ae:	4621      	mov	r1, r4
 80105b0:	4630      	mov	r0, r6
 80105b2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80105b4:	4798      	blx	r3
 80105b6:	2800      	cmp	r0, #0
 80105b8:	d0b0      	beq.n	801051c <__ssvfiscanf_r+0x1f8>
 80105ba:	e78d      	b.n	80104d8 <__ssvfiscanf_r+0x1b4>
 80105bc:	2b04      	cmp	r3, #4
 80105be:	dc06      	bgt.n	80105ce <__ssvfiscanf_r+0x2aa>
 80105c0:	466b      	mov	r3, sp
 80105c2:	4622      	mov	r2, r4
 80105c4:	4630      	mov	r0, r6
 80105c6:	a941      	add	r1, sp, #260	@ 0x104
 80105c8:	f000 f9ba 	bl	8010940 <_scanf_i>
 80105cc:	e7b4      	b.n	8010538 <__ssvfiscanf_r+0x214>
 80105ce:	4b09      	ldr	r3, [pc, #36]	@ (80105f4 <__ssvfiscanf_r+0x2d0>)
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	f43f aece 	beq.w	8010372 <__ssvfiscanf_r+0x4e>
 80105d6:	466b      	mov	r3, sp
 80105d8:	4622      	mov	r2, r4
 80105da:	4630      	mov	r0, r6
 80105dc:	a941      	add	r1, sp, #260	@ 0x104
 80105de:	f7fd f985 	bl	800d8ec <_scanf_float>
 80105e2:	e7a9      	b.n	8010538 <__ssvfiscanf_r+0x214>
 80105e4:	08010271 	.word	0x08010271
 80105e8:	080102eb 	.word	0x080102eb
 80105ec:	080127d1 	.word	0x080127d1
 80105f0:	0801271b 	.word	0x0801271b
 80105f4:	0800d8ed 	.word	0x0800d8ed
 80105f8:	89a3      	ldrh	r3, [r4, #12]
 80105fa:	065b      	lsls	r3, r3, #25
 80105fc:	f53f af70 	bmi.w	80104e0 <__ssvfiscanf_r+0x1bc>
 8010600:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010608:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801060a:	e7f9      	b.n	8010600 <__ssvfiscanf_r+0x2dc>

0801060c <__sfputc_r>:
 801060c:	6893      	ldr	r3, [r2, #8]
 801060e:	b410      	push	{r4}
 8010610:	3b01      	subs	r3, #1
 8010612:	2b00      	cmp	r3, #0
 8010614:	6093      	str	r3, [r2, #8]
 8010616:	da07      	bge.n	8010628 <__sfputc_r+0x1c>
 8010618:	6994      	ldr	r4, [r2, #24]
 801061a:	42a3      	cmp	r3, r4
 801061c:	db01      	blt.n	8010622 <__sfputc_r+0x16>
 801061e:	290a      	cmp	r1, #10
 8010620:	d102      	bne.n	8010628 <__sfputc_r+0x1c>
 8010622:	bc10      	pop	{r4}
 8010624:	f000 bb97 	b.w	8010d56 <__swbuf_r>
 8010628:	6813      	ldr	r3, [r2, #0]
 801062a:	1c58      	adds	r0, r3, #1
 801062c:	6010      	str	r0, [r2, #0]
 801062e:	7019      	strb	r1, [r3, #0]
 8010630:	4608      	mov	r0, r1
 8010632:	bc10      	pop	{r4}
 8010634:	4770      	bx	lr

08010636 <__sfputs_r>:
 8010636:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010638:	4606      	mov	r6, r0
 801063a:	460f      	mov	r7, r1
 801063c:	4614      	mov	r4, r2
 801063e:	18d5      	adds	r5, r2, r3
 8010640:	42ac      	cmp	r4, r5
 8010642:	d101      	bne.n	8010648 <__sfputs_r+0x12>
 8010644:	2000      	movs	r0, #0
 8010646:	e007      	b.n	8010658 <__sfputs_r+0x22>
 8010648:	463a      	mov	r2, r7
 801064a:	4630      	mov	r0, r6
 801064c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010650:	f7ff ffdc 	bl	801060c <__sfputc_r>
 8010654:	1c43      	adds	r3, r0, #1
 8010656:	d1f3      	bne.n	8010640 <__sfputs_r+0xa>
 8010658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801065c <_vfiprintf_r>:
 801065c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010660:	460d      	mov	r5, r1
 8010662:	4614      	mov	r4, r2
 8010664:	4698      	mov	r8, r3
 8010666:	4606      	mov	r6, r0
 8010668:	b09d      	sub	sp, #116	@ 0x74
 801066a:	b118      	cbz	r0, 8010674 <_vfiprintf_r+0x18>
 801066c:	6a03      	ldr	r3, [r0, #32]
 801066e:	b90b      	cbnz	r3, 8010674 <_vfiprintf_r+0x18>
 8010670:	f7fd fbd2 	bl	800de18 <__sinit>
 8010674:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010676:	07d9      	lsls	r1, r3, #31
 8010678:	d405      	bmi.n	8010686 <_vfiprintf_r+0x2a>
 801067a:	89ab      	ldrh	r3, [r5, #12]
 801067c:	059a      	lsls	r2, r3, #22
 801067e:	d402      	bmi.n	8010686 <_vfiprintf_r+0x2a>
 8010680:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010682:	f7fd fdd6 	bl	800e232 <__retarget_lock_acquire_recursive>
 8010686:	89ab      	ldrh	r3, [r5, #12]
 8010688:	071b      	lsls	r3, r3, #28
 801068a:	d501      	bpl.n	8010690 <_vfiprintf_r+0x34>
 801068c:	692b      	ldr	r3, [r5, #16]
 801068e:	b99b      	cbnz	r3, 80106b8 <_vfiprintf_r+0x5c>
 8010690:	4629      	mov	r1, r5
 8010692:	4630      	mov	r0, r6
 8010694:	f000 fb9e 	bl	8010dd4 <__swsetup_r>
 8010698:	b170      	cbz	r0, 80106b8 <_vfiprintf_r+0x5c>
 801069a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801069c:	07dc      	lsls	r4, r3, #31
 801069e:	d504      	bpl.n	80106aa <_vfiprintf_r+0x4e>
 80106a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80106a4:	b01d      	add	sp, #116	@ 0x74
 80106a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106aa:	89ab      	ldrh	r3, [r5, #12]
 80106ac:	0598      	lsls	r0, r3, #22
 80106ae:	d4f7      	bmi.n	80106a0 <_vfiprintf_r+0x44>
 80106b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106b2:	f7fd fdbf 	bl	800e234 <__retarget_lock_release_recursive>
 80106b6:	e7f3      	b.n	80106a0 <_vfiprintf_r+0x44>
 80106b8:	2300      	movs	r3, #0
 80106ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80106bc:	2320      	movs	r3, #32
 80106be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80106c2:	2330      	movs	r3, #48	@ 0x30
 80106c4:	f04f 0901 	mov.w	r9, #1
 80106c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80106cc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8010878 <_vfiprintf_r+0x21c>
 80106d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106d4:	4623      	mov	r3, r4
 80106d6:	469a      	mov	sl, r3
 80106d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106dc:	b10a      	cbz	r2, 80106e2 <_vfiprintf_r+0x86>
 80106de:	2a25      	cmp	r2, #37	@ 0x25
 80106e0:	d1f9      	bne.n	80106d6 <_vfiprintf_r+0x7a>
 80106e2:	ebba 0b04 	subs.w	fp, sl, r4
 80106e6:	d00b      	beq.n	8010700 <_vfiprintf_r+0xa4>
 80106e8:	465b      	mov	r3, fp
 80106ea:	4622      	mov	r2, r4
 80106ec:	4629      	mov	r1, r5
 80106ee:	4630      	mov	r0, r6
 80106f0:	f7ff ffa1 	bl	8010636 <__sfputs_r>
 80106f4:	3001      	adds	r0, #1
 80106f6:	f000 80a7 	beq.w	8010848 <_vfiprintf_r+0x1ec>
 80106fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106fc:	445a      	add	r2, fp
 80106fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8010700:	f89a 3000 	ldrb.w	r3, [sl]
 8010704:	2b00      	cmp	r3, #0
 8010706:	f000 809f 	beq.w	8010848 <_vfiprintf_r+0x1ec>
 801070a:	2300      	movs	r3, #0
 801070c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010710:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010714:	f10a 0a01 	add.w	sl, sl, #1
 8010718:	9304      	str	r3, [sp, #16]
 801071a:	9307      	str	r3, [sp, #28]
 801071c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010720:	931a      	str	r3, [sp, #104]	@ 0x68
 8010722:	4654      	mov	r4, sl
 8010724:	2205      	movs	r2, #5
 8010726:	f814 1b01 	ldrb.w	r1, [r4], #1
 801072a:	4853      	ldr	r0, [pc, #332]	@ (8010878 <_vfiprintf_r+0x21c>)
 801072c:	f7fd fd83 	bl	800e236 <memchr>
 8010730:	9a04      	ldr	r2, [sp, #16]
 8010732:	b9d8      	cbnz	r0, 801076c <_vfiprintf_r+0x110>
 8010734:	06d1      	lsls	r1, r2, #27
 8010736:	bf44      	itt	mi
 8010738:	2320      	movmi	r3, #32
 801073a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801073e:	0713      	lsls	r3, r2, #28
 8010740:	bf44      	itt	mi
 8010742:	232b      	movmi	r3, #43	@ 0x2b
 8010744:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010748:	f89a 3000 	ldrb.w	r3, [sl]
 801074c:	2b2a      	cmp	r3, #42	@ 0x2a
 801074e:	d015      	beq.n	801077c <_vfiprintf_r+0x120>
 8010750:	4654      	mov	r4, sl
 8010752:	2000      	movs	r0, #0
 8010754:	f04f 0c0a 	mov.w	ip, #10
 8010758:	9a07      	ldr	r2, [sp, #28]
 801075a:	4621      	mov	r1, r4
 801075c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010760:	3b30      	subs	r3, #48	@ 0x30
 8010762:	2b09      	cmp	r3, #9
 8010764:	d94b      	bls.n	80107fe <_vfiprintf_r+0x1a2>
 8010766:	b1b0      	cbz	r0, 8010796 <_vfiprintf_r+0x13a>
 8010768:	9207      	str	r2, [sp, #28]
 801076a:	e014      	b.n	8010796 <_vfiprintf_r+0x13a>
 801076c:	eba0 0308 	sub.w	r3, r0, r8
 8010770:	fa09 f303 	lsl.w	r3, r9, r3
 8010774:	4313      	orrs	r3, r2
 8010776:	46a2      	mov	sl, r4
 8010778:	9304      	str	r3, [sp, #16]
 801077a:	e7d2      	b.n	8010722 <_vfiprintf_r+0xc6>
 801077c:	9b03      	ldr	r3, [sp, #12]
 801077e:	1d19      	adds	r1, r3, #4
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	9103      	str	r1, [sp, #12]
 8010784:	2b00      	cmp	r3, #0
 8010786:	bfbb      	ittet	lt
 8010788:	425b      	neglt	r3, r3
 801078a:	f042 0202 	orrlt.w	r2, r2, #2
 801078e:	9307      	strge	r3, [sp, #28]
 8010790:	9307      	strlt	r3, [sp, #28]
 8010792:	bfb8      	it	lt
 8010794:	9204      	strlt	r2, [sp, #16]
 8010796:	7823      	ldrb	r3, [r4, #0]
 8010798:	2b2e      	cmp	r3, #46	@ 0x2e
 801079a:	d10a      	bne.n	80107b2 <_vfiprintf_r+0x156>
 801079c:	7863      	ldrb	r3, [r4, #1]
 801079e:	2b2a      	cmp	r3, #42	@ 0x2a
 80107a0:	d132      	bne.n	8010808 <_vfiprintf_r+0x1ac>
 80107a2:	9b03      	ldr	r3, [sp, #12]
 80107a4:	3402      	adds	r4, #2
 80107a6:	1d1a      	adds	r2, r3, #4
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	9203      	str	r2, [sp, #12]
 80107ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80107b0:	9305      	str	r3, [sp, #20]
 80107b2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 801087c <_vfiprintf_r+0x220>
 80107b6:	2203      	movs	r2, #3
 80107b8:	4650      	mov	r0, sl
 80107ba:	7821      	ldrb	r1, [r4, #0]
 80107bc:	f7fd fd3b 	bl	800e236 <memchr>
 80107c0:	b138      	cbz	r0, 80107d2 <_vfiprintf_r+0x176>
 80107c2:	2240      	movs	r2, #64	@ 0x40
 80107c4:	9b04      	ldr	r3, [sp, #16]
 80107c6:	eba0 000a 	sub.w	r0, r0, sl
 80107ca:	4082      	lsls	r2, r0
 80107cc:	4313      	orrs	r3, r2
 80107ce:	3401      	adds	r4, #1
 80107d0:	9304      	str	r3, [sp, #16]
 80107d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107d6:	2206      	movs	r2, #6
 80107d8:	4829      	ldr	r0, [pc, #164]	@ (8010880 <_vfiprintf_r+0x224>)
 80107da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107de:	f7fd fd2a 	bl	800e236 <memchr>
 80107e2:	2800      	cmp	r0, #0
 80107e4:	d03f      	beq.n	8010866 <_vfiprintf_r+0x20a>
 80107e6:	4b27      	ldr	r3, [pc, #156]	@ (8010884 <_vfiprintf_r+0x228>)
 80107e8:	bb1b      	cbnz	r3, 8010832 <_vfiprintf_r+0x1d6>
 80107ea:	9b03      	ldr	r3, [sp, #12]
 80107ec:	3307      	adds	r3, #7
 80107ee:	f023 0307 	bic.w	r3, r3, #7
 80107f2:	3308      	adds	r3, #8
 80107f4:	9303      	str	r3, [sp, #12]
 80107f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107f8:	443b      	add	r3, r7
 80107fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80107fc:	e76a      	b.n	80106d4 <_vfiprintf_r+0x78>
 80107fe:	460c      	mov	r4, r1
 8010800:	2001      	movs	r0, #1
 8010802:	fb0c 3202 	mla	r2, ip, r2, r3
 8010806:	e7a8      	b.n	801075a <_vfiprintf_r+0xfe>
 8010808:	2300      	movs	r3, #0
 801080a:	f04f 0c0a 	mov.w	ip, #10
 801080e:	4619      	mov	r1, r3
 8010810:	3401      	adds	r4, #1
 8010812:	9305      	str	r3, [sp, #20]
 8010814:	4620      	mov	r0, r4
 8010816:	f810 2b01 	ldrb.w	r2, [r0], #1
 801081a:	3a30      	subs	r2, #48	@ 0x30
 801081c:	2a09      	cmp	r2, #9
 801081e:	d903      	bls.n	8010828 <_vfiprintf_r+0x1cc>
 8010820:	2b00      	cmp	r3, #0
 8010822:	d0c6      	beq.n	80107b2 <_vfiprintf_r+0x156>
 8010824:	9105      	str	r1, [sp, #20]
 8010826:	e7c4      	b.n	80107b2 <_vfiprintf_r+0x156>
 8010828:	4604      	mov	r4, r0
 801082a:	2301      	movs	r3, #1
 801082c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010830:	e7f0      	b.n	8010814 <_vfiprintf_r+0x1b8>
 8010832:	ab03      	add	r3, sp, #12
 8010834:	9300      	str	r3, [sp, #0]
 8010836:	462a      	mov	r2, r5
 8010838:	4630      	mov	r0, r6
 801083a:	4b13      	ldr	r3, [pc, #76]	@ (8010888 <_vfiprintf_r+0x22c>)
 801083c:	a904      	add	r1, sp, #16
 801083e:	f7fc fc99 	bl	800d174 <_printf_float>
 8010842:	4607      	mov	r7, r0
 8010844:	1c78      	adds	r0, r7, #1
 8010846:	d1d6      	bne.n	80107f6 <_vfiprintf_r+0x19a>
 8010848:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801084a:	07d9      	lsls	r1, r3, #31
 801084c:	d405      	bmi.n	801085a <_vfiprintf_r+0x1fe>
 801084e:	89ab      	ldrh	r3, [r5, #12]
 8010850:	059a      	lsls	r2, r3, #22
 8010852:	d402      	bmi.n	801085a <_vfiprintf_r+0x1fe>
 8010854:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010856:	f7fd fced 	bl	800e234 <__retarget_lock_release_recursive>
 801085a:	89ab      	ldrh	r3, [r5, #12]
 801085c:	065b      	lsls	r3, r3, #25
 801085e:	f53f af1f 	bmi.w	80106a0 <_vfiprintf_r+0x44>
 8010862:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010864:	e71e      	b.n	80106a4 <_vfiprintf_r+0x48>
 8010866:	ab03      	add	r3, sp, #12
 8010868:	9300      	str	r3, [sp, #0]
 801086a:	462a      	mov	r2, r5
 801086c:	4630      	mov	r0, r6
 801086e:	4b06      	ldr	r3, [pc, #24]	@ (8010888 <_vfiprintf_r+0x22c>)
 8010870:	a904      	add	r1, sp, #16
 8010872:	f7fc ff1d 	bl	800d6b0 <_printf_i>
 8010876:	e7e4      	b.n	8010842 <_vfiprintf_r+0x1e6>
 8010878:	08012715 	.word	0x08012715
 801087c:	0801271b 	.word	0x0801271b
 8010880:	0801271f 	.word	0x0801271f
 8010884:	0800d175 	.word	0x0800d175
 8010888:	08010637 	.word	0x08010637

0801088c <_scanf_chars>:
 801088c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010890:	4615      	mov	r5, r2
 8010892:	688a      	ldr	r2, [r1, #8]
 8010894:	4680      	mov	r8, r0
 8010896:	460c      	mov	r4, r1
 8010898:	b932      	cbnz	r2, 80108a8 <_scanf_chars+0x1c>
 801089a:	698a      	ldr	r2, [r1, #24]
 801089c:	2a00      	cmp	r2, #0
 801089e:	bf14      	ite	ne
 80108a0:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80108a4:	2201      	moveq	r2, #1
 80108a6:	608a      	str	r2, [r1, #8]
 80108a8:	2700      	movs	r7, #0
 80108aa:	6822      	ldr	r2, [r4, #0]
 80108ac:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 801093c <_scanf_chars+0xb0>
 80108b0:	06d1      	lsls	r1, r2, #27
 80108b2:	bf5f      	itttt	pl
 80108b4:	681a      	ldrpl	r2, [r3, #0]
 80108b6:	1d11      	addpl	r1, r2, #4
 80108b8:	6019      	strpl	r1, [r3, #0]
 80108ba:	6816      	ldrpl	r6, [r2, #0]
 80108bc:	69a0      	ldr	r0, [r4, #24]
 80108be:	b188      	cbz	r0, 80108e4 <_scanf_chars+0x58>
 80108c0:	2801      	cmp	r0, #1
 80108c2:	d107      	bne.n	80108d4 <_scanf_chars+0x48>
 80108c4:	682b      	ldr	r3, [r5, #0]
 80108c6:	781a      	ldrb	r2, [r3, #0]
 80108c8:	6963      	ldr	r3, [r4, #20]
 80108ca:	5c9b      	ldrb	r3, [r3, r2]
 80108cc:	b953      	cbnz	r3, 80108e4 <_scanf_chars+0x58>
 80108ce:	2f00      	cmp	r7, #0
 80108d0:	d031      	beq.n	8010936 <_scanf_chars+0xaa>
 80108d2:	e022      	b.n	801091a <_scanf_chars+0x8e>
 80108d4:	2802      	cmp	r0, #2
 80108d6:	d120      	bne.n	801091a <_scanf_chars+0x8e>
 80108d8:	682b      	ldr	r3, [r5, #0]
 80108da:	781b      	ldrb	r3, [r3, #0]
 80108dc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80108e0:	071b      	lsls	r3, r3, #28
 80108e2:	d41a      	bmi.n	801091a <_scanf_chars+0x8e>
 80108e4:	6823      	ldr	r3, [r4, #0]
 80108e6:	3701      	adds	r7, #1
 80108e8:	06da      	lsls	r2, r3, #27
 80108ea:	bf5e      	ittt	pl
 80108ec:	682b      	ldrpl	r3, [r5, #0]
 80108ee:	781b      	ldrbpl	r3, [r3, #0]
 80108f0:	f806 3b01 	strbpl.w	r3, [r6], #1
 80108f4:	682a      	ldr	r2, [r5, #0]
 80108f6:	686b      	ldr	r3, [r5, #4]
 80108f8:	3201      	adds	r2, #1
 80108fa:	602a      	str	r2, [r5, #0]
 80108fc:	68a2      	ldr	r2, [r4, #8]
 80108fe:	3b01      	subs	r3, #1
 8010900:	3a01      	subs	r2, #1
 8010902:	606b      	str	r3, [r5, #4]
 8010904:	60a2      	str	r2, [r4, #8]
 8010906:	b142      	cbz	r2, 801091a <_scanf_chars+0x8e>
 8010908:	2b00      	cmp	r3, #0
 801090a:	dcd7      	bgt.n	80108bc <_scanf_chars+0x30>
 801090c:	4629      	mov	r1, r5
 801090e:	4640      	mov	r0, r8
 8010910:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010914:	4798      	blx	r3
 8010916:	2800      	cmp	r0, #0
 8010918:	d0d0      	beq.n	80108bc <_scanf_chars+0x30>
 801091a:	6823      	ldr	r3, [r4, #0]
 801091c:	f013 0310 	ands.w	r3, r3, #16
 8010920:	d105      	bne.n	801092e <_scanf_chars+0xa2>
 8010922:	68e2      	ldr	r2, [r4, #12]
 8010924:	3201      	adds	r2, #1
 8010926:	60e2      	str	r2, [r4, #12]
 8010928:	69a2      	ldr	r2, [r4, #24]
 801092a:	b102      	cbz	r2, 801092e <_scanf_chars+0xa2>
 801092c:	7033      	strb	r3, [r6, #0]
 801092e:	2000      	movs	r0, #0
 8010930:	6923      	ldr	r3, [r4, #16]
 8010932:	443b      	add	r3, r7
 8010934:	6123      	str	r3, [r4, #16]
 8010936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801093a:	bf00      	nop
 801093c:	080127d1 	.word	0x080127d1

08010940 <_scanf_i>:
 8010940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010944:	460c      	mov	r4, r1
 8010946:	4698      	mov	r8, r3
 8010948:	4b72      	ldr	r3, [pc, #456]	@ (8010b14 <_scanf_i+0x1d4>)
 801094a:	b087      	sub	sp, #28
 801094c:	4682      	mov	sl, r0
 801094e:	4616      	mov	r6, r2
 8010950:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010954:	ab03      	add	r3, sp, #12
 8010956:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801095a:	4b6f      	ldr	r3, [pc, #444]	@ (8010b18 <_scanf_i+0x1d8>)
 801095c:	69a1      	ldr	r1, [r4, #24]
 801095e:	4a6f      	ldr	r2, [pc, #444]	@ (8010b1c <_scanf_i+0x1dc>)
 8010960:	4627      	mov	r7, r4
 8010962:	2903      	cmp	r1, #3
 8010964:	bf08      	it	eq
 8010966:	461a      	moveq	r2, r3
 8010968:	68a3      	ldr	r3, [r4, #8]
 801096a:	9201      	str	r2, [sp, #4]
 801096c:	1e5a      	subs	r2, r3, #1
 801096e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010972:	bf81      	itttt	hi
 8010974:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010978:	eb03 0905 	addhi.w	r9, r3, r5
 801097c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010980:	60a3      	strhi	r3, [r4, #8]
 8010982:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010986:	bf98      	it	ls
 8010988:	f04f 0900 	movls.w	r9, #0
 801098c:	463d      	mov	r5, r7
 801098e:	f04f 0b00 	mov.w	fp, #0
 8010992:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010996:	6023      	str	r3, [r4, #0]
 8010998:	6831      	ldr	r1, [r6, #0]
 801099a:	ab03      	add	r3, sp, #12
 801099c:	2202      	movs	r2, #2
 801099e:	7809      	ldrb	r1, [r1, #0]
 80109a0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80109a4:	f7fd fc47 	bl	800e236 <memchr>
 80109a8:	b328      	cbz	r0, 80109f6 <_scanf_i+0xb6>
 80109aa:	f1bb 0f01 	cmp.w	fp, #1
 80109ae:	d159      	bne.n	8010a64 <_scanf_i+0x124>
 80109b0:	6862      	ldr	r2, [r4, #4]
 80109b2:	b92a      	cbnz	r2, 80109c0 <_scanf_i+0x80>
 80109b4:	2108      	movs	r1, #8
 80109b6:	6822      	ldr	r2, [r4, #0]
 80109b8:	6061      	str	r1, [r4, #4]
 80109ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80109be:	6022      	str	r2, [r4, #0]
 80109c0:	6822      	ldr	r2, [r4, #0]
 80109c2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80109c6:	6022      	str	r2, [r4, #0]
 80109c8:	68a2      	ldr	r2, [r4, #8]
 80109ca:	1e51      	subs	r1, r2, #1
 80109cc:	60a1      	str	r1, [r4, #8]
 80109ce:	b192      	cbz	r2, 80109f6 <_scanf_i+0xb6>
 80109d0:	6832      	ldr	r2, [r6, #0]
 80109d2:	1c51      	adds	r1, r2, #1
 80109d4:	6031      	str	r1, [r6, #0]
 80109d6:	7812      	ldrb	r2, [r2, #0]
 80109d8:	f805 2b01 	strb.w	r2, [r5], #1
 80109dc:	6872      	ldr	r2, [r6, #4]
 80109de:	3a01      	subs	r2, #1
 80109e0:	2a00      	cmp	r2, #0
 80109e2:	6072      	str	r2, [r6, #4]
 80109e4:	dc07      	bgt.n	80109f6 <_scanf_i+0xb6>
 80109e6:	4631      	mov	r1, r6
 80109e8:	4650      	mov	r0, sl
 80109ea:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80109ee:	4790      	blx	r2
 80109f0:	2800      	cmp	r0, #0
 80109f2:	f040 8085 	bne.w	8010b00 <_scanf_i+0x1c0>
 80109f6:	f10b 0b01 	add.w	fp, fp, #1
 80109fa:	f1bb 0f03 	cmp.w	fp, #3
 80109fe:	d1cb      	bne.n	8010998 <_scanf_i+0x58>
 8010a00:	6863      	ldr	r3, [r4, #4]
 8010a02:	b90b      	cbnz	r3, 8010a08 <_scanf_i+0xc8>
 8010a04:	230a      	movs	r3, #10
 8010a06:	6063      	str	r3, [r4, #4]
 8010a08:	6863      	ldr	r3, [r4, #4]
 8010a0a:	4945      	ldr	r1, [pc, #276]	@ (8010b20 <_scanf_i+0x1e0>)
 8010a0c:	6960      	ldr	r0, [r4, #20]
 8010a0e:	1ac9      	subs	r1, r1, r3
 8010a10:	f000 f930 	bl	8010c74 <__sccl>
 8010a14:	f04f 0b00 	mov.w	fp, #0
 8010a18:	68a3      	ldr	r3, [r4, #8]
 8010a1a:	6822      	ldr	r2, [r4, #0]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d03d      	beq.n	8010a9c <_scanf_i+0x15c>
 8010a20:	6831      	ldr	r1, [r6, #0]
 8010a22:	6960      	ldr	r0, [r4, #20]
 8010a24:	f891 c000 	ldrb.w	ip, [r1]
 8010a28:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010a2c:	2800      	cmp	r0, #0
 8010a2e:	d035      	beq.n	8010a9c <_scanf_i+0x15c>
 8010a30:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8010a34:	d124      	bne.n	8010a80 <_scanf_i+0x140>
 8010a36:	0510      	lsls	r0, r2, #20
 8010a38:	d522      	bpl.n	8010a80 <_scanf_i+0x140>
 8010a3a:	f10b 0b01 	add.w	fp, fp, #1
 8010a3e:	f1b9 0f00 	cmp.w	r9, #0
 8010a42:	d003      	beq.n	8010a4c <_scanf_i+0x10c>
 8010a44:	3301      	adds	r3, #1
 8010a46:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8010a4a:	60a3      	str	r3, [r4, #8]
 8010a4c:	6873      	ldr	r3, [r6, #4]
 8010a4e:	3b01      	subs	r3, #1
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	6073      	str	r3, [r6, #4]
 8010a54:	dd1b      	ble.n	8010a8e <_scanf_i+0x14e>
 8010a56:	6833      	ldr	r3, [r6, #0]
 8010a58:	3301      	adds	r3, #1
 8010a5a:	6033      	str	r3, [r6, #0]
 8010a5c:	68a3      	ldr	r3, [r4, #8]
 8010a5e:	3b01      	subs	r3, #1
 8010a60:	60a3      	str	r3, [r4, #8]
 8010a62:	e7d9      	b.n	8010a18 <_scanf_i+0xd8>
 8010a64:	f1bb 0f02 	cmp.w	fp, #2
 8010a68:	d1ae      	bne.n	80109c8 <_scanf_i+0x88>
 8010a6a:	6822      	ldr	r2, [r4, #0]
 8010a6c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8010a70:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8010a74:	d1c4      	bne.n	8010a00 <_scanf_i+0xc0>
 8010a76:	2110      	movs	r1, #16
 8010a78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010a7c:	6061      	str	r1, [r4, #4]
 8010a7e:	e7a2      	b.n	80109c6 <_scanf_i+0x86>
 8010a80:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8010a84:	6022      	str	r2, [r4, #0]
 8010a86:	780b      	ldrb	r3, [r1, #0]
 8010a88:	f805 3b01 	strb.w	r3, [r5], #1
 8010a8c:	e7de      	b.n	8010a4c <_scanf_i+0x10c>
 8010a8e:	4631      	mov	r1, r6
 8010a90:	4650      	mov	r0, sl
 8010a92:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010a96:	4798      	blx	r3
 8010a98:	2800      	cmp	r0, #0
 8010a9a:	d0df      	beq.n	8010a5c <_scanf_i+0x11c>
 8010a9c:	6823      	ldr	r3, [r4, #0]
 8010a9e:	05d9      	lsls	r1, r3, #23
 8010aa0:	d50d      	bpl.n	8010abe <_scanf_i+0x17e>
 8010aa2:	42bd      	cmp	r5, r7
 8010aa4:	d909      	bls.n	8010aba <_scanf_i+0x17a>
 8010aa6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010aaa:	4632      	mov	r2, r6
 8010aac:	4650      	mov	r0, sl
 8010aae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010ab2:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8010ab6:	4798      	blx	r3
 8010ab8:	464d      	mov	r5, r9
 8010aba:	42bd      	cmp	r5, r7
 8010abc:	d028      	beq.n	8010b10 <_scanf_i+0x1d0>
 8010abe:	6822      	ldr	r2, [r4, #0]
 8010ac0:	f012 0210 	ands.w	r2, r2, #16
 8010ac4:	d113      	bne.n	8010aee <_scanf_i+0x1ae>
 8010ac6:	702a      	strb	r2, [r5, #0]
 8010ac8:	4639      	mov	r1, r7
 8010aca:	6863      	ldr	r3, [r4, #4]
 8010acc:	4650      	mov	r0, sl
 8010ace:	9e01      	ldr	r6, [sp, #4]
 8010ad0:	47b0      	blx	r6
 8010ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8010ad6:	6821      	ldr	r1, [r4, #0]
 8010ad8:	1d1a      	adds	r2, r3, #4
 8010ada:	f8c8 2000 	str.w	r2, [r8]
 8010ade:	f011 0f20 	tst.w	r1, #32
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	d00f      	beq.n	8010b06 <_scanf_i+0x1c6>
 8010ae6:	6018      	str	r0, [r3, #0]
 8010ae8:	68e3      	ldr	r3, [r4, #12]
 8010aea:	3301      	adds	r3, #1
 8010aec:	60e3      	str	r3, [r4, #12]
 8010aee:	2000      	movs	r0, #0
 8010af0:	6923      	ldr	r3, [r4, #16]
 8010af2:	1bed      	subs	r5, r5, r7
 8010af4:	445d      	add	r5, fp
 8010af6:	442b      	add	r3, r5
 8010af8:	6123      	str	r3, [r4, #16]
 8010afa:	b007      	add	sp, #28
 8010afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b00:	f04f 0b00 	mov.w	fp, #0
 8010b04:	e7ca      	b.n	8010a9c <_scanf_i+0x15c>
 8010b06:	07ca      	lsls	r2, r1, #31
 8010b08:	bf4c      	ite	mi
 8010b0a:	8018      	strhmi	r0, [r3, #0]
 8010b0c:	6018      	strpl	r0, [r3, #0]
 8010b0e:	e7eb      	b.n	8010ae8 <_scanf_i+0x1a8>
 8010b10:	2001      	movs	r0, #1
 8010b12:	e7f2      	b.n	8010afa <_scanf_i+0x1ba>
 8010b14:	08012544 	.word	0x08012544
 8010b18:	0800d021 	.word	0x0800d021
 8010b1c:	08011051 	.word	0x08011051
 8010b20:	08012736 	.word	0x08012736

08010b24 <__sflush_r>:
 8010b24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b2a:	0716      	lsls	r6, r2, #28
 8010b2c:	4605      	mov	r5, r0
 8010b2e:	460c      	mov	r4, r1
 8010b30:	d454      	bmi.n	8010bdc <__sflush_r+0xb8>
 8010b32:	684b      	ldr	r3, [r1, #4]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	dc02      	bgt.n	8010b3e <__sflush_r+0x1a>
 8010b38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	dd48      	ble.n	8010bd0 <__sflush_r+0xac>
 8010b3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b40:	2e00      	cmp	r6, #0
 8010b42:	d045      	beq.n	8010bd0 <__sflush_r+0xac>
 8010b44:	2300      	movs	r3, #0
 8010b46:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010b4a:	682f      	ldr	r7, [r5, #0]
 8010b4c:	6a21      	ldr	r1, [r4, #32]
 8010b4e:	602b      	str	r3, [r5, #0]
 8010b50:	d030      	beq.n	8010bb4 <__sflush_r+0x90>
 8010b52:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010b54:	89a3      	ldrh	r3, [r4, #12]
 8010b56:	0759      	lsls	r1, r3, #29
 8010b58:	d505      	bpl.n	8010b66 <__sflush_r+0x42>
 8010b5a:	6863      	ldr	r3, [r4, #4]
 8010b5c:	1ad2      	subs	r2, r2, r3
 8010b5e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010b60:	b10b      	cbz	r3, 8010b66 <__sflush_r+0x42>
 8010b62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010b64:	1ad2      	subs	r2, r2, r3
 8010b66:	2300      	movs	r3, #0
 8010b68:	4628      	mov	r0, r5
 8010b6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b6c:	6a21      	ldr	r1, [r4, #32]
 8010b6e:	47b0      	blx	r6
 8010b70:	1c43      	adds	r3, r0, #1
 8010b72:	89a3      	ldrh	r3, [r4, #12]
 8010b74:	d106      	bne.n	8010b84 <__sflush_r+0x60>
 8010b76:	6829      	ldr	r1, [r5, #0]
 8010b78:	291d      	cmp	r1, #29
 8010b7a:	d82b      	bhi.n	8010bd4 <__sflush_r+0xb0>
 8010b7c:	4a28      	ldr	r2, [pc, #160]	@ (8010c20 <__sflush_r+0xfc>)
 8010b7e:	40ca      	lsrs	r2, r1
 8010b80:	07d6      	lsls	r6, r2, #31
 8010b82:	d527      	bpl.n	8010bd4 <__sflush_r+0xb0>
 8010b84:	2200      	movs	r2, #0
 8010b86:	6062      	str	r2, [r4, #4]
 8010b88:	6922      	ldr	r2, [r4, #16]
 8010b8a:	04d9      	lsls	r1, r3, #19
 8010b8c:	6022      	str	r2, [r4, #0]
 8010b8e:	d504      	bpl.n	8010b9a <__sflush_r+0x76>
 8010b90:	1c42      	adds	r2, r0, #1
 8010b92:	d101      	bne.n	8010b98 <__sflush_r+0x74>
 8010b94:	682b      	ldr	r3, [r5, #0]
 8010b96:	b903      	cbnz	r3, 8010b9a <__sflush_r+0x76>
 8010b98:	6560      	str	r0, [r4, #84]	@ 0x54
 8010b9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010b9c:	602f      	str	r7, [r5, #0]
 8010b9e:	b1b9      	cbz	r1, 8010bd0 <__sflush_r+0xac>
 8010ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010ba4:	4299      	cmp	r1, r3
 8010ba6:	d002      	beq.n	8010bae <__sflush_r+0x8a>
 8010ba8:	4628      	mov	r0, r5
 8010baa:	f7fe f9c9 	bl	800ef40 <_free_r>
 8010bae:	2300      	movs	r3, #0
 8010bb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8010bb2:	e00d      	b.n	8010bd0 <__sflush_r+0xac>
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	47b0      	blx	r6
 8010bba:	4602      	mov	r2, r0
 8010bbc:	1c50      	adds	r0, r2, #1
 8010bbe:	d1c9      	bne.n	8010b54 <__sflush_r+0x30>
 8010bc0:	682b      	ldr	r3, [r5, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d0c6      	beq.n	8010b54 <__sflush_r+0x30>
 8010bc6:	2b1d      	cmp	r3, #29
 8010bc8:	d001      	beq.n	8010bce <__sflush_r+0xaa>
 8010bca:	2b16      	cmp	r3, #22
 8010bcc:	d11d      	bne.n	8010c0a <__sflush_r+0xe6>
 8010bce:	602f      	str	r7, [r5, #0]
 8010bd0:	2000      	movs	r0, #0
 8010bd2:	e021      	b.n	8010c18 <__sflush_r+0xf4>
 8010bd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010bd8:	b21b      	sxth	r3, r3
 8010bda:	e01a      	b.n	8010c12 <__sflush_r+0xee>
 8010bdc:	690f      	ldr	r7, [r1, #16]
 8010bde:	2f00      	cmp	r7, #0
 8010be0:	d0f6      	beq.n	8010bd0 <__sflush_r+0xac>
 8010be2:	0793      	lsls	r3, r2, #30
 8010be4:	bf18      	it	ne
 8010be6:	2300      	movne	r3, #0
 8010be8:	680e      	ldr	r6, [r1, #0]
 8010bea:	bf08      	it	eq
 8010bec:	694b      	ldreq	r3, [r1, #20]
 8010bee:	1bf6      	subs	r6, r6, r7
 8010bf0:	600f      	str	r7, [r1, #0]
 8010bf2:	608b      	str	r3, [r1, #8]
 8010bf4:	2e00      	cmp	r6, #0
 8010bf6:	ddeb      	ble.n	8010bd0 <__sflush_r+0xac>
 8010bf8:	4633      	mov	r3, r6
 8010bfa:	463a      	mov	r2, r7
 8010bfc:	4628      	mov	r0, r5
 8010bfe:	6a21      	ldr	r1, [r4, #32]
 8010c00:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8010c04:	47e0      	blx	ip
 8010c06:	2800      	cmp	r0, #0
 8010c08:	dc07      	bgt.n	8010c1a <__sflush_r+0xf6>
 8010c0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c16:	81a3      	strh	r3, [r4, #12]
 8010c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c1a:	4407      	add	r7, r0
 8010c1c:	1a36      	subs	r6, r6, r0
 8010c1e:	e7e9      	b.n	8010bf4 <__sflush_r+0xd0>
 8010c20:	20400001 	.word	0x20400001

08010c24 <_fflush_r>:
 8010c24:	b538      	push	{r3, r4, r5, lr}
 8010c26:	690b      	ldr	r3, [r1, #16]
 8010c28:	4605      	mov	r5, r0
 8010c2a:	460c      	mov	r4, r1
 8010c2c:	b913      	cbnz	r3, 8010c34 <_fflush_r+0x10>
 8010c2e:	2500      	movs	r5, #0
 8010c30:	4628      	mov	r0, r5
 8010c32:	bd38      	pop	{r3, r4, r5, pc}
 8010c34:	b118      	cbz	r0, 8010c3e <_fflush_r+0x1a>
 8010c36:	6a03      	ldr	r3, [r0, #32]
 8010c38:	b90b      	cbnz	r3, 8010c3e <_fflush_r+0x1a>
 8010c3a:	f7fd f8ed 	bl	800de18 <__sinit>
 8010c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d0f3      	beq.n	8010c2e <_fflush_r+0xa>
 8010c46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010c48:	07d0      	lsls	r0, r2, #31
 8010c4a:	d404      	bmi.n	8010c56 <_fflush_r+0x32>
 8010c4c:	0599      	lsls	r1, r3, #22
 8010c4e:	d402      	bmi.n	8010c56 <_fflush_r+0x32>
 8010c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c52:	f7fd faee 	bl	800e232 <__retarget_lock_acquire_recursive>
 8010c56:	4628      	mov	r0, r5
 8010c58:	4621      	mov	r1, r4
 8010c5a:	f7ff ff63 	bl	8010b24 <__sflush_r>
 8010c5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010c60:	4605      	mov	r5, r0
 8010c62:	07da      	lsls	r2, r3, #31
 8010c64:	d4e4      	bmi.n	8010c30 <_fflush_r+0xc>
 8010c66:	89a3      	ldrh	r3, [r4, #12]
 8010c68:	059b      	lsls	r3, r3, #22
 8010c6a:	d4e1      	bmi.n	8010c30 <_fflush_r+0xc>
 8010c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010c6e:	f7fd fae1 	bl	800e234 <__retarget_lock_release_recursive>
 8010c72:	e7dd      	b.n	8010c30 <_fflush_r+0xc>

08010c74 <__sccl>:
 8010c74:	b570      	push	{r4, r5, r6, lr}
 8010c76:	780b      	ldrb	r3, [r1, #0]
 8010c78:	4604      	mov	r4, r0
 8010c7a:	2b5e      	cmp	r3, #94	@ 0x5e
 8010c7c:	bf0b      	itete	eq
 8010c7e:	784b      	ldrbeq	r3, [r1, #1]
 8010c80:	1c4a      	addne	r2, r1, #1
 8010c82:	1c8a      	addeq	r2, r1, #2
 8010c84:	2100      	movne	r1, #0
 8010c86:	bf08      	it	eq
 8010c88:	2101      	moveq	r1, #1
 8010c8a:	3801      	subs	r0, #1
 8010c8c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8010c90:	f800 1f01 	strb.w	r1, [r0, #1]!
 8010c94:	42a8      	cmp	r0, r5
 8010c96:	d1fb      	bne.n	8010c90 <__sccl+0x1c>
 8010c98:	b90b      	cbnz	r3, 8010c9e <__sccl+0x2a>
 8010c9a:	1e50      	subs	r0, r2, #1
 8010c9c:	bd70      	pop	{r4, r5, r6, pc}
 8010c9e:	f081 0101 	eor.w	r1, r1, #1
 8010ca2:	4610      	mov	r0, r2
 8010ca4:	54e1      	strb	r1, [r4, r3]
 8010ca6:	4602      	mov	r2, r0
 8010ca8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8010cac:	2d2d      	cmp	r5, #45	@ 0x2d
 8010cae:	d005      	beq.n	8010cbc <__sccl+0x48>
 8010cb0:	2d5d      	cmp	r5, #93	@ 0x5d
 8010cb2:	d016      	beq.n	8010ce2 <__sccl+0x6e>
 8010cb4:	2d00      	cmp	r5, #0
 8010cb6:	d0f1      	beq.n	8010c9c <__sccl+0x28>
 8010cb8:	462b      	mov	r3, r5
 8010cba:	e7f2      	b.n	8010ca2 <__sccl+0x2e>
 8010cbc:	7846      	ldrb	r6, [r0, #1]
 8010cbe:	2e5d      	cmp	r6, #93	@ 0x5d
 8010cc0:	d0fa      	beq.n	8010cb8 <__sccl+0x44>
 8010cc2:	42b3      	cmp	r3, r6
 8010cc4:	dcf8      	bgt.n	8010cb8 <__sccl+0x44>
 8010cc6:	461a      	mov	r2, r3
 8010cc8:	3002      	adds	r0, #2
 8010cca:	3201      	adds	r2, #1
 8010ccc:	4296      	cmp	r6, r2
 8010cce:	54a1      	strb	r1, [r4, r2]
 8010cd0:	dcfb      	bgt.n	8010cca <__sccl+0x56>
 8010cd2:	1af2      	subs	r2, r6, r3
 8010cd4:	3a01      	subs	r2, #1
 8010cd6:	42b3      	cmp	r3, r6
 8010cd8:	bfa8      	it	ge
 8010cda:	2200      	movge	r2, #0
 8010cdc:	1c5d      	adds	r5, r3, #1
 8010cde:	18ab      	adds	r3, r5, r2
 8010ce0:	e7e1      	b.n	8010ca6 <__sccl+0x32>
 8010ce2:	4610      	mov	r0, r2
 8010ce4:	e7da      	b.n	8010c9c <__sccl+0x28>

08010ce6 <__submore>:
 8010ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cea:	460c      	mov	r4, r1
 8010cec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010cee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010cf2:	4299      	cmp	r1, r3
 8010cf4:	d11b      	bne.n	8010d2e <__submore+0x48>
 8010cf6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8010cfa:	f7fb fa7d 	bl	800c1f8 <_malloc_r>
 8010cfe:	b918      	cbnz	r0, 8010d08 <__submore+0x22>
 8010d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010d0e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8010d12:	6360      	str	r0, [r4, #52]	@ 0x34
 8010d14:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8010d18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010d1c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8010d20:	7043      	strb	r3, [r0, #1]
 8010d22:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010d26:	7003      	strb	r3, [r0, #0]
 8010d28:	6020      	str	r0, [r4, #0]
 8010d2a:	2000      	movs	r0, #0
 8010d2c:	e7ea      	b.n	8010d04 <__submore+0x1e>
 8010d2e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010d30:	0077      	lsls	r7, r6, #1
 8010d32:	463a      	mov	r2, r7
 8010d34:	f000 f8f0 	bl	8010f18 <_realloc_r>
 8010d38:	4605      	mov	r5, r0
 8010d3a:	2800      	cmp	r0, #0
 8010d3c:	d0e0      	beq.n	8010d00 <__submore+0x1a>
 8010d3e:	eb00 0806 	add.w	r8, r0, r6
 8010d42:	4601      	mov	r1, r0
 8010d44:	4632      	mov	r2, r6
 8010d46:	4640      	mov	r0, r8
 8010d48:	f7fd fa83 	bl	800e252 <memcpy>
 8010d4c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8010d50:	f8c4 8000 	str.w	r8, [r4]
 8010d54:	e7e9      	b.n	8010d2a <__submore+0x44>

08010d56 <__swbuf_r>:
 8010d56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d58:	460e      	mov	r6, r1
 8010d5a:	4614      	mov	r4, r2
 8010d5c:	4605      	mov	r5, r0
 8010d5e:	b118      	cbz	r0, 8010d68 <__swbuf_r+0x12>
 8010d60:	6a03      	ldr	r3, [r0, #32]
 8010d62:	b90b      	cbnz	r3, 8010d68 <__swbuf_r+0x12>
 8010d64:	f7fd f858 	bl	800de18 <__sinit>
 8010d68:	69a3      	ldr	r3, [r4, #24]
 8010d6a:	60a3      	str	r3, [r4, #8]
 8010d6c:	89a3      	ldrh	r3, [r4, #12]
 8010d6e:	071a      	lsls	r2, r3, #28
 8010d70:	d501      	bpl.n	8010d76 <__swbuf_r+0x20>
 8010d72:	6923      	ldr	r3, [r4, #16]
 8010d74:	b943      	cbnz	r3, 8010d88 <__swbuf_r+0x32>
 8010d76:	4621      	mov	r1, r4
 8010d78:	4628      	mov	r0, r5
 8010d7a:	f000 f82b 	bl	8010dd4 <__swsetup_r>
 8010d7e:	b118      	cbz	r0, 8010d88 <__swbuf_r+0x32>
 8010d80:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010d84:	4638      	mov	r0, r7
 8010d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d88:	6823      	ldr	r3, [r4, #0]
 8010d8a:	6922      	ldr	r2, [r4, #16]
 8010d8c:	b2f6      	uxtb	r6, r6
 8010d8e:	1a98      	subs	r0, r3, r2
 8010d90:	6963      	ldr	r3, [r4, #20]
 8010d92:	4637      	mov	r7, r6
 8010d94:	4283      	cmp	r3, r0
 8010d96:	dc05      	bgt.n	8010da4 <__swbuf_r+0x4e>
 8010d98:	4621      	mov	r1, r4
 8010d9a:	4628      	mov	r0, r5
 8010d9c:	f7ff ff42 	bl	8010c24 <_fflush_r>
 8010da0:	2800      	cmp	r0, #0
 8010da2:	d1ed      	bne.n	8010d80 <__swbuf_r+0x2a>
 8010da4:	68a3      	ldr	r3, [r4, #8]
 8010da6:	3b01      	subs	r3, #1
 8010da8:	60a3      	str	r3, [r4, #8]
 8010daa:	6823      	ldr	r3, [r4, #0]
 8010dac:	1c5a      	adds	r2, r3, #1
 8010dae:	6022      	str	r2, [r4, #0]
 8010db0:	701e      	strb	r6, [r3, #0]
 8010db2:	6962      	ldr	r2, [r4, #20]
 8010db4:	1c43      	adds	r3, r0, #1
 8010db6:	429a      	cmp	r2, r3
 8010db8:	d004      	beq.n	8010dc4 <__swbuf_r+0x6e>
 8010dba:	89a3      	ldrh	r3, [r4, #12]
 8010dbc:	07db      	lsls	r3, r3, #31
 8010dbe:	d5e1      	bpl.n	8010d84 <__swbuf_r+0x2e>
 8010dc0:	2e0a      	cmp	r6, #10
 8010dc2:	d1df      	bne.n	8010d84 <__swbuf_r+0x2e>
 8010dc4:	4621      	mov	r1, r4
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f7ff ff2c 	bl	8010c24 <_fflush_r>
 8010dcc:	2800      	cmp	r0, #0
 8010dce:	d0d9      	beq.n	8010d84 <__swbuf_r+0x2e>
 8010dd0:	e7d6      	b.n	8010d80 <__swbuf_r+0x2a>
	...

08010dd4 <__swsetup_r>:
 8010dd4:	b538      	push	{r3, r4, r5, lr}
 8010dd6:	4b29      	ldr	r3, [pc, #164]	@ (8010e7c <__swsetup_r+0xa8>)
 8010dd8:	4605      	mov	r5, r0
 8010dda:	6818      	ldr	r0, [r3, #0]
 8010ddc:	460c      	mov	r4, r1
 8010dde:	b118      	cbz	r0, 8010de8 <__swsetup_r+0x14>
 8010de0:	6a03      	ldr	r3, [r0, #32]
 8010de2:	b90b      	cbnz	r3, 8010de8 <__swsetup_r+0x14>
 8010de4:	f7fd f818 	bl	800de18 <__sinit>
 8010de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010dec:	0719      	lsls	r1, r3, #28
 8010dee:	d422      	bmi.n	8010e36 <__swsetup_r+0x62>
 8010df0:	06da      	lsls	r2, r3, #27
 8010df2:	d407      	bmi.n	8010e04 <__swsetup_r+0x30>
 8010df4:	2209      	movs	r2, #9
 8010df6:	602a      	str	r2, [r5, #0]
 8010df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010dfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010e00:	81a3      	strh	r3, [r4, #12]
 8010e02:	e033      	b.n	8010e6c <__swsetup_r+0x98>
 8010e04:	0758      	lsls	r0, r3, #29
 8010e06:	d512      	bpl.n	8010e2e <__swsetup_r+0x5a>
 8010e08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e0a:	b141      	cbz	r1, 8010e1e <__swsetup_r+0x4a>
 8010e0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e10:	4299      	cmp	r1, r3
 8010e12:	d002      	beq.n	8010e1a <__swsetup_r+0x46>
 8010e14:	4628      	mov	r0, r5
 8010e16:	f7fe f893 	bl	800ef40 <_free_r>
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e1e:	89a3      	ldrh	r3, [r4, #12]
 8010e20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e24:	81a3      	strh	r3, [r4, #12]
 8010e26:	2300      	movs	r3, #0
 8010e28:	6063      	str	r3, [r4, #4]
 8010e2a:	6923      	ldr	r3, [r4, #16]
 8010e2c:	6023      	str	r3, [r4, #0]
 8010e2e:	89a3      	ldrh	r3, [r4, #12]
 8010e30:	f043 0308 	orr.w	r3, r3, #8
 8010e34:	81a3      	strh	r3, [r4, #12]
 8010e36:	6923      	ldr	r3, [r4, #16]
 8010e38:	b94b      	cbnz	r3, 8010e4e <__swsetup_r+0x7a>
 8010e3a:	89a3      	ldrh	r3, [r4, #12]
 8010e3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e44:	d003      	beq.n	8010e4e <__swsetup_r+0x7a>
 8010e46:	4621      	mov	r1, r4
 8010e48:	4628      	mov	r0, r5
 8010e4a:	f000 f93a 	bl	80110c2 <__smakebuf_r>
 8010e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e52:	f013 0201 	ands.w	r2, r3, #1
 8010e56:	d00a      	beq.n	8010e6e <__swsetup_r+0x9a>
 8010e58:	2200      	movs	r2, #0
 8010e5a:	60a2      	str	r2, [r4, #8]
 8010e5c:	6962      	ldr	r2, [r4, #20]
 8010e5e:	4252      	negs	r2, r2
 8010e60:	61a2      	str	r2, [r4, #24]
 8010e62:	6922      	ldr	r2, [r4, #16]
 8010e64:	b942      	cbnz	r2, 8010e78 <__swsetup_r+0xa4>
 8010e66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e6a:	d1c5      	bne.n	8010df8 <__swsetup_r+0x24>
 8010e6c:	bd38      	pop	{r3, r4, r5, pc}
 8010e6e:	0799      	lsls	r1, r3, #30
 8010e70:	bf58      	it	pl
 8010e72:	6962      	ldrpl	r2, [r4, #20]
 8010e74:	60a2      	str	r2, [r4, #8]
 8010e76:	e7f4      	b.n	8010e62 <__swsetup_r+0x8e>
 8010e78:	2000      	movs	r0, #0
 8010e7a:	e7f7      	b.n	8010e6c <__swsetup_r+0x98>
 8010e7c:	20000194 	.word	0x20000194

08010e80 <memmove>:
 8010e80:	4288      	cmp	r0, r1
 8010e82:	b510      	push	{r4, lr}
 8010e84:	eb01 0402 	add.w	r4, r1, r2
 8010e88:	d902      	bls.n	8010e90 <memmove+0x10>
 8010e8a:	4284      	cmp	r4, r0
 8010e8c:	4623      	mov	r3, r4
 8010e8e:	d807      	bhi.n	8010ea0 <memmove+0x20>
 8010e90:	1e43      	subs	r3, r0, #1
 8010e92:	42a1      	cmp	r1, r4
 8010e94:	d008      	beq.n	8010ea8 <memmove+0x28>
 8010e96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e9e:	e7f8      	b.n	8010e92 <memmove+0x12>
 8010ea0:	4601      	mov	r1, r0
 8010ea2:	4402      	add	r2, r0
 8010ea4:	428a      	cmp	r2, r1
 8010ea6:	d100      	bne.n	8010eaa <memmove+0x2a>
 8010ea8:	bd10      	pop	{r4, pc}
 8010eaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010eae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010eb2:	e7f7      	b.n	8010ea4 <memmove+0x24>

08010eb4 <__assert_func>:
 8010eb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010eb6:	4614      	mov	r4, r2
 8010eb8:	461a      	mov	r2, r3
 8010eba:	4b09      	ldr	r3, [pc, #36]	@ (8010ee0 <__assert_func+0x2c>)
 8010ebc:	4605      	mov	r5, r0
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	68d8      	ldr	r0, [r3, #12]
 8010ec2:	b14c      	cbz	r4, 8010ed8 <__assert_func+0x24>
 8010ec4:	4b07      	ldr	r3, [pc, #28]	@ (8010ee4 <__assert_func+0x30>)
 8010ec6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010eca:	9100      	str	r1, [sp, #0]
 8010ecc:	462b      	mov	r3, r5
 8010ece:	4906      	ldr	r1, [pc, #24]	@ (8010ee8 <__assert_func+0x34>)
 8010ed0:	f000 f8c0 	bl	8011054 <fiprintf>
 8010ed4:	f000 f954 	bl	8011180 <abort>
 8010ed8:	4b04      	ldr	r3, [pc, #16]	@ (8010eec <__assert_func+0x38>)
 8010eda:	461c      	mov	r4, r3
 8010edc:	e7f3      	b.n	8010ec6 <__assert_func+0x12>
 8010ede:	bf00      	nop
 8010ee0:	20000194 	.word	0x20000194
 8010ee4:	08012741 	.word	0x08012741
 8010ee8:	0801274e 	.word	0x0801274e
 8010eec:	0801277c 	.word	0x0801277c

08010ef0 <_calloc_r>:
 8010ef0:	b570      	push	{r4, r5, r6, lr}
 8010ef2:	fba1 5402 	umull	r5, r4, r1, r2
 8010ef6:	b934      	cbnz	r4, 8010f06 <_calloc_r+0x16>
 8010ef8:	4629      	mov	r1, r5
 8010efa:	f7fb f97d 	bl	800c1f8 <_malloc_r>
 8010efe:	4606      	mov	r6, r0
 8010f00:	b928      	cbnz	r0, 8010f0e <_calloc_r+0x1e>
 8010f02:	4630      	mov	r0, r6
 8010f04:	bd70      	pop	{r4, r5, r6, pc}
 8010f06:	220c      	movs	r2, #12
 8010f08:	2600      	movs	r6, #0
 8010f0a:	6002      	str	r2, [r0, #0]
 8010f0c:	e7f9      	b.n	8010f02 <_calloc_r+0x12>
 8010f0e:	462a      	mov	r2, r5
 8010f10:	4621      	mov	r1, r4
 8010f12:	f7fd f8cf 	bl	800e0b4 <memset>
 8010f16:	e7f4      	b.n	8010f02 <_calloc_r+0x12>

08010f18 <_realloc_r>:
 8010f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f1c:	4607      	mov	r7, r0
 8010f1e:	4614      	mov	r4, r2
 8010f20:	460d      	mov	r5, r1
 8010f22:	b921      	cbnz	r1, 8010f2e <_realloc_r+0x16>
 8010f24:	4611      	mov	r1, r2
 8010f26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010f2a:	f7fb b965 	b.w	800c1f8 <_malloc_r>
 8010f2e:	b92a      	cbnz	r2, 8010f3c <_realloc_r+0x24>
 8010f30:	f7fe f806 	bl	800ef40 <_free_r>
 8010f34:	4625      	mov	r5, r4
 8010f36:	4628      	mov	r0, r5
 8010f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f3c:	f000 f927 	bl	801118e <_malloc_usable_size_r>
 8010f40:	4284      	cmp	r4, r0
 8010f42:	4606      	mov	r6, r0
 8010f44:	d802      	bhi.n	8010f4c <_realloc_r+0x34>
 8010f46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010f4a:	d8f4      	bhi.n	8010f36 <_realloc_r+0x1e>
 8010f4c:	4621      	mov	r1, r4
 8010f4e:	4638      	mov	r0, r7
 8010f50:	f7fb f952 	bl	800c1f8 <_malloc_r>
 8010f54:	4680      	mov	r8, r0
 8010f56:	b908      	cbnz	r0, 8010f5c <_realloc_r+0x44>
 8010f58:	4645      	mov	r5, r8
 8010f5a:	e7ec      	b.n	8010f36 <_realloc_r+0x1e>
 8010f5c:	42b4      	cmp	r4, r6
 8010f5e:	4622      	mov	r2, r4
 8010f60:	4629      	mov	r1, r5
 8010f62:	bf28      	it	cs
 8010f64:	4632      	movcs	r2, r6
 8010f66:	f7fd f974 	bl	800e252 <memcpy>
 8010f6a:	4629      	mov	r1, r5
 8010f6c:	4638      	mov	r0, r7
 8010f6e:	f7fd ffe7 	bl	800ef40 <_free_r>
 8010f72:	e7f1      	b.n	8010f58 <_realloc_r+0x40>

08010f74 <_strtoul_l.isra.0>:
 8010f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010f78:	4686      	mov	lr, r0
 8010f7a:	460d      	mov	r5, r1
 8010f7c:	4e33      	ldr	r6, [pc, #204]	@ (801104c <_strtoul_l.isra.0+0xd8>)
 8010f7e:	4628      	mov	r0, r5
 8010f80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010f84:	5d37      	ldrb	r7, [r6, r4]
 8010f86:	f017 0708 	ands.w	r7, r7, #8
 8010f8a:	d1f8      	bne.n	8010f7e <_strtoul_l.isra.0+0xa>
 8010f8c:	2c2d      	cmp	r4, #45	@ 0x2d
 8010f8e:	d110      	bne.n	8010fb2 <_strtoul_l.isra.0+0x3e>
 8010f90:	2701      	movs	r7, #1
 8010f92:	782c      	ldrb	r4, [r5, #0]
 8010f94:	1c85      	adds	r5, r0, #2
 8010f96:	f033 0010 	bics.w	r0, r3, #16
 8010f9a:	d115      	bne.n	8010fc8 <_strtoul_l.isra.0+0x54>
 8010f9c:	2c30      	cmp	r4, #48	@ 0x30
 8010f9e:	d10d      	bne.n	8010fbc <_strtoul_l.isra.0+0x48>
 8010fa0:	7828      	ldrb	r0, [r5, #0]
 8010fa2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010fa6:	2858      	cmp	r0, #88	@ 0x58
 8010fa8:	d108      	bne.n	8010fbc <_strtoul_l.isra.0+0x48>
 8010faa:	786c      	ldrb	r4, [r5, #1]
 8010fac:	3502      	adds	r5, #2
 8010fae:	2310      	movs	r3, #16
 8010fb0:	e00a      	b.n	8010fc8 <_strtoul_l.isra.0+0x54>
 8010fb2:	2c2b      	cmp	r4, #43	@ 0x2b
 8010fb4:	bf04      	itt	eq
 8010fb6:	782c      	ldrbeq	r4, [r5, #0]
 8010fb8:	1c85      	addeq	r5, r0, #2
 8010fba:	e7ec      	b.n	8010f96 <_strtoul_l.isra.0+0x22>
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d1f6      	bne.n	8010fae <_strtoul_l.isra.0+0x3a>
 8010fc0:	2c30      	cmp	r4, #48	@ 0x30
 8010fc2:	bf14      	ite	ne
 8010fc4:	230a      	movne	r3, #10
 8010fc6:	2308      	moveq	r3, #8
 8010fc8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010fcc:	fbb8 f8f3 	udiv	r8, r8, r3
 8010fd0:	2600      	movs	r6, #0
 8010fd2:	fb03 f908 	mul.w	r9, r3, r8
 8010fd6:	4630      	mov	r0, r6
 8010fd8:	ea6f 0909 	mvn.w	r9, r9
 8010fdc:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010fe0:	f1bc 0f09 	cmp.w	ip, #9
 8010fe4:	d810      	bhi.n	8011008 <_strtoul_l.isra.0+0x94>
 8010fe6:	4664      	mov	r4, ip
 8010fe8:	42a3      	cmp	r3, r4
 8010fea:	dd1e      	ble.n	801102a <_strtoul_l.isra.0+0xb6>
 8010fec:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8010ff0:	d007      	beq.n	8011002 <_strtoul_l.isra.0+0x8e>
 8010ff2:	4580      	cmp	r8, r0
 8010ff4:	d316      	bcc.n	8011024 <_strtoul_l.isra.0+0xb0>
 8010ff6:	d101      	bne.n	8010ffc <_strtoul_l.isra.0+0x88>
 8010ff8:	45a1      	cmp	r9, r4
 8010ffa:	db13      	blt.n	8011024 <_strtoul_l.isra.0+0xb0>
 8010ffc:	2601      	movs	r6, #1
 8010ffe:	fb00 4003 	mla	r0, r0, r3, r4
 8011002:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011006:	e7e9      	b.n	8010fdc <_strtoul_l.isra.0+0x68>
 8011008:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801100c:	f1bc 0f19 	cmp.w	ip, #25
 8011010:	d801      	bhi.n	8011016 <_strtoul_l.isra.0+0xa2>
 8011012:	3c37      	subs	r4, #55	@ 0x37
 8011014:	e7e8      	b.n	8010fe8 <_strtoul_l.isra.0+0x74>
 8011016:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801101a:	f1bc 0f19 	cmp.w	ip, #25
 801101e:	d804      	bhi.n	801102a <_strtoul_l.isra.0+0xb6>
 8011020:	3c57      	subs	r4, #87	@ 0x57
 8011022:	e7e1      	b.n	8010fe8 <_strtoul_l.isra.0+0x74>
 8011024:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8011028:	e7eb      	b.n	8011002 <_strtoul_l.isra.0+0x8e>
 801102a:	1c73      	adds	r3, r6, #1
 801102c:	d106      	bne.n	801103c <_strtoul_l.isra.0+0xc8>
 801102e:	2322      	movs	r3, #34	@ 0x22
 8011030:	4630      	mov	r0, r6
 8011032:	f8ce 3000 	str.w	r3, [lr]
 8011036:	b932      	cbnz	r2, 8011046 <_strtoul_l.isra.0+0xd2>
 8011038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801103c:	b107      	cbz	r7, 8011040 <_strtoul_l.isra.0+0xcc>
 801103e:	4240      	negs	r0, r0
 8011040:	2a00      	cmp	r2, #0
 8011042:	d0f9      	beq.n	8011038 <_strtoul_l.isra.0+0xc4>
 8011044:	b106      	cbz	r6, 8011048 <_strtoul_l.isra.0+0xd4>
 8011046:	1e69      	subs	r1, r5, #1
 8011048:	6011      	str	r1, [r2, #0]
 801104a:	e7f5      	b.n	8011038 <_strtoul_l.isra.0+0xc4>
 801104c:	080127d1 	.word	0x080127d1

08011050 <_strtoul_r>:
 8011050:	f7ff bf90 	b.w	8010f74 <_strtoul_l.isra.0>

08011054 <fiprintf>:
 8011054:	b40e      	push	{r1, r2, r3}
 8011056:	b503      	push	{r0, r1, lr}
 8011058:	4601      	mov	r1, r0
 801105a:	ab03      	add	r3, sp, #12
 801105c:	4805      	ldr	r0, [pc, #20]	@ (8011074 <fiprintf+0x20>)
 801105e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011062:	6800      	ldr	r0, [r0, #0]
 8011064:	9301      	str	r3, [sp, #4]
 8011066:	f7ff faf9 	bl	801065c <_vfiprintf_r>
 801106a:	b002      	add	sp, #8
 801106c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011070:	b003      	add	sp, #12
 8011072:	4770      	bx	lr
 8011074:	20000194 	.word	0x20000194

08011078 <__swhatbuf_r>:
 8011078:	b570      	push	{r4, r5, r6, lr}
 801107a:	460c      	mov	r4, r1
 801107c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011080:	4615      	mov	r5, r2
 8011082:	2900      	cmp	r1, #0
 8011084:	461e      	mov	r6, r3
 8011086:	b096      	sub	sp, #88	@ 0x58
 8011088:	da0c      	bge.n	80110a4 <__swhatbuf_r+0x2c>
 801108a:	89a3      	ldrh	r3, [r4, #12]
 801108c:	2100      	movs	r1, #0
 801108e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011092:	bf14      	ite	ne
 8011094:	2340      	movne	r3, #64	@ 0x40
 8011096:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801109a:	2000      	movs	r0, #0
 801109c:	6031      	str	r1, [r6, #0]
 801109e:	602b      	str	r3, [r5, #0]
 80110a0:	b016      	add	sp, #88	@ 0x58
 80110a2:	bd70      	pop	{r4, r5, r6, pc}
 80110a4:	466a      	mov	r2, sp
 80110a6:	f000 f849 	bl	801113c <_fstat_r>
 80110aa:	2800      	cmp	r0, #0
 80110ac:	dbed      	blt.n	801108a <__swhatbuf_r+0x12>
 80110ae:	9901      	ldr	r1, [sp, #4]
 80110b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80110b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80110b8:	4259      	negs	r1, r3
 80110ba:	4159      	adcs	r1, r3
 80110bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80110c0:	e7eb      	b.n	801109a <__swhatbuf_r+0x22>

080110c2 <__smakebuf_r>:
 80110c2:	898b      	ldrh	r3, [r1, #12]
 80110c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80110c6:	079d      	lsls	r5, r3, #30
 80110c8:	4606      	mov	r6, r0
 80110ca:	460c      	mov	r4, r1
 80110cc:	d507      	bpl.n	80110de <__smakebuf_r+0x1c>
 80110ce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80110d2:	6023      	str	r3, [r4, #0]
 80110d4:	6123      	str	r3, [r4, #16]
 80110d6:	2301      	movs	r3, #1
 80110d8:	6163      	str	r3, [r4, #20]
 80110da:	b003      	add	sp, #12
 80110dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110de:	466a      	mov	r2, sp
 80110e0:	ab01      	add	r3, sp, #4
 80110e2:	f7ff ffc9 	bl	8011078 <__swhatbuf_r>
 80110e6:	9f00      	ldr	r7, [sp, #0]
 80110e8:	4605      	mov	r5, r0
 80110ea:	4639      	mov	r1, r7
 80110ec:	4630      	mov	r0, r6
 80110ee:	f7fb f883 	bl	800c1f8 <_malloc_r>
 80110f2:	b948      	cbnz	r0, 8011108 <__smakebuf_r+0x46>
 80110f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110f8:	059a      	lsls	r2, r3, #22
 80110fa:	d4ee      	bmi.n	80110da <__smakebuf_r+0x18>
 80110fc:	f023 0303 	bic.w	r3, r3, #3
 8011100:	f043 0302 	orr.w	r3, r3, #2
 8011104:	81a3      	strh	r3, [r4, #12]
 8011106:	e7e2      	b.n	80110ce <__smakebuf_r+0xc>
 8011108:	89a3      	ldrh	r3, [r4, #12]
 801110a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801110e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011112:	81a3      	strh	r3, [r4, #12]
 8011114:	9b01      	ldr	r3, [sp, #4]
 8011116:	6020      	str	r0, [r4, #0]
 8011118:	b15b      	cbz	r3, 8011132 <__smakebuf_r+0x70>
 801111a:	4630      	mov	r0, r6
 801111c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011120:	f000 f81e 	bl	8011160 <_isatty_r>
 8011124:	b128      	cbz	r0, 8011132 <__smakebuf_r+0x70>
 8011126:	89a3      	ldrh	r3, [r4, #12]
 8011128:	f023 0303 	bic.w	r3, r3, #3
 801112c:	f043 0301 	orr.w	r3, r3, #1
 8011130:	81a3      	strh	r3, [r4, #12]
 8011132:	89a3      	ldrh	r3, [r4, #12]
 8011134:	431d      	orrs	r5, r3
 8011136:	81a5      	strh	r5, [r4, #12]
 8011138:	e7cf      	b.n	80110da <__smakebuf_r+0x18>
	...

0801113c <_fstat_r>:
 801113c:	b538      	push	{r3, r4, r5, lr}
 801113e:	2300      	movs	r3, #0
 8011140:	4d06      	ldr	r5, [pc, #24]	@ (801115c <_fstat_r+0x20>)
 8011142:	4604      	mov	r4, r0
 8011144:	4608      	mov	r0, r1
 8011146:	4611      	mov	r1, r2
 8011148:	602b      	str	r3, [r5, #0]
 801114a:	f7f1 fa4e 	bl	80025ea <_fstat>
 801114e:	1c43      	adds	r3, r0, #1
 8011150:	d102      	bne.n	8011158 <_fstat_r+0x1c>
 8011152:	682b      	ldr	r3, [r5, #0]
 8011154:	b103      	cbz	r3, 8011158 <_fstat_r+0x1c>
 8011156:	6023      	str	r3, [r4, #0]
 8011158:	bd38      	pop	{r3, r4, r5, pc}
 801115a:	bf00      	nop
 801115c:	20000d9c 	.word	0x20000d9c

08011160 <_isatty_r>:
 8011160:	b538      	push	{r3, r4, r5, lr}
 8011162:	2300      	movs	r3, #0
 8011164:	4d05      	ldr	r5, [pc, #20]	@ (801117c <_isatty_r+0x1c>)
 8011166:	4604      	mov	r4, r0
 8011168:	4608      	mov	r0, r1
 801116a:	602b      	str	r3, [r5, #0]
 801116c:	f7f1 fa4c 	bl	8002608 <_isatty>
 8011170:	1c43      	adds	r3, r0, #1
 8011172:	d102      	bne.n	801117a <_isatty_r+0x1a>
 8011174:	682b      	ldr	r3, [r5, #0]
 8011176:	b103      	cbz	r3, 801117a <_isatty_r+0x1a>
 8011178:	6023      	str	r3, [r4, #0]
 801117a:	bd38      	pop	{r3, r4, r5, pc}
 801117c:	20000d9c 	.word	0x20000d9c

08011180 <abort>:
 8011180:	2006      	movs	r0, #6
 8011182:	b508      	push	{r3, lr}
 8011184:	f000 f834 	bl	80111f0 <raise>
 8011188:	2001      	movs	r0, #1
 801118a:	f7f1 f9d0 	bl	800252e <_exit>

0801118e <_malloc_usable_size_r>:
 801118e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011192:	1f18      	subs	r0, r3, #4
 8011194:	2b00      	cmp	r3, #0
 8011196:	bfbc      	itt	lt
 8011198:	580b      	ldrlt	r3, [r1, r0]
 801119a:	18c0      	addlt	r0, r0, r3
 801119c:	4770      	bx	lr

0801119e <_raise_r>:
 801119e:	291f      	cmp	r1, #31
 80111a0:	b538      	push	{r3, r4, r5, lr}
 80111a2:	4605      	mov	r5, r0
 80111a4:	460c      	mov	r4, r1
 80111a6:	d904      	bls.n	80111b2 <_raise_r+0x14>
 80111a8:	2316      	movs	r3, #22
 80111aa:	6003      	str	r3, [r0, #0]
 80111ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80111b0:	bd38      	pop	{r3, r4, r5, pc}
 80111b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80111b4:	b112      	cbz	r2, 80111bc <_raise_r+0x1e>
 80111b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80111ba:	b94b      	cbnz	r3, 80111d0 <_raise_r+0x32>
 80111bc:	4628      	mov	r0, r5
 80111be:	f000 f831 	bl	8011224 <_getpid_r>
 80111c2:	4622      	mov	r2, r4
 80111c4:	4601      	mov	r1, r0
 80111c6:	4628      	mov	r0, r5
 80111c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111cc:	f000 b818 	b.w	8011200 <_kill_r>
 80111d0:	2b01      	cmp	r3, #1
 80111d2:	d00a      	beq.n	80111ea <_raise_r+0x4c>
 80111d4:	1c59      	adds	r1, r3, #1
 80111d6:	d103      	bne.n	80111e0 <_raise_r+0x42>
 80111d8:	2316      	movs	r3, #22
 80111da:	6003      	str	r3, [r0, #0]
 80111dc:	2001      	movs	r0, #1
 80111de:	e7e7      	b.n	80111b0 <_raise_r+0x12>
 80111e0:	2100      	movs	r1, #0
 80111e2:	4620      	mov	r0, r4
 80111e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80111e8:	4798      	blx	r3
 80111ea:	2000      	movs	r0, #0
 80111ec:	e7e0      	b.n	80111b0 <_raise_r+0x12>
	...

080111f0 <raise>:
 80111f0:	4b02      	ldr	r3, [pc, #8]	@ (80111fc <raise+0xc>)
 80111f2:	4601      	mov	r1, r0
 80111f4:	6818      	ldr	r0, [r3, #0]
 80111f6:	f7ff bfd2 	b.w	801119e <_raise_r>
 80111fa:	bf00      	nop
 80111fc:	20000194 	.word	0x20000194

08011200 <_kill_r>:
 8011200:	b538      	push	{r3, r4, r5, lr}
 8011202:	2300      	movs	r3, #0
 8011204:	4d06      	ldr	r5, [pc, #24]	@ (8011220 <_kill_r+0x20>)
 8011206:	4604      	mov	r4, r0
 8011208:	4608      	mov	r0, r1
 801120a:	4611      	mov	r1, r2
 801120c:	602b      	str	r3, [r5, #0]
 801120e:	f7f1 f97e 	bl	800250e <_kill>
 8011212:	1c43      	adds	r3, r0, #1
 8011214:	d102      	bne.n	801121c <_kill_r+0x1c>
 8011216:	682b      	ldr	r3, [r5, #0]
 8011218:	b103      	cbz	r3, 801121c <_kill_r+0x1c>
 801121a:	6023      	str	r3, [r4, #0]
 801121c:	bd38      	pop	{r3, r4, r5, pc}
 801121e:	bf00      	nop
 8011220:	20000d9c 	.word	0x20000d9c

08011224 <_getpid_r>:
 8011224:	f7f1 b96c 	b.w	8002500 <_getpid>

08011228 <_init>:
 8011228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801122a:	bf00      	nop
 801122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801122e:	bc08      	pop	{r3}
 8011230:	469e      	mov	lr, r3
 8011232:	4770      	bx	lr

08011234 <_fini>:
 8011234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011236:	bf00      	nop
 8011238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801123a:	bc08      	pop	{r3}
 801123c:	469e      	mov	lr, r3
 801123e:	4770      	bx	lr
