// Seed: 3520983492
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output supply1 id_14,
    output tri1 module_0,
    output tri1 id_16,
    output tri1 id_17,
    output supply1 id_18,
    output tri id_19
);
  wire id_21;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1
);
  assign id_1 = -1;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
